
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_8.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_8.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_border line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mul_border/31   |   8    |    1    |      3       |
======================================================

Inferred memory devices in process
	in routine acc line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   mul_inner/31   |   8    |    1    |      3       |
======================================================

Inferred memory devices in process
	in routine pe_inner line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 9 designs.
Current design is 'ireg_border'.
ireg_border wreg mul_border acc pe_border ireg_inner mul_inner pe_inner array_8
set current_design array_8
array_8
link

  Linking design 'array_8'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_8                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_8.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (8 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_8' with
	the parameters "IWIDTH=8,IDEPTH=3,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_IDEPTH3_OWIDTH24 line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_IDEPTH3_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_8' with
	the parameters "IWIDTH=8,IDEPTH=3,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_IDEPTH3_OWIDTH24 line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_IDEPTH3_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8,DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH8_DEPTH3 line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|      block name/line        | Inputs | Outputs | # sel inputs |
=================================================================
| mul_border_WIDTH8_DEPTH3/31 |   8    |    1    |      3       |
=================================================================
Presto compilation completed successfully. (mul_border_WIDTH8_DEPTH3)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'ireg_inner' instantiated from design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_inner_WIDTH8 line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_inner_WIDTH8)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24' with
	the parameters "WIDTH=8,DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8_DEPTH3 line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| mul_inner_WIDTH8_DEPTH3/31 |   8    |    1    |      3       |
================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8_DEPTH3)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][7] ifm[5][6] ifm[5][5] ifm[5][4] ifm[5][3] ifm[5][2] ifm[5][1] ifm[5][0] ifm[4][7] ifm[4][6] ifm[4][5] ifm[4][4] ifm[4][3] ifm[4][2] ifm[4][1] ifm[4][0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][7] ifm[5][6] ifm[5][5] ifm[5][4] ifm[5][3] ifm[5][2] ifm[5][1] ifm[5][0] ifm[4][7] ifm[4][6] ifm[4][5] ifm[4][4] ifm[4][3] ifm[4][2] ifm[4][1] ifm[4][0] ifm[3][7] ifm[3][6] ifm[3][5] ifm[3][4] ifm[3][3] ifm[3][2] ifm[3][1] ifm[3][0] ifm[2][7] ifm[2][6] ifm[2][5] ifm[2][4] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_8'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 450 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH8_DEPTH3_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_WIDTH8_0'
  Processing 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0'
  Processing 'mul_border_WIDTH8_DEPTH3_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0'
  Processing 'array_8'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0_DW01_add_1'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_2'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_3'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_4'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_5'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_6'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_7'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_8'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_9'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_10'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_11'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_12'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_13'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_14'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_15'
  Processing 'acc_WIDTH24_16_DW01_add_0_DW01_add_16'
  Processing 'acc_WIDTH24_17_DW01_add_0_DW01_add_17'
  Processing 'acc_WIDTH24_18_DW01_add_0_DW01_add_18'
  Processing 'acc_WIDTH24_19_DW01_add_0_DW01_add_19'
  Processing 'acc_WIDTH24_20_DW01_add_0_DW01_add_20'
  Processing 'acc_WIDTH24_21_DW01_add_0_DW01_add_21'
  Processing 'acc_WIDTH24_22_DW01_add_0_DW01_add_22'
  Processing 'acc_WIDTH24_23_DW01_add_0_DW01_add_23'
  Processing 'acc_WIDTH24_24_DW01_add_0_DW01_add_24'
  Processing 'acc_WIDTH24_25_DW01_add_0_DW01_add_25'
  Processing 'acc_WIDTH24_26_DW01_add_0_DW01_add_26'
  Processing 'acc_WIDTH24_27_DW01_add_0_DW01_add_27'
  Processing 'acc_WIDTH24_28_DW01_add_0_DW01_add_28'
  Processing 'acc_WIDTH24_29_DW01_add_0_DW01_add_29'
  Processing 'acc_WIDTH24_30_DW01_add_0_DW01_add_30'
  Processing 'acc_WIDTH24_31_DW01_add_0_DW01_add_31'
  Processing 'acc_WIDTH24_32_DW01_add_0_DW01_add_32'
  Processing 'acc_WIDTH24_33_DW01_add_0_DW01_add_33'
  Processing 'acc_WIDTH24_34_DW01_add_0_DW01_add_34'
  Processing 'acc_WIDTH24_35_DW01_add_0_DW01_add_35'
  Processing 'acc_WIDTH24_36_DW01_add_0_DW01_add_36'
  Processing 'acc_WIDTH24_37_DW01_add_0_DW01_add_37'
  Processing 'acc_WIDTH24_38_DW01_add_0_DW01_add_38'
  Processing 'acc_WIDTH24_39_DW01_add_0_DW01_add_39'
  Processing 'acc_WIDTH24_40_DW01_add_0_DW01_add_40'
  Processing 'acc_WIDTH24_41_DW01_add_0_DW01_add_41'
  Processing 'acc_WIDTH24_42_DW01_add_0_DW01_add_42'
  Processing 'acc_WIDTH24_43_DW01_add_0_DW01_add_43'
  Processing 'acc_WIDTH24_44_DW01_add_0_DW01_add_44'
  Processing 'acc_WIDTH24_45_DW01_add_0_DW01_add_45'
  Processing 'acc_WIDTH24_46_DW01_add_0_DW01_add_46'
  Processing 'acc_WIDTH24_47_DW01_add_0_DW01_add_47'
  Processing 'acc_WIDTH24_48_DW01_add_0_DW01_add_48'
  Processing 'acc_WIDTH24_49_DW01_add_0_DW01_add_49'
  Processing 'acc_WIDTH24_50_DW01_add_0_DW01_add_50'
  Processing 'acc_WIDTH24_51_DW01_add_0_DW01_add_51'
  Processing 'acc_WIDTH24_52_DW01_add_0_DW01_add_52'
  Processing 'acc_WIDTH24_53_DW01_add_0_DW01_add_53'
  Processing 'acc_WIDTH24_54_DW01_add_0_DW01_add_54'
  Processing 'acc_WIDTH24_55_DW01_add_0_DW01_add_55'
  Processing 'acc_WIDTH24_56_DW01_add_0_DW01_add_56'
  Processing 'acc_WIDTH24_57_DW01_add_0_DW01_add_57'
  Processing 'acc_WIDTH24_58_DW01_add_0_DW01_add_58'
  Processing 'acc_WIDTH24_59_DW01_add_0_DW01_add_59'
  Processing 'acc_WIDTH24_60_DW01_add_0_DW01_add_60'
  Processing 'acc_WIDTH24_61_DW01_add_0_DW01_add_61'
  Processing 'acc_WIDTH24_62_DW01_add_0_DW01_add_62'
  Processing 'acc_WIDTH24_63_DW01_add_0_DW01_add_63'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_64'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21   72931.2      1.15     509.1     395.2                          
    0:00:21   72931.2      1.15     509.1     395.2                          
    0:00:28   82070.2      0.83     135.0       0.0                          
    0:00:28   82070.2      0.83     135.0       0.0                          
    0:00:28   82070.2      0.83     135.0       0.0                          
    0:00:28   82070.2      0.83     135.0       0.0                          
    0:00:28   82070.2      0.83     135.0       0.0                          
    0:00:32   68391.4      0.81     115.5       0.0                          
    0:00:33   68406.9      0.69      93.9       0.0                          
    0:00:34   68424.2      0.55      85.6       0.0                          
    0:00:34   68484.2      0.49      82.0       0.0                          
    0:00:34   68528.4      0.46      80.2       0.0                          
    0:00:35   68552.8      0.46      77.8       0.0                          
    0:00:35   68621.7      0.44      77.5       0.0                          
    0:00:35   68676.8      0.42      76.4       0.0                          
    0:00:35   68719.0      0.41      74.2       0.0                          
    0:00:36   68732.2      0.39      71.7       0.0                          
    0:00:36   68751.5      0.39      70.6       0.0                          
    0:00:36   68771.1      0.39      68.5       0.0                          
    0:00:36   68771.1      0.39      66.1       0.0                          
    0:00:36   68814.8      0.37      64.0       0.0                          
    0:00:37   68826.5      0.36      61.6       0.0                          
    0:00:37   68873.8      0.35      59.5       0.0                          
    0:00:37   68930.0      0.35      57.8       0.0                          
    0:00:37   69000.9      0.34      56.1       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:37   69050.4      0.34      53.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   69050.4      0.34      53.0       0.0                          
    0:00:38   69051.9      0.32      51.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69086.0      0.30      50.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:38   69086.5      0.29      48.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69100.5      0.29      47.3       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69127.7      0.28      46.0       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69147.8      0.27      45.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69174.2      0.27      44.1       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69195.8      0.26      43.3       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69237.2      0.26      42.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:38   69262.9      0.25      41.0       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69271.5      0.25      40.4       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69289.8      0.25      39.6       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:38   69307.9      0.25      38.3       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:38   69326.7      0.25      37.4       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69348.3      0.24      36.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69369.6      0.24      36.1       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69394.3      0.24      35.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:39   69416.4      0.24      34.8       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69451.5      0.24      33.5       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69463.1      0.23      32.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69494.2      0.23      32.2       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69523.4      0.22      31.2       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69543.7      0.21      31.1       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69575.0      0.21      30.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69597.6      0.21      29.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:39   69613.1      0.20      28.5       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69627.1      0.20      27.7       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69646.4      0.19      27.0       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:39   69660.9      0.19      26.5       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69669.8      0.19      26.1       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:39   69711.2      0.19      25.5       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69739.9      0.19      24.9       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69752.4      0.19      24.7       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69789.0      0.18      24.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69812.6      0.18      24.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69854.0      0.18      23.6       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69891.9      0.18      22.6       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69928.0      0.18      22.0       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69936.6      0.17      22.0       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69950.1      0.17      21.4       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69977.5      0.17      21.2       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   69994.3      0.17      20.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:40   70003.5      0.16      20.3       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   70032.2      0.16      20.0       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   70062.7      0.16      19.5       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   70074.9      0.16      19.3       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   70115.5      0.16      18.9       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:40   70159.2      0.15      18.3       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70184.7      0.15      18.0       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70203.0      0.15      17.9       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70219.7      0.15      17.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70220.5      0.15      17.0       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70237.0      0.15      16.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:41   70261.4      0.14      15.9       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:41   70318.9      0.14      15.5       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70354.4      0.14      15.1       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70383.1      0.14      14.6       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70421.3      0.13      14.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70448.5      0.13      14.0       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70474.9      0.13      13.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70505.1      0.13      13.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70530.0      0.13      13.4       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70544.3      0.13      13.3       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70550.6      0.13      13.2       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:41   70538.2      0.13      12.6       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70538.4      0.12      12.6       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70571.0      0.12      12.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70582.4      0.12      12.0       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70615.4      0.12      11.9       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70636.0      0.12      11.6       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70672.4      0.12      11.6       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70700.6      0.12      11.3       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70723.4      0.11      11.0       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70744.5      0.11      10.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70755.0      0.11      10.3       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70808.1      0.11      10.1       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70840.9      0.11       9.9       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70871.9      0.11       9.5       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70908.5      0.11       9.4       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70957.3      0.11       9.2       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70981.4      0.10       9.0       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   70986.2      0.10       8.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:42   71028.4      0.10       8.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:42   71064.0      0.10       8.7       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71065.3      0.10       8.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71100.6      0.10       8.2       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:43   71137.7      0.10       8.1       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71150.9      0.10       7.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71165.7      0.09       7.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71177.3      0.09       7.3       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71199.7      0.09       7.1       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71237.3      0.09       7.0       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:43   71246.5      0.09       6.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71271.9      0.09       6.7       0.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71292.7      0.09       6.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71319.2      0.09       6.5       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71327.0      0.08       6.2       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71353.0      0.08       5.9       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71372.3      0.08       5.9       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71400.5      0.08       5.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:43   71430.0      0.08       5.4       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:43   71437.8      0.08       5.4       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:44   71473.9      0.07       5.1       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71539.5      0.07       4.9       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71551.4      0.07       4.7       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71584.0      0.07       4.3       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71610.2      0.07       4.0       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71640.4      0.06       3.9       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71642.4      0.06       3.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71669.4      0.06       3.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:44   71676.5      0.06       3.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71677.0      0.06       3.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71703.2      0.06       3.4       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71742.8      0.05       3.3       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71774.1      0.05       3.2       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71799.2      0.05       3.1       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71844.2      0.05       3.1       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71875.0      0.05       3.0       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:44   71887.2      0.05       2.9       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   71896.1      0.05       2.7       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   71909.8      0.05       2.6       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   71935.0      0.04       2.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   71940.5      0.04       2.3       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   71987.3      0.04       2.2       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:45   72033.3      0.04       2.0       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72055.2      0.04       1.9       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72086.9      0.04       1.8       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72113.6      0.04       1.7       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72118.7      0.04       1.6       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72127.6      0.03       1.6       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72167.5      0.03       1.5       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72181.0      0.03       1.4       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72205.4      0.03       1.3       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72214.8      0.03       1.3       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72234.6      0.03       1.2       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72240.2      0.03       1.2       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72244.8      0.03       1.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:45   72255.9      0.03       1.2       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72267.1      0.03       1.2       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72276.5      0.02       1.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72283.4      0.02       1.1       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72283.6      0.02       1.1       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:46   72322.5      0.02       1.0       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72359.4      0.02       1.0       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72387.3      0.02       1.0       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72388.9      0.02       0.9       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72389.9      0.02       0.8       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72413.8      0.02       0.8       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72437.6      0.02       0.8       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72437.4      0.02       0.8       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:46   72438.9      0.02       0.8       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72452.1      0.02       0.7       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72454.7      0.02       0.7       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72461.3      0.02       0.7       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:46   72464.6      0.02       0.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72495.8      0.02       0.6       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:47   72516.7      0.02       0.6       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:47   72535.0      0.02       0.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:47   72528.4      0.02       0.6       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72526.9      0.02       0.5       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72507.5      0.02       0.5       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72505.5      0.02       0.5       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72528.9      0.02       0.4       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72552.8      0.01       0.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:47   72576.2      0.01       0.4       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72599.5      0.01       0.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72597.0      0.01       0.4       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72590.4      0.01       0.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72590.6      0.01       0.4       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72614.0      0.01       0.3       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72616.3      0.01       0.3       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72614.0      0.01       0.3       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72621.1      0.01       0.3       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72614.5      0.01       0.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:47   72616.8      0.01       0.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:47   72615.8      0.01       0.3       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72602.3      0.01       0.2       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72602.1      0.01       0.2       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72586.6      0.01       0.2       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72590.9      0.01       0.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:48   72587.3      0.01       0.2       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72581.0      0.01       0.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72583.5      0.01       0.1       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72587.3      0.01       0.1       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72583.8      0.01       0.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:48   72573.6      0.01       0.1       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72576.2      0.01       0.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:48   72579.5      0.01       0.1       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72581.0      0.01       0.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72592.7      0.00       0.1       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72584.5      0.00       0.1       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72563.7      0.00       0.1       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:48   72564.2      0.00       0.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:49   72566.2      0.00       0.1       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:49   72535.2      0.00       0.0       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:49   72518.0      0.00       0.0       0.0                          
    0:00:49   72518.0      0.00       0.0       0.0                          
    0:00:49   72555.3      0.02       0.5       0.0                          
    0:00:49   72557.6      0.02       0.4       0.0                          
    0:00:50   72576.9      0.01       0.3       0.0                          
    0:00:50   72589.4      0.01       0.3       0.0                          
    0:00:50   72612.5      0.01       0.3       0.0                          
    0:00:50   72617.3      0.01       0.3       0.0                          
    0:00:50   72620.9      0.01       0.3       0.0                          
    0:00:50   72627.7      0.01       0.2       0.0                          
    0:00:50   72631.1      0.01       0.2       0.0                          
    0:00:50   72633.1      0.01       0.2       0.0                          
    0:00:50   72632.3      0.01       0.2       0.0                          
    0:00:50   72636.1      0.01       0.2       0.0                          
    0:00:50   72638.4      0.01       0.2       0.0                          
    0:00:50   72642.2      0.01       0.2       0.0                          
    0:00:50   72646.3      0.01       0.2       0.0                          
    0:00:50   72648.8      0.01       0.2       0.0                          
    0:00:50   72642.0      0.01       0.1       0.0                          
    0:00:50   72643.8      0.01       0.1       0.0                          
    0:00:50   72650.1      0.01       0.1       0.0                          
    0:00:50   72654.9      0.01       0.1       0.0                          
    0:00:51   72656.7      0.01       0.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   72656.7      0.01       0.1       0.0                          
    0:00:51   72656.7      0.01       0.1       0.0                          
    0:00:52   71507.5      0.04       0.9       0.0                          
    0:00:52   71313.6      0.04       0.9       0.1                          
    0:00:52   71295.8      0.04       0.9       0.1                          
    0:00:52   71294.5      0.04       0.9       0.1                          
    0:00:52   71294.5      0.04       0.9       0.1                          
    0:00:52   71294.5      0.04       0.9       0.1                          
    0:00:53   71300.6      0.04       0.9       0.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/mac_done
    0:00:53   71304.4      0.03       0.8       0.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:53   71329.1      0.03       0.7       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:53   71344.3      0.02       0.7       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:53   71357.5      0.02       0.7       0.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:54   71363.4      0.02       0.7       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71398.2      0.02       0.6       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71408.1      0.02       0.6       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71435.1      0.02       0.6       0.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71429.7      0.02       0.6       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:54   71438.1      0.02       0.6       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:54   71436.8      0.02       0.6       0.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71437.3      0.02       0.5       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71462.0      0.02       0.5       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71464.0      0.02       0.5       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71499.1      0.01       0.5       0.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:54   71529.1      0.01       0.5       0.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71529.3      0.01       0.5       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71532.1      0.01       0.4       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71532.4      0.01       0.4       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:54   71532.4      0.01       0.4       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71534.4      0.01       0.4       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71538.2      0.01       0.4       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71538.5      0.01       0.4       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71538.5      0.01       0.4       0.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71540.3      0.01       0.4       0.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71540.3      0.01       0.4       0.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71543.1      0.01       0.4       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71545.1      0.01       0.4       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:55   71549.7      0.01       0.4       0.1                          
    0:00:55   71549.2      0.01       0.4       0.1                          
    0:00:55   71541.5      0.01       0.3       0.1                          
    0:00:55   71544.8      0.01       0.3       0.1                          
    0:00:55   71549.2      0.01       0.3       0.1                          
    0:00:55   71551.2      0.01       0.3       0.1                          
    0:00:56   70281.2      0.03       0.5       0.1                          
    0:00:56   70197.9      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:56   70195.3      0.03       0.5       0.1                          
    0:00:57   70197.6      0.01       0.4       0.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70198.1      0.01       0.4       0.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:00:57   70200.4      0.01       0.4       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:57   70226.1      0.01       0.4       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70232.9      0.01       0.4       0.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70232.9      0.01       0.4       0.1 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70232.2      0.01       0.4       0.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70233.5      0.01       0.3       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70233.7      0.01       0.3       0.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:00:57   70234.5      0.01       0.3       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:00:57   70236.5      0.01       0.3       0.1                          
    0:00:57   70235.2      0.01       0.3       0.1                          
    0:00:58   70233.7      0.01       0.3       0.1                          
    0:00:58   70241.3      0.01       0.3       0.1                          
    0:00:58   70243.4      0.01       0.3       0.1                          
    0:00:58   70256.3      0.01       0.3       0.1                          
    0:00:58   70256.6      0.01       0.3       0.1                          
    0:00:58   70258.1      0.01       0.3       0.1                          
    0:00:58   70260.1      0.01       0.3       0.1                          
    0:00:58   70263.2      0.01       0.3       0.1                          
    0:00:58   70273.4      0.01       0.3       0.1                          
    0:00:58   70275.1      0.01       0.2       0.1                          
    0:00:58   70276.2      0.01       0.2       0.1                          
    0:00:58   70281.2      0.01       0.2       0.1                          
    0:00:58   70284.5      0.01       0.2       0.1                          
    0:00:58   70288.1      0.01       0.2       0.1                          
    0:00:58   70277.7      0.01       0.2       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 16:18:56 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    152
    Unconnected ports (LINT-28)                                   152

Cells                                                             505
    Connected to power or ground (LINT-32)                        408
    Nets connected to multiple pins on same cell (LINT-33)         97
--------------------------------------------------------------------------------

Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_0', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_1', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_2', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_3', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_4', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_4', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_4', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_5', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_5', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_5', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_6', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_6', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_6', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_7', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_7', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH8_DEPTH3_7', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_12', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_12', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_13', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_13', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_14', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_14', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_15', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_15', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_16', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_16', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_17', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_17', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_18', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_18', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_19', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_19', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_20', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_20', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_21', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_21', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_22', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_22', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_23', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_23', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_24', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_24', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_25', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_25', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_26', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_26', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_27', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_27', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_28', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_28', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_29', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_29', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_30', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_30', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_31', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_31', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_32', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_32', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_33', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_33', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_34', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_34', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_35', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_35', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_36', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_36', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_37', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_37', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_38', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_38', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_39', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_39', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_40', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_40', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_41', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_41', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_42', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_42', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_43', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_43', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_44', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_44', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_45', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_45', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_46', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_46', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_47', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_47', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_48', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_48', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_49', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_49', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_50', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_50', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_51', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_51', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_52', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_52', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_53', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_53', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_54', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_54', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_55', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_55', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_16', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_17', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_18', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_19', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_20', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_21', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_22', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_23', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_24', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_25', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_26', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_27', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_28', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_29', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_30', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_31', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_32', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_33', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_34', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_35', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_36', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_37', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_38', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_39', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_40', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_41', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_42', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_43', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_44', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_45', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_46', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_47', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_48', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_49', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_50', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_51', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_52', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_53', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_54', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_55', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_56', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_57', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_58', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_59', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_60', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_61', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_62', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_63', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[0].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[1].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[2].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[4].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[5].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[6].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[2]', 'idx[1]'', 'idx[0]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_0', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_0', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_2', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_3', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n4' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_4', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n4' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_5', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_5', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_6', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_border_IWIDTH8_IDEPTH3_OWIDTH24_7', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n9' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_1', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_2', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_3', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_4', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_5', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_6', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n7' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_7', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_8', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_9', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_10', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_11', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_12', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n6' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_13', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_13', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_14', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_15', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_15', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_16', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n9' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_16', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[10]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_17', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_17', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]'', 'prod[7]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_18', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n9' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_18', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_19', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n8' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_20', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_21', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_22', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_22', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_23', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n9' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_24', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_25', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_26', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_26', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[8]', 'prod[7]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_27', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n14' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_27', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_28', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_29', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_30', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_30', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_31', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_32', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_33', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_33', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_34', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_35', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_36', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_36', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_37', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_38', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n4' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_39', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_40', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_41', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n4' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_41', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_42', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_43', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_44', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_45', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_45', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[8]', 'prod[7]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_46', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_47', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_48', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_49', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n2' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_50', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_50', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_51', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_51', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'prod[8]' is connected to pins 'prod[9]', 'prod[8]''.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_52', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n3' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_53', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_54', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
Warning: In design 'pe_inner_IWIDTH8_IDEPTH3_OWIDTH24_55', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 129 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_8'
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:23   79052.0      4.81    3522.3       5.3                                0.00  
    0:01:24   78746.5      5.01    3508.3      14.1                                0.00  
    0:01:24   78746.5      5.01    3508.3      14.1                                0.00  
    0:01:24   78745.8      5.01    3507.3       9.7                                0.00  
    0:01:24   78745.8      5.01    3507.3       9.7                                0.00  
    0:01:28   67984.5      4.98    3127.2       7.7                                0.00  
    0:01:29   67977.9      4.96    3097.7       7.8                                0.00  
    0:01:30   67980.7      4.82    3081.1       7.8                                0.00  
    0:01:30   67973.4      4.82    3075.3       7.8                                0.00  
    0:01:31   67997.5      4.74    3067.2       7.8                                0.00  
    0:01:31   68000.3      4.74    3063.7       7.8                                0.00  
    0:01:31   68005.4      4.74    3063.0       7.8                                0.00  
    0:01:31   68005.4      4.74    3063.0       7.8                                0.00  
    0:01:31   68005.4      4.74    3063.0       7.8                                0.00  
    0:01:31   68005.4      4.74    3063.0       7.8                                0.00  
    0:01:31   68036.9      4.69    3056.4       2.7                                0.00  
    0:01:31   68036.9      4.69    3056.4       2.7                                0.00  
    0:01:31   68036.9      4.69    3056.4       2.7                                0.00  
    0:01:31   68036.9      4.69    3056.4       2.7                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:31   68036.9      4.69    3056.4       2.7                                0.00  
    0:01:32   68063.1      4.65    3051.0       2.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:01:32   68082.6      4.63    3044.3       2.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:32   68107.0      4.62    3038.4       2.7 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:32   68120.8      4.60    3032.2       2.7 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68141.9      4.58    3031.3       2.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68161.9      4.57    3023.0       2.7 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68214.5      4.55    3018.0       2.7 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:32   68250.1      4.53    3009.7       2.7 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:01:32   68292.8      4.52    3004.6       2.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68306.0      4.51    3002.9       2.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68317.7      4.49    2998.6       2.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:32   68348.5      4.47    2995.5       2.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:32   68375.7      4.46    2994.3       2.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68396.3      4.45    2988.4       2.7 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68428.3      4.44    2984.1       2.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68446.3      4.43    2974.6       2.7 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68463.3      4.41    2967.2       2.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68495.6      4.41    2961.9       2.7 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68538.3      4.40    2958.0       2.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68574.9      4.38    2953.0       2.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68604.6      4.38    2948.9       2.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68641.2      4.37    2945.9       2.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68674.5      4.36    2943.2       2.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68688.0      4.36    2941.0       2.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68711.4      4.35    2937.8       2.9 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:33   68711.6      4.35    2937.6       2.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68733.5      4.34    2932.8       2.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:33   68747.7      4.34    2930.0       2.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:34   68778.0      4.33    2927.8       2.9 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68784.1      4.32    2921.0       2.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68796.8      4.32    2918.9       2.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68805.7      4.32    2916.9       2.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68823.2      4.30    2911.9       2.9 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68845.6      4.30    2907.9       2.9 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:34   68870.7      4.29    2905.6       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68899.7      4.28    2900.8       2.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68928.7      4.27    2897.5       2.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68931.2      4.27    2897.3       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:34   68979.8      4.27    2891.2       2.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:35   68999.3      4.26    2889.6       2.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:35   69015.9      4.26    2886.8       2.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69038.0      4.26    2883.4       2.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69050.7      4.25    2883.2       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69066.7      4.25    2881.5       2.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69113.2      4.24    2878.0       2.9 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69122.6      4.24    2874.5       2.9 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69150.0      4.23    2874.9       2.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69188.9      4.22    2872.9       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69213.3      4.22    2871.7       2.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69230.6      4.21    2870.4       2.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:37   69250.9      4.20    2867.2       2.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69253.0      4.20    2866.1       2.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:37   69298.0      4.19    2862.2       2.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69305.1      4.19    2861.1       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69316.0      4.18    2860.0       2.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:38   69349.3      4.18    2854.5       2.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:38   69371.9      4.17    2849.8       2.9 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:38   69376.0      4.16    2848.6       2.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69386.1      4.16    2843.9       2.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69438.2      4.16    2838.3       2.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69470.3      4.16    2836.1       2.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69488.1      4.15    2834.6       2.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:38   69538.4      4.15    2833.1       2.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:38   69552.1      4.15    2830.8       2.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:38   69600.6      4.14    2831.0       2.9 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69615.9      4.14    2829.9       2.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69625.3      4.14    2828.2       2.9 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69637.0      4.13    2826.7       2.9 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69681.5      4.12    2823.8       2.9 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69695.2      4.12    2823.5       2.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69726.2      4.12    2822.1       2.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69723.6      4.12    2822.0       2.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69761.5      4.11    2821.5       2.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69783.9      4.11    2817.2       2.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69780.3      4.10    2815.6       2.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69796.6      4.10    2813.6       2.9 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:39   69807.3      4.10    2812.0       2.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:39   69863.2      4.10    2807.5       2.9 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   69882.2      4.09    2805.3       2.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:40   69889.9      4.09    2802.4       2.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   69893.7      4.09    2802.4       2.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:40   69892.4      4.09    2800.9       2.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:40   69909.2      4.08    2798.5       2.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   69929.8      4.08    2797.4       2.9 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:40   69970.7      4.07    2793.6       2.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   69985.4      4.07    2792.3       0.5 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   69990.5      4.06    2790.1       0.5 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:40   70038.5      4.06    2785.2       0.5 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:41   70043.4      4.06    2783.3       0.5 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:41   70057.6      4.05    2775.5       0.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70065.5      4.05    2774.2       0.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70093.2      4.04    2767.2       0.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70116.0      4.04    2762.7       0.5 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70127.7      4.03    2759.8       0.5 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:41   70152.9      4.03    2761.2       0.5 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70169.2      4.03    2761.2       0.5 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70189.5      4.02    2756.5       0.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:41   70219.0      4.02    2756.0       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70219.2      4.02    2755.6       0.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70236.3      4.01    2754.7       0.5 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:42   70245.7      4.01    2753.5       0.5 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70276.9      4.00    2751.2       0.5 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70295.7      4.00    2744.2       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70327.7      3.99    2743.7       0.5 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:42   70352.9      3.99    2745.7       0.5 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:42   70367.9      3.98    2743.4       0.5 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70382.4      3.98    2742.9       0.5 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:42   70411.1      3.98    2740.1       0.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:42   70416.9      3.98    2739.9       0.5 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:42   70438.0      3.97    2735.2       0.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70450.5      3.97    2731.6       0.5 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:43   70467.3      3.97    2728.6       0.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70487.1      3.97    2726.5       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70494.5      3.96    2725.0       0.5 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:43   70514.8      3.96    2724.5       0.5 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:43   70536.4      3.95    2724.5       0.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:43   70557.7      3.95    2721.8       0.5 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70612.1      3.94    2717.7       0.5 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70630.2      3.93    2716.4       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:43   70633.0      3.93    2718.0       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:44   70623.6      3.92    2708.9       0.5 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:44   70620.3      3.90    2696.3       0.5 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:45   70569.9      3.89    2686.5       0.5 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:45   70577.1      3.86    2670.0       0.5 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:45   70574.8      3.85    2668.4       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:45   70574.3      3.85    2667.6       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:46   70590.3      3.85    2667.8       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:46   70601.2      3.85    2667.8       0.5 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:46   70604.8      3.85    2667.7       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:46   70603.2      3.85    2667.3       0.5 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:46   70606.0      3.85    2667.3       0.5 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:47   70609.1      3.85    2667.1       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:47   70599.7      3.85    2667.0       0.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:47   70601.5      3.85    2666.1       0.5 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:47   70613.1      3.85    2666.0       0.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:47   70613.9      3.85    2666.1       0.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:47   70616.2      3.85    2664.6       0.5 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70628.7      3.84    2664.8       0.5 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70630.4      3.84    2663.9       0.5 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70630.4      3.84    2663.9       0.5 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70639.3      3.84    2662.0       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70638.3      3.84    2661.4       0.5 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:48   70641.4      3.84    2661.3       0.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70645.9      3.84    2661.3       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70657.6      3.84    2660.9       0.5 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:48   70658.9      3.84    2660.9       0.5 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:49   70664.0      3.84    2660.8       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:49   70676.7      3.84    2660.4       0.5 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:49   70676.4      3.84    2660.4       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:49   70679.0      3.84    2660.4       0.5 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:49   70680.5      3.84    2659.6       0.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:50   70687.1      3.83    2659.4       0.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:50   70694.5      3.83    2659.2       0.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:50   70697.5      3.83    2659.2       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:50   70698.8      3.83    2658.1       0.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:51   70701.3      3.83    2658.2       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:51   70703.4      3.83    2658.2       0.5 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:51   70704.6      3.83    2657.3       0.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:51   70705.9      3.83    2657.3       0.5 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:51   70710.5      3.83    2655.0       0.5 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:52   70724.7      3.83    2655.0       0.5 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:52   70727.8      3.83    2654.7       0.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:52   70727.0      3.83    2654.7       0.5 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:52   70740.0      3.82    2654.6       0.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:52   70741.2      3.82    2653.3       0.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:52   70741.7      3.82    2652.7       0.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:53   70741.7      3.82    2652.7       0.5 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:53   70730.6      3.82    2652.2       0.5 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:53   70732.6      3.82    2651.2       0.5 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:53   70734.4      3.82    2651.2       0.5 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:53   70737.7      3.82    2650.4       0.5 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:53   70721.4      3.82    2650.2       0.5 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:54   70723.4      3.82    2650.0       0.5 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:54   70723.4      3.81    2649.9       0.5 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:54   70725.5      3.81    2649.1       0.5 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:54   70725.5      3.81    2649.1       0.5                                0.00  
    0:01:56   69991.5      3.81    2643.8       0.5                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:57   69991.5      3.81    2643.8       0.5                                0.00  
    0:01:57   70017.9      3.81    2643.7       0.1 n681                           0.00  
    0:01:58   70026.1      3.81    2643.7       0.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70048.2      3.81    2640.3       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70060.9      3.81    2638.9       0.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70082.0      3.80    2636.9       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70087.3      3.80    2636.0       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70103.3      3.79    2634.5       0.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70113.0      3.79    2634.1       0.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70115.5      3.79    2633.6       0.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:58   70124.9      3.79    2632.6       0.0 net135964                      0.00  
    0:01:58   70125.4      3.79    2632.6       0.0 net135302                      0.00  
    0:01:58   70138.7      3.79    2625.1       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70154.2      3.79    2621.5       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70164.3      3.79    2618.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70209.8      3.78    2619.1       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70248.7      3.78    2617.7       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:59   70252.0      3.78    2617.2       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70283.3      3.77    2616.8       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70298.0      3.77    2616.2       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:01:59   70318.6      3.77    2615.5       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70325.7      3.77    2614.5       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:01:59   70325.2      3.77    2613.6       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:00   70321.4      3.77    2611.6       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70326.2      3.76    2607.8       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70340.7      3.76    2606.1       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70348.6      3.76    2604.8       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70365.9      3.76    2603.0       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:00   70363.1      3.76    2602.2       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:00   70371.2      3.76    2601.6       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:00   70406.5      3.75    2600.4       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70416.9      3.75    2598.1       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70423.3      3.75    2596.3       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70436.3      3.75    2595.6       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:00   70439.8      3.75    2592.2       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[20]/D      0.00  
    0:02:01   70446.2      3.75    2591.3       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70459.9      3.75    2591.6       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70474.1      3.74    2590.3       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70489.9      3.74    2591.0       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70501.3      3.74    2588.4       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70516.3      3.74    2585.8       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70512.8      3.74    2585.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:01   70539.7      3.73    2585.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70547.3      3.73    2584.6       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70564.6      3.73    2580.7       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70577.3      3.72    2579.4       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:01   70582.4      3.72    2579.3       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:02   70582.1      3.72    2578.5       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70605.3      3.72    2578.3       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70629.4      3.72    2578.1       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70654.3      3.72    2577.0       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70669.8      3.72    2577.0       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70688.4      3.71    2573.7       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:02   70694.5      3.71    2573.4       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70704.4      3.71    2570.2       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:02   70712.5      3.71    2569.0       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70721.7      3.71    2569.3       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:02   70720.9      3.71    2569.1       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:02   70730.6      3.71    2568.8       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:03   70726.2      3.70    2568.4       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70726.2      3.70    2568.0       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70728.3      3.70    2567.1       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:03   70727.0      3.70    2567.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:03   70727.5      3.70    2562.2       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:03   70728.3      3.70    2562.0       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70736.9      3.70    2559.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:03   70744.8      3.70    2559.2       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70751.9      3.69    2558.1       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70751.9      3.69    2557.9       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70771.2      3.69    2557.1       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:03   70776.3      3.69    2554.1       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:02:04   70780.1      3.69    2553.1       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70807.1      3.69    2552.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:04   70813.9      3.69    2551.9       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:04   70824.6      3.69    2551.7       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70830.9      3.68    2550.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:04   70830.4      3.68    2549.0       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70844.7      3.68    2548.5       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70886.9      3.68    2548.2       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70907.7      3.68    2545.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70926.8      3.67    2543.4       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70946.1      3.67    2543.0       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:04   70946.1      3.67    2542.5       0.0                                0.00  
    0:02:04   70949.1      3.67    2542.2       0.0                                0.00  
    0:02:05   70943.8      3.67    2540.2       0.0                                0.00  
    0:02:05   70958.5      3.67    2541.9       0.0                                0.00  
    0:02:05   70966.9      3.66    2538.8       0.0                                0.00  
    0:02:05   70975.8      3.66    2538.0       0.0                                0.00  
    0:02:05   70984.2      3.66    2536.1       0.0                                0.00  
    0:02:05   70973.5      3.66    2535.3       0.0                                0.00  
    0:02:05   70981.1      3.66    2534.8       0.0                                0.00  
    0:02:05   70983.7      3.66    2532.1       0.0                                0.00  
    0:02:05   71005.0      3.66    2530.0       0.0                                0.00  
    0:02:05   71006.6      3.66    2527.6       0.0                                0.00  
    0:02:05   71009.9      3.66    2526.2       0.0                                0.00  
    0:02:05   71012.7      3.66    2525.9       0.0                                0.00  
    0:02:05   71015.7      3.66    2524.9       0.0                                0.00  
    0:02:05   71028.4      3.66    2524.2       0.0                                0.00  
    0:02:06   71047.2      3.66    2523.9       0.0                                0.00  
    0:02:06   71047.2      3.66    2523.5       0.0                                0.00  
    0:02:06   71060.4      3.66    2522.4       0.0                                0.00  
    0:02:06   71056.4      3.66    2520.6       0.0                                0.00  
    0:02:06   71051.5      3.66    2518.7       0.0                                0.00  
    0:02:06   71040.9      3.66    2518.4       0.0                                0.00  
    0:02:06   71044.9      3.66    2516.7       0.0                                0.00  
    0:02:06   71074.7      3.66    2515.3       0.0                                0.00  
    0:02:06   71078.7      3.66    2515.2       0.0                                0.00  
    0:02:06   71078.0      3.66    2514.5       0.0                                0.00  
    0:02:06   71080.8      3.66    2513.6       0.0                                0.00  
    0:02:06   71087.9      3.66    2512.4       0.0                                0.00  
    0:02:06   71108.0      3.66    2511.9       0.0                                0.00  
    0:02:07   71117.4      3.66    2510.2       0.0                                0.00  
    0:02:07   71120.4      3.66    2507.0       0.0                                0.00  
    0:02:07   71178.9      3.65    2501.9       0.0                                0.00  
    0:02:07   71200.0      3.65    2498.9       0.0                                0.00  
    0:02:07   71218.3      3.65    2498.2       0.0                                0.00  
    0:02:07   71211.1      3.65    2496.0       0.0                                0.00  
    0:02:07   71211.1      3.65    2495.9       0.0                                0.00  
    0:02:07   71217.2      3.65    2493.3       0.0                                0.00  
    0:02:07   71233.0      3.65    2491.3       0.0                                0.00  
    0:02:07   71246.7      3.65    2490.2       0.0                                0.00  
    0:02:07   71251.3      3.65    2489.8       0.0                                0.00  
    0:02:07   71256.1      3.65    2486.3       0.0                                0.00  
    0:02:07   71264.0      3.65    2485.6       0.0                                0.00  
    0:02:07   71263.2      3.65    2483.8       0.0                                0.00  
    0:02:07   71266.6      3.65    2480.4       0.0                                0.00  
    0:02:08   71267.8      3.65    2479.8       0.0                                0.00  
    0:02:08   71279.0      3.65    2480.2       0.0                                0.00  
    0:02:08   71281.3      3.65    2479.6       0.0                                0.00  
    0:02:08   71286.1      3.65    2477.6       0.0                                0.00  
    0:02:08   71286.1      3.65    2477.1       0.0                                0.00  
    0:02:08   71298.6      3.65    2475.8       0.0                                0.00  
    0:02:08   71309.8      3.65    2474.4       0.0                                0.00  
    0:02:08   71305.2      3.65    2470.8       0.0                                0.00  
    0:02:08   71329.8      3.65    2467.7       0.0                                0.00  
    0:02:08   71361.1      3.65    2465.1       0.0                                0.00  
    0:02:08   71358.8      3.65    2464.6       0.0                                0.00  
    0:02:08   71357.8      3.65    2463.0       0.0                                0.00  
    0:02:08   71357.0      3.65    2462.6       0.0                                0.00  
    0:02:08   71374.3      3.65    2462.5       0.0                                0.00  
    0:02:08   71387.0      3.65    2461.4       0.0                                0.00  
    0:02:08   71409.4      3.65    2459.7       0.0                                0.00  
    0:02:09   71421.8      3.65    2457.6       0.0                                0.00  
    0:02:09   71432.5      3.65    2456.2       0.0                                0.00  
    0:02:09   71438.9      3.65    2455.7       0.0                                0.00  
    0:02:09   71437.6      3.65    2454.6       0.0                                0.00  
    0:02:09   71435.8      3.65    2453.3       0.0                                0.00  
    0:02:09   71434.3      3.65    2452.4       0.0                                0.00  
    0:02:09   71429.2      3.65    2450.0       0.0                                0.00  
    0:02:09   71433.3      3.65    2449.9       0.0                                0.00  
    0:02:09   71446.7      3.65    2448.5       0.0                                0.00  
    0:02:09   71445.5      3.65    2448.4       0.0                                0.00  
    0:02:09   71438.6      3.65    2447.3       0.0                                0.00  
    0:02:09   71450.0      3.65    2444.8       0.0                                0.00  
    0:02:09   71452.6      3.65    2443.3       0.0                                0.00  
    0:02:09   71448.3      3.65    2440.3       0.0                                0.00  
    0:02:10   71454.6      3.65    2439.1       0.0                                0.00  
    0:02:10   71490.7      3.65    2438.7       0.0                                0.00  
    0:02:10   71489.9      3.65    2437.3       0.0                                0.00  
    0:02:10   71492.7      3.65    2436.7       0.0                                0.00  
    0:02:10   71499.9      3.65    2434.5       0.0                                0.00  
    0:02:10   71508.0      3.65    2433.7       0.0                                0.00  
    0:02:10   71506.0      3.65    2432.9       0.0                                0.00  
    0:02:10   71506.2      3.65    2432.7       0.0                                0.00  
    0:02:10   71518.9      3.65    2432.0       0.0                                0.00  
    0:02:10   71529.8      3.65    2431.9       0.0                                0.00  
    0:02:10   71532.6      3.65    2430.7       0.0                                0.00  
    0:02:10   71557.8      3.65    2428.7       0.0                                0.00  
    0:02:10   71565.2      3.65    2427.8       0.0                                0.00  
    0:02:10   71578.9      3.65    2428.9       0.0                                0.00  
    0:02:10   71590.1      3.65    2428.0       0.0                                0.00  
    0:02:10   71594.9      3.65    2423.2       0.0                                0.00  
    0:02:11   71594.7      3.65    2422.4       0.0                                0.00  
    0:02:11   71613.2      3.65    2421.4       0.0                                0.00  
    0:02:11   71620.8      3.65    2420.3       0.0                                0.00  
    0:02:11   71635.1      3.65    2419.7       0.0                                0.00  
    0:02:11   71632.3      3.65    2419.3       0.0                                0.00  
    0:02:11   71632.0      3.65    2418.4       0.0                                0.00  
    0:02:11   71621.6      3.65    2416.2       0.0                                0.00  
    0:02:11   71612.4      3.65    2416.0       0.0                                0.00  
    0:02:11   71603.5      3.65    2415.5       0.0                                0.00  
    0:02:11   71615.0      3.65    2414.6       0.0                                0.00  
    0:02:11   71608.6      3.65    2413.9       0.0                                0.00  
    0:02:11   71606.3      3.65    2409.5       0.0                                0.00  
    0:02:11   71635.6      3.65    2408.5       0.0                                0.00  
    0:02:11   71632.5      3.65    2405.1       0.0                                0.00  
    0:02:11   71638.6      3.65    2404.4       0.0                                0.00  
    0:02:12   71649.5      3.65    2403.5       0.0                                0.00  
    0:02:12   71686.4      3.65    2403.1       0.0                                0.00  
    0:02:12   71688.4      3.65    2401.5       0.0                                0.00  
    0:02:12   71692.5      3.65    2399.8       0.0                                0.00  
    0:02:12   71701.4      3.65    2397.8       0.0                                0.00  
    0:02:12   71701.6      3.65    2396.7       0.0                                0.00  
    0:02:12   71737.2      3.65    2393.5       0.0                                0.00  
    0:02:12   71731.6      3.65    2392.4       0.0                                0.00  
    0:02:12   71738.0      3.65    2391.5       0.0                                0.00  
    0:02:12   71737.0      3.65    2389.9       0.0                                0.00  
    0:02:12   71756.0      3.65    2387.9       0.0                                0.00  
    0:02:12   71746.1      3.65    2386.4       0.0                                0.00  
    0:02:12   71752.0      3.65    2384.6       0.0                                0.00  
    0:02:12   71770.5      3.65    2383.7       0.0                                0.00  
    0:02:12   71813.5      3.65    2379.7       0.0                                0.00  
    0:02:13   71819.3      3.65    2378.1       0.0                                0.00  
    0:02:13   71836.9      3.65    2377.7       0.0                                0.00  
    0:02:13   71827.2      3.65    2376.9       0.0                                0.00  
    0:02:13   71819.8      3.65    2375.8       0.0                                0.00  
    0:02:13   71819.3      3.65    2375.2       0.0                                0.00  
    0:02:13   71842.2      3.65    2375.0       0.0                                0.00  
    0:02:13   71828.5      3.65    2372.6       0.0                                0.00  
    0:02:13   71825.4      3.65    2371.4       0.0                                0.00  
    0:02:13   71840.4      3.65    2370.8       0.0                                0.00  
    0:02:13   71869.4      3.65    2370.5       0.0                                0.00  
    0:02:13   71894.3      3.65    2369.6       0.0                                0.00  
    0:02:13   71891.2      3.65    2369.2       0.0                                0.00  
    0:02:13   71881.8      3.65    2365.1       0.0                                0.00  
    0:02:13   71888.7      3.65    2363.3       0.0                                0.00  
    0:02:13   71914.1      3.65    2361.5       0.0                                0.00  
    0:02:13   71899.1      3.65    2361.3       0.0                                0.00  
    0:02:13   71897.1      3.65    2360.9       0.0                                0.00  
    0:02:13   71901.2      3.65    2360.5       0.0                                0.00  
    0:02:13   71925.8      3.65    2360.0       0.0                                0.00  
    0:02:14   71915.4      3.65    2359.9       0.0                                0.00  
    0:02:14   71921.2      3.65    2358.9       0.0                                0.00  
    0:02:14   71935.5      3.65    2357.7       0.0                                0.00  
    0:02:14   71906.0      3.65    2356.9       0.0                                0.00  
    0:02:14   71923.0      3.65    2356.6       0.0                                0.00  
    0:02:14   71964.4      3.65    2355.7       0.0                                0.00  
    0:02:14   71987.8      3.65    2355.2       0.0                                0.00  
    0:02:14   72006.6      3.65    2351.9       0.0                                0.00  
    0:02:14   72024.9      3.65    2351.4       0.0                                0.00  
    0:02:14   72038.6      3.65    2350.5       0.0                                0.00  
    0:02:14   72041.4      3.65    2350.2       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:14   72041.4      3.65    2350.2       0.0                                0.00  
    0:02:14   72041.4      3.65    2350.2       0.0                                0.00  
    0:02:15   70385.9      3.66    2339.3       0.0                                0.00  
    0:02:16   69805.2      3.66    2333.5       0.0                                0.00  
    0:02:16   69552.1      3.66    2329.1       0.0                                0.00  
    0:02:17   69448.4      3.66    2327.2       0.0                                0.00  
    0:02:17   69376.7      3.66    2325.6       0.1                                0.00  
    0:02:17   69326.7      3.66    2320.6       0.1                                0.00  
    0:02:17   69281.2      3.66    2320.6       0.1                                0.00  
    0:02:17   69240.0      3.66    2320.4       0.1                                0.00  
    0:02:17   69199.3      3.66    2320.4       0.1                                0.00  
    0:02:18   69156.9      3.66    2320.4       0.1                                0.00  
    0:02:18   69121.3      3.66    2320.4       0.1                                0.00  
    0:02:18   69094.6      3.66    2320.4       0.1                                0.00  
    0:02:18   69061.3      3.66    2318.7       0.1                                0.00  
    0:02:18   69039.7      3.66    2316.1       0.1                                0.00  
    0:02:18   69012.5      3.66    2315.4       0.1                                0.00  
    0:02:18   69012.5      3.66    2315.4       0.1                                0.00  
    0:02:19   69044.8      3.66    2315.3       0.0                                0.00  
    0:02:19   68349.5      3.66    2318.2       0.0                                0.00  
    0:02:20   68056.2      3.66    2317.2       0.0                                0.00  
    0:02:20   67967.0      3.66    2317.1       0.0                                0.00  
    0:02:20   67946.2      3.66    2317.1       0.0                                0.00  
    0:02:20   67946.2      3.66    2317.1       0.0                                0.00  
    0:02:20   67946.2      3.66    2317.1       0.0                                0.00  
    0:02:20   67946.2      3.66    2317.1       0.0                                0.00  
    0:02:20   67946.2      3.66    2317.1       0.0                                0.00  
    0:02:20   67947.4      3.65    2316.1       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:20   67947.2      3.64    2316.1       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:20   67947.2      3.64    2315.9       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:20   67953.0      3.64    2315.7       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:20   67968.0      3.63    2317.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:20   67969.5      3.63    2317.9       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:02:21   67968.0      3.63    2317.8       0.0                                0.00  
    0:02:21   67973.4      3.63    2316.8       0.0                                0.00  
    0:02:21   67978.4      3.63    2316.6       0.0                                0.00  
    0:02:21   67994.2      3.63    2315.3       0.0                                0.00  
    0:02:21   68006.9      3.63    2314.4       0.0                                0.00  
    0:02:21   68015.8      3.63    2314.1       0.0                                0.00  
    0:02:21   68010.5      3.63    2312.8       0.0                                0.00  
    0:02:21   68016.1      3.63    2312.1       0.0                                0.00  
    0:02:21   68026.5      3.63    2311.7       0.0                                0.00  
    0:02:21   68031.3      3.63    2311.2       0.0                                0.00  
    0:02:21   68031.6      3.63    2309.8       0.0                                0.00  
    0:02:21   68031.0      3.63    2309.8       0.0                                0.00  
    0:02:21   68039.2      3.63    2309.3       0.0                                0.00  
    0:02:22   68042.0      3.63    2309.0       0.0                                0.00  
    0:02:22   68064.1      3.63    2308.2       0.0                                0.00  
    0:02:22   68063.8      3.63    2306.9       0.0                                0.00  
    0:02:22   68082.6      3.63    2306.4       0.0                                0.00  
    0:02:22   68087.2      3.63    2305.3       0.0                                0.00  
    0:02:22   68094.1      3.63    2303.8       0.0                                0.00  
    0:02:22   68089.0      3.63    2302.7       0.0                                0.00  
    0:02:22   68089.0      3.63    2302.6       0.0                                0.00  
    0:02:22   68091.5      3.63    2302.2       0.0                                0.00  
    0:02:22   68093.1      3.63    2302.1       0.0                                0.00  
    0:02:22   68111.9      3.63    2301.3       0.0                                0.00  
    0:02:22   68114.4      3.63    2301.1       0.0                                0.00  
    0:02:22   68112.9      3.63    2300.6       0.0                                0.00  
    0:02:22   68121.8      3.63    2300.0       0.0                                0.00  
    0:02:22   68131.7      3.63    2299.2       0.0                                0.00  
    0:02:22   68138.8      3.63    2297.6       0.0                                0.00  
    0:02:23   68145.9      3.63    2297.1       0.0                                0.00  
    0:02:23   68159.4      3.63    2295.7       0.0                                0.00  
    0:02:23   68156.8      3.63    2295.7       0.0                                0.00  
    0:02:23   68156.8      3.63    2295.6       0.0                                0.00  
    0:02:23   68170.6      3.63    2294.6       0.0                                0.00  
    0:02:23   68178.4      3.63    2294.5       0.0                                0.00  
    0:02:23   68177.9      3.63    2293.7       0.0                                0.00  
    0:02:23   68177.9      3.63    2293.6       0.0                                0.00  
    0:02:23   68169.3      3.63    2292.8       0.0                                0.00  
    0:02:23   68167.3      3.63    2292.0       0.0                                0.00  
    0:02:23   68175.7      3.63    2291.2       0.0                                0.00  
    0:02:23   68180.5      3.63    2289.3       0.0                                0.00  
    0:02:23   68187.1      3.63    2286.0       0.0                                0.00  
    0:02:23   68176.7      3.63    2285.9       0.0                                0.00  
    0:02:23   68191.4      3.63    2285.5       0.0                                0.00  
    0:02:23   68202.8      3.63    2284.7       0.0                                0.00  
    0:02:23   68207.9      3.63    2283.7       0.0                                0.00  
    0:02:24   68217.6      3.63    2283.2       0.0                                0.00  
    0:02:24   68232.1      3.63    2282.2       0.0                                0.00  
    0:02:24   68232.1      3.63    2282.1       0.0                                0.00  
    0:02:24   68235.9      3.63    2281.4       0.0                                0.00  
    0:02:24   68235.9      3.63    2281.2       0.0                                0.00  
    0:02:24   68236.9      3.63    2278.8       0.0                                0.00  
    0:02:24   68240.0      3.63    2278.0       0.0                                0.00  
    0:02:24   68259.8      3.63    2275.8       0.0                                0.00  
    0:02:24   68259.8      3.63    2275.3       0.0                                0.00  
    0:02:24   68264.9      3.63    2274.6       0.0                                0.00  
    0:02:24   68278.1      3.63    2274.0       0.0                                0.00  
    0:02:24   68281.6      3.63    2272.2       0.0                                0.00  
    0:02:24   68285.4      3.63    2271.7       0.0                                0.00  
    0:02:24   68291.3      3.63    2271.0       0.0                                0.00  
    0:02:24   68293.8      3.63    2270.6       0.0                                0.00  
    0:02:24   68295.9      3.63    2270.0       0.0                                0.00  
    0:02:24   68291.3      3.63    2269.4       0.0                                0.00  
    0:02:25   68295.4      3.63    2268.9       0.0                                0.00  
    0:02:25   68297.1      3.63    2268.4       0.0                                0.00  
    0:02:25   68307.8      3.63    2267.7       0.0                                0.00  
    0:02:25   68320.3      3.63    2264.9       0.0                                0.00  
    0:02:25   68314.7      3.63    2264.7       0.0                                0.00  
    0:02:25   68316.7      3.63    2263.4       0.0                                0.00  
    0:02:25   68325.3      3.63    2260.3       0.0                                0.00  
    0:02:25   68327.9      3.63    2259.7       0.0                                0.00  
    0:02:25   68327.9      3.63    2259.4       0.0                                0.00  
    0:02:25   68340.6      3.63    2259.1       0.0                                0.00  
    0:02:25   68373.9      3.63    2257.5       0.0                                0.00  
    0:02:25   68377.7      3.63    2256.9       0.0                                0.00  
    0:02:25   68391.7      3.63    2256.0       0.0                                0.00  
    0:02:25   68405.1      3.63    2254.6       0.0                                0.00  
    0:02:25   68412.0      3.63    2253.8       0.0                                0.00  
    0:02:26   68430.3      3.63    2251.7       0.0                                0.00  
    0:02:26   68430.3      3.63    2251.6       0.0                                0.00  
    0:02:26   68430.6      3.63    2250.6       0.0                                0.00  
    0:02:26   68435.1      3.63    2248.6       0.0                                0.00  
    0:02:26   68435.1      3.63    2248.3       0.0                                0.00  
    0:02:26   68422.4      3.63    2247.7       0.0                                0.00  
    0:02:26   68423.7      3.63    2247.3       0.0                                0.00  
    0:02:26   68426.2      3.63    2247.2       0.0                                0.00  
    0:02:26   68432.8      3.63    2246.8       0.0                                0.00  
    0:02:26   68432.6      3.63    2246.8       0.0                                0.00  
    0:02:26   68444.0      3.63    2245.6       0.0                                0.00  
    0:02:26   68444.5      3.63    2244.5       0.0                                0.00  
    0:02:26   68435.4      3.63    2243.9       0.0                                0.00  
    0:02:26   68447.3      3.63    2242.7       0.0                                0.00  
    0:02:27   68449.9      3.63    2240.6       0.0                                0.00  
    0:02:27   68451.4      3.63    2240.4       0.0                                0.00  
    0:02:27   68463.9      3.63    2239.9       0.0                                0.00  
    0:02:27   68466.4      3.63    2239.1       0.0                                0.00  
    0:02:27   68469.2      3.63    2238.7       0.0                                0.00  
    0:02:27   68480.6      3.63    2238.5       0.0                                0.00  
    0:02:27   68484.7      3.63    2237.9       0.0                                0.00  
    0:02:27   68503.0      3.63    2235.1       0.0                                0.00  
    0:02:27   68503.0      3.63    2234.7       0.0                                0.00  
    0:02:27   68507.6      3.63    2232.1       0.0                                0.00  
    0:02:27   68506.5      3.63    2231.9       0.0                                0.00  
    0:02:27   68514.9      3.63    2231.3       0.0                                0.00  
    0:02:27   68533.7      3.63    2231.0       0.0                                0.00  
    0:02:27   68546.7      3.63    2230.7       0.0                                0.00  
    0:02:27   68549.0      3.63    2229.8       0.0                                0.00  
    0:02:27   68540.9      3.63    2229.1       0.0                                0.00  
    0:02:27   68556.4      3.63    2228.5       0.0                                0.00  
    0:02:28   68558.6      3.63    2228.1       0.0                                0.00  
    0:02:28   68558.6      3.63    2228.1       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:28   68555.3      3.63    2227.7       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:28   68566.0      3.61    2226.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:02:28   68578.2      3.59    2227.8       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_8_area.txt
report_power > array_8_power.txt
report_timing -delay min > array_8_min_delay.txt
report_timing -delay max > array_8_max_delay.txt
#### write out final netlist ######
write -format verilog array_8 -output array_8.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/array_8.vg'.
1
exit
Memory usage for this session 329 Mbytes.
Memory usage for this session including child processes 329 Mbytes.
CPU usage for this session 150 seconds ( 0.04 hours ).
Elapsed time for this session 153 seconds ( 0.04 hours ).

Thank you...
