vendor_name = ModelSim
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/Mod_Teste.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/LCD_TEST2.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/LCD_Controller.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/decod_hex_7seg.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_1Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/contadorM_10.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_6Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/contadorM_6.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/decod_animacao.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/banco_regs.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/output_files/banco_reg_test.vwf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/ULA.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/mux2por1.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/block_diagram.bdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant0.qip
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant0.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant1.qip
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant1.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant2.qip
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/lpm_constant2.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/output_files/Chain4.cdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/output_files/Chain5.cdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/output_files/Chain6.cdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/output_files/Chain7.cdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RegPC.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/InstrMem.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/UnidadeDeControle.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/Adder1.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/InstrMemDesafio.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RomInstMem_init.mif
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RomInstMem.qip
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RomInstMem.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RamDataMem.qip
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/RamDataMem.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/Adder8Bits.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_2Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/mux4por1.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_100Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/ParallelIN.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/ParallelOUT.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_10Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/divfreq50MHz_1000Hz.v
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/db/Mod_Teste.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/db/altsyncram_mq81.tdf
source_file = 1, E:/LASD/2022.2/AnaLarissa_120210869/db/altsyncram_gra1.tdf
design_name = Mod_Teste
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0 , rom|altsyncram_component|auto_generated|ram_block1a0, Mod_Teste, 1
instance = comp, \adderBranch|sum[1]~2 , adderBranch|sum[1]~2, Mod_Teste, 1
instance = comp, \adderBranch|sum[3]~6 , adderBranch|sum[3]~6, Mod_Teste, 1
instance = comp, \somador|Add0~8 , somador|Add0~8, Mod_Teste, 1
instance = comp, \adderBranch|sum[5]~10 , adderBranch|sum[5]~10, Mod_Teste, 1
instance = comp, \adderBranch|sum[6]~12 , adderBranch|sum[6]~12, Mod_Teste, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a0 , ram|altsyncram_component|auto_generated|ram_block1a0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~0 , MyLCD|u0|Add0~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~2 , MyLCD|u0|Add0~2, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~4 , MyLCD|u0|Add0~4, Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~6 , MyLCD|u0|Add0~6, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[17] , MyLCD|mDLY[17], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[3] , MyLCD|mDLY[3], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[12] , MyLCD|mDLY[12], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[15] , MyLCD|mDLY[15], Mod_Teste, 1
instance = comp, \MyLCD|Add9~0 , MyLCD|Add9~0, Mod_Teste, 1
instance = comp, \MyLCD|Add10~0 , MyLCD|Add10~0, Mod_Teste, 1
instance = comp, \MyLCD|Add14~0 , MyLCD|Add14~0, Mod_Teste, 1
instance = comp, \MyLCD|Add16~0 , MyLCD|Add16~0, Mod_Teste, 1
instance = comp, \MyLCD|Add17~0 , MyLCD|Add17~0, Mod_Teste, 1
instance = comp, \MyLCD|Add8~0 , MyLCD|Add8~0, Mod_Teste, 1
instance = comp, \MyLCD|Add22~0 , MyLCD|Add22~0, Mod_Teste, 1
instance = comp, \MyLCD|Add21~2 , MyLCD|Add21~2, Mod_Teste, 1
instance = comp, \MyLCD|Add20~2 , MyLCD|Add20~2, Mod_Teste, 1
instance = comp, \MyLCD|Add11~2 , MyLCD|Add11~2, Mod_Teste, 1
instance = comp, \MyLCD|Add13~2 , MyLCD|Add13~2, Mod_Teste, 1
instance = comp, \MyLCD|Add10~2 , MyLCD|Add10~2, Mod_Teste, 1
instance = comp, \MyLCD|Add14~2 , MyLCD|Add14~2, Mod_Teste, 1
instance = comp, \MyLCD|Add16~2 , MyLCD|Add16~2, Mod_Teste, 1
instance = comp, \MyLCD|Add4~2 , MyLCD|Add4~2, Mod_Teste, 1
instance = comp, \MyLCD|Add7~2 , MyLCD|Add7~2, Mod_Teste, 1
instance = comp, \MyLCD|Add20~4 , MyLCD|Add20~4, Mod_Teste, 1
instance = comp, \MyLCD|Add21~4 , MyLCD|Add21~4, Mod_Teste, 1
instance = comp, \MyLCD|Add15~4 , MyLCD|Add15~4, Mod_Teste, 1
instance = comp, \MyLCD|Add11~4 , MyLCD|Add11~4, Mod_Teste, 1
instance = comp, \MyLCD|Add10~4 , MyLCD|Add10~4, Mod_Teste, 1
instance = comp, \MyLCD|Add4~4 , MyLCD|Add4~4, Mod_Teste, 1
instance = comp, \MyLCD|Add8~4 , MyLCD|Add8~4, Mod_Teste, 1
instance = comp, \MyLCD|Add19~4 , MyLCD|Add19~4, Mod_Teste, 1
instance = comp, \MyLCD|Add9~4 , MyLCD|Add9~4, Mod_Teste, 1
instance = comp, \MyLCD|Add21~6 , MyLCD|Add21~6, Mod_Teste, 1
instance = comp, \MyLCD|Add20~6 , MyLCD|Add20~6, Mod_Teste, 1
instance = comp, \MyLCD|Add11~6 , MyLCD|Add11~6, Mod_Teste, 1
instance = comp, \MyLCD|Add10~6 , MyLCD|Add10~6, Mod_Teste, 1
instance = comp, \MyLCD|Add17~6 , MyLCD|Add17~6, Mod_Teste, 1
instance = comp, \MyLCD|Add6~6 , MyLCD|Add6~6, Mod_Teste, 1
instance = comp, \MyLCD|Add7~6 , MyLCD|Add7~6, Mod_Teste, 1
instance = comp, \MyLCD|Add19~6 , MyLCD|Add19~6, Mod_Teste, 1
instance = comp, \divfreq|Add0~0 , divfreq|Add0~0, Mod_Teste, 1
instance = comp, \divfreq|Add0~2 , divfreq|Add0~2, Mod_Teste, 1
instance = comp, \divfreq|Add0~4 , divfreq|Add0~4, Mod_Teste, 1
instance = comp, \divfreq|Add0~6 , divfreq|Add0~6, Mod_Teste, 1
instance = comp, \divfreq|Add0~8 , divfreq|Add0~8, Mod_Teste, 1
instance = comp, \divfreq|Add0~10 , divfreq|Add0~10, Mod_Teste, 1
instance = comp, \divfreq|Add0~12 , divfreq|Add0~12, Mod_Teste, 1
instance = comp, \divfreq|Add0~14 , divfreq|Add0~14, Mod_Teste, 1
instance = comp, \divfreq|Add0~16 , divfreq|Add0~16, Mod_Teste, 1
instance = comp, \divfreq|Add0~18 , divfreq|Add0~18, Mod_Teste, 1
instance = comp, \divfreq|Add0~20 , divfreq|Add0~20, Mod_Teste, 1
instance = comp, \divfreq|Add0~22 , divfreq|Add0~22, Mod_Teste, 1
instance = comp, \divfreq|Add0~24 , divfreq|Add0~24, Mod_Teste, 1
instance = comp, \divfreq|Add0~26 , divfreq|Add0~26, Mod_Teste, 1
instance = comp, \divfreq|Add0~28 , divfreq|Add0~28, Mod_Teste, 1
instance = comp, \divfreq|Add0~30 , divfreq|Add0~30, Mod_Teste, 1
instance = comp, \divfreq|Add0~32 , divfreq|Add0~32, Mod_Teste, 1
instance = comp, \divfreq|Add0~34 , divfreq|Add0~34, Mod_Teste, 1
instance = comp, \divfreq|Add0~36 , divfreq|Add0~36, Mod_Teste, 1
instance = comp, \divfreq|Add0~38 , divfreq|Add0~38, Mod_Teste, 1
instance = comp, \divfreq|Add0~40 , divfreq|Add0~40, Mod_Teste, 1
instance = comp, \divfreq|Add0~42 , divfreq|Add0~42, Mod_Teste, 1
instance = comp, \divfreq|Add0~44 , divfreq|Add0~44, Mod_Teste, 1
instance = comp, \divfreq|Add0~46 , divfreq|Add0~46, Mod_Teste, 1
instance = comp, \divfreq|Add0~48 , divfreq|Add0~48, Mod_Teste, 1
instance = comp, \divfreq|Add0~50 , divfreq|Add0~50, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[3]~24 , MyLCD|mDLY[3]~24, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[12]~42 , MyLCD|mDLY[12]~42, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[15]~48 , MyLCD|mDLY[15]~48, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[16]~50 , MyLCD|mDLY[16]~50, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[17]~52 , MyLCD|mDLY[17]~52, Mod_Teste, 1
instance = comp, \udc|WideOr0~0 , udc|WideOr0~0, Mod_Teste, 1
instance = comp, \udc|WideOr1~0 , udc|WideOr1~0, Mod_Teste, 1
instance = comp, \udc|Selector13~1 , udc|Selector13~1, Mod_Teste, 1
instance = comp, \divfreq|out_100Hz , divfreq|out_100Hz, Mod_Teste, 1
instance = comp, \muxULASrc|out[1]~0 , muxULASrc|out[1]~0, Mod_Teste, 1
instance = comp, \ula|Add0~1 , ula|Add0~1, Mod_Teste, 1
instance = comp, \banco|Mux3~3 , banco|Mux3~3, Mod_Teste, 1
instance = comp, \ula|ULAResult~1 , ula|ULAResult~1, Mod_Teste, 1
instance = comp, \ula|Add0~8 , ula|Add0~8, Mod_Teste, 1
instance = comp, \ula|Add0~9 , ula|Add0~9, Mod_Teste, 1
instance = comp, \banco|Mux5~2 , banco|Mux5~2, Mod_Teste, 1
instance = comp, \banco|Mux13~2 , banco|Mux13~2, Mod_Teste, 1
instance = comp, \pc|PC[0]~1 , pc|PC[0]~1, Mod_Teste, 1
instance = comp, \banco|Mux0~2 , banco|Mux0~2, Mod_Teste, 1
instance = comp, \ula|Add0~18 , ula|Add0~18, Mod_Teste, 1
instance = comp, \banco|regs[5][5] , banco|regs[5][5], Mod_Teste, 1
instance = comp, \ula|Add0~19 , ula|Add0~19, Mod_Teste, 1
instance = comp, \muxULASrc|out[5]~5 , muxULASrc|out[5]~5, Mod_Teste, 1
instance = comp, \ula|ULAResult~6 , ula|ULAResult~6, Mod_Teste, 1
instance = comp, \divfreq|count[4] , divfreq|count[4], Mod_Teste, 1
instance = comp, \divfreq|count[6] , divfreq|count[6], Mod_Teste, 1
instance = comp, \divfreq|count[5] , divfreq|count[5], Mod_Teste, 1
instance = comp, \divfreq|count[3] , divfreq|count[3], Mod_Teste, 1
instance = comp, \divfreq|Equal0~0 , divfreq|Equal0~0, Mod_Teste, 1
instance = comp, \divfreq|count[7] , divfreq|count[7], Mod_Teste, 1
instance = comp, \divfreq|count[2] , divfreq|count[2], Mod_Teste, 1
instance = comp, \divfreq|count[1] , divfreq|count[1], Mod_Teste, 1
instance = comp, \divfreq|count[0] , divfreq|count[0], Mod_Teste, 1
instance = comp, \divfreq|Equal0~1 , divfreq|Equal0~1, Mod_Teste, 1
instance = comp, \divfreq|count[8] , divfreq|count[8], Mod_Teste, 1
instance = comp, \divfreq|count[9] , divfreq|count[9], Mod_Teste, 1
instance = comp, \divfreq|count[10] , divfreq|count[10], Mod_Teste, 1
instance = comp, \divfreq|count[11] , divfreq|count[11], Mod_Teste, 1
instance = comp, \divfreq|Equal0~2 , divfreq|Equal0~2, Mod_Teste, 1
instance = comp, \divfreq|count[12] , divfreq|count[12], Mod_Teste, 1
instance = comp, \divfreq|count[14] , divfreq|count[14], Mod_Teste, 1
instance = comp, \divfreq|count[15] , divfreq|count[15], Mod_Teste, 1
instance = comp, \divfreq|count[13] , divfreq|count[13], Mod_Teste, 1
instance = comp, \divfreq|Equal0~3 , divfreq|Equal0~3, Mod_Teste, 1
instance = comp, \divfreq|Equal0~4 , divfreq|Equal0~4, Mod_Teste, 1
instance = comp, \divfreq|count[16] , divfreq|count[16], Mod_Teste, 1
instance = comp, \divfreq|count[17] , divfreq|count[17], Mod_Teste, 1
instance = comp, \divfreq|count[18] , divfreq|count[18], Mod_Teste, 1
instance = comp, \divfreq|count[19] , divfreq|count[19], Mod_Teste, 1
instance = comp, \divfreq|Equal0~5 , divfreq|Equal0~5, Mod_Teste, 1
instance = comp, \divfreq|count[20] , divfreq|count[20], Mod_Teste, 1
instance = comp, \divfreq|count[21] , divfreq|count[21], Mod_Teste, 1
instance = comp, \divfreq|count[22] , divfreq|count[22], Mod_Teste, 1
instance = comp, \divfreq|count[23] , divfreq|count[23], Mod_Teste, 1
instance = comp, \divfreq|Equal0~6 , divfreq|Equal0~6, Mod_Teste, 1
instance = comp, \divfreq|count[24] , divfreq|count[24], Mod_Teste, 1
instance = comp, \divfreq|count[25] , divfreq|count[25], Mod_Teste, 1
instance = comp, \divfreq|Equal0~7 , divfreq|Equal0~7, Mod_Teste, 1
instance = comp, \divfreq|Equal0~8 , divfreq|Equal0~8, Mod_Teste, 1
instance = comp, \divfreq|out_100Hz~0 , divfreq|out_100Hz~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[1] , MyLCD|u0|Cont[1], Mod_Teste, 1
instance = comp, \MyLCD|Selector0~0 , MyLCD|Selector0~0, Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[6] , saidaParalela|DataOut[6], Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[4] , saidaParalela|DataOut[4], Mod_Teste, 1
instance = comp, \MyLCD|LessThan13~0 , MyLCD|LessThan13~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan17~0 , MyLCD|LessThan17~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan18~0 , MyLCD|LessThan18~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan5~0 , MyLCD|LessThan5~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan7~0 , MyLCD|LessThan7~0, Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[0] , saidaParalela|DataOut[0], Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~16 , MyLCD|mLCD_DATA[1]~16, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~2 , MyLCD|Mux5~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~3 , MyLCD|Mux5~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~6 , MyLCD|Mux3~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~6 , MyLCD|Mux2~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~8 , MyLCD|Mux2~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~10 , MyLCD|Mux2~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~11 , MyLCD|Mux2~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~18 , MyLCD|Mux2~18, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~5 , MyLCD|Mux1~5, Mod_Teste, 1
instance = comp, \divfreq|count~0 , divfreq|count~0, Mod_Teste, 1
instance = comp, \divfreq|count~1 , divfreq|count~1, Mod_Teste, 1
instance = comp, \divfreq|count~2 , divfreq|count~2, Mod_Teste, 1
instance = comp, \divfreq|count~3 , divfreq|count~3, Mod_Teste, 1
instance = comp, \divfreq|count~4 , divfreq|count~4, Mod_Teste, 1
instance = comp, \divfreq|count~5 , divfreq|count~5, Mod_Teste, 1
instance = comp, \divfreq|count~6 , divfreq|count~6, Mod_Teste, 1
instance = comp, \divfreq|count~7 , divfreq|count~7, Mod_Teste, 1
instance = comp, \saidaParalela|Equal0~1 , saidaParalela|Equal0~1, Mod_Teste, 1
instance = comp, \saidaParalela|wren~1 , saidaParalela|wren~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector7~0 , MyLCD|u0|Selector7~0, Mod_Teste, 1
instance = comp, \MyLCD|Selector2~0 , MyLCD|Selector2~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~15 , MyLCD|Mux5~15, Mod_Teste, 1
instance = comp, \SW[1]~I , SW[1], Mod_Teste, 1
instance = comp, \SW[0]~I , SW[0], Mod_Teste, 1
instance = comp, \SW[4]~I , SW[4], Mod_Teste, 1
instance = comp, \SW[3]~I , SW[3], Mod_Teste, 1
instance = comp, \SW[2]~I , SW[2], Mod_Teste, 1
instance = comp, \SW[5]~I , SW[5], Mod_Teste, 1
instance = comp, \divfreq|out_100Hz~clkctrl , divfreq|out_100Hz~clkctrl, Mod_Teste, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Mod_Teste, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[0]~6 , MyLCD|LUT_INDEX[0]~6, Mod_Teste, 1
instance = comp, \~GND , ~GND, Mod_Teste, 1
instance = comp, \KEY[0]~I , KEY[0], Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~0 , MyLCD|LessThan1~0, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[1]~8 , MyLCD|LUT_INDEX[1]~8, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[0]~18 , MyLCD|mDLY[0]~18, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[0] , MyLCD|mDLY[0], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[1]~20 , MyLCD|mDLY[1]~20, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[2]~22 , MyLCD|mDLY[2]~22, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[2] , MyLCD|mDLY[2], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[4]~26 , MyLCD|mDLY[4]~26, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[4] , MyLCD|mDLY[4], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[5]~28 , MyLCD|mDLY[5]~28, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[6]~30 , MyLCD|mDLY[6]~30, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[6] , MyLCD|mDLY[6], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[7]~32 , MyLCD|mDLY[7]~32, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[7] , MyLCD|mDLY[7], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[8]~34 , MyLCD|mDLY[8]~34, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[8] , MyLCD|mDLY[8], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[9]~36 , MyLCD|mDLY[9]~36, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[9] , MyLCD|mDLY[9], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[10]~38 , MyLCD|mDLY[10]~38, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[10] , MyLCD|mDLY[10], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~2 , MyLCD|LessThan0~2, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[11]~40 , MyLCD|mDLY[11]~40, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[11] , MyLCD|mDLY[11], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[13]~44 , MyLCD|mDLY[13]~44, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[13] , MyLCD|mDLY[13], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[14]~46 , MyLCD|mDLY[14]~46, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[16] , MyLCD|mDLY[16], Mod_Teste, 1
instance = comp, \MyLCD|mDLY[14] , MyLCD|mDLY[14], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~3 , MyLCD|LessThan0~3, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~4 , MyLCD|LessThan0~4, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[1] , MyLCD|mDLY[1], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~0 , MyLCD|LessThan0~0, Mod_Teste, 1
instance = comp, \MyLCD|mDLY[5] , MyLCD|mDLY[5], Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~1 , MyLCD|LessThan0~1, Mod_Teste, 1
instance = comp, \MyLCD|LessThan0~5 , MyLCD|LessThan0~5, Mod_Teste, 1
instance = comp, \MyLCD|Selector2~1 , MyLCD|Selector2~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000001 , MyLCD|mLCD_ST.000001, Mod_Teste, 1
instance = comp, \MyLCD|Selector0~1 , MyLCD|Selector0~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_Start , MyLCD|mLCD_Start, Mod_Teste, 1
instance = comp, \MyLCD|u0|preStart , MyLCD|u0|preStart, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone~0 , MyLCD|u0|oDone~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.00~0 , MyLCD|u0|ST.00~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.00 , MyLCD|u0|ST.00, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.01~0 , MyLCD|u0|ST.01~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.01 , MyLCD|u0|ST.01, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector2~0 , MyLCD|u0|Selector2~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.10 , MyLCD|u0|ST.10, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector2~1 , MyLCD|u0|Selector2~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector5~0 , MyLCD|u0|Selector5~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector5~1 , MyLCD|u0|Selector5~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[3] , MyLCD|u0|Cont[3], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector6~0 , MyLCD|u0|Selector6~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[2] , MyLCD|u0|Cont[2], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector8~0 , MyLCD|u0|Selector8~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[0] , MyLCD|u0|Cont[0], Mod_Teste, 1
instance = comp, \MyLCD|u0|Add0~8 , MyLCD|u0|Add0~8, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector4~0 , MyLCD|u0|Selector4~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector4~1 , MyLCD|u0|Selector4~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|Cont[4] , MyLCD|u0|Cont[4], Mod_Teste, 1
instance = comp, \MyLCD|u0|ST~14 , MyLCD|u0|ST~14, Mod_Teste, 1
instance = comp, \MyLCD|u0|ST.11 , MyLCD|u0|ST.11, Mod_Teste, 1
instance = comp, \MyLCD|u0|mStart~0 , MyLCD|u0|mStart~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|mStart , MyLCD|u0|mStart, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone~1 , MyLCD|u0|oDone~1, Mod_Teste, 1
instance = comp, \MyLCD|u0|oDone , MyLCD|u0|oDone, Mod_Teste, 1
instance = comp, \MyLCD|Selector3~0 , MyLCD|Selector3~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000010 , MyLCD|mLCD_ST.000010, Mod_Teste, 1
instance = comp, \MyLCD|Selector4~0 , MyLCD|Selector4~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000011 , MyLCD|mLCD_ST.000011, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[1] , MyLCD|LUT_INDEX[1], Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~1 , MyLCD|LessThan1~1, Mod_Teste, 1
instance = comp, \MyLCD|LessThan1~2 , MyLCD|LessThan1~2, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[0] , MyLCD|LUT_INDEX[0], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[2]~10 , MyLCD|LUT_INDEX[2]~10, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[2] , MyLCD|LUT_INDEX[2], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[3]~12 , MyLCD|LUT_INDEX[3]~12, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[3] , MyLCD|LUT_INDEX[3], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[4]~14 , MyLCD|LUT_INDEX[4]~14, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[4] , MyLCD|LUT_INDEX[4], Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[5]~16 , MyLCD|LUT_INDEX[5]~16, Mod_Teste, 1
instance = comp, \MyLCD|LUT_INDEX[5] , MyLCD|LUT_INDEX[5], Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~18 , MyLCD|mLCD_DATA[1]~18, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~19 , MyLCD|mLCD_DATA[1]~19, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~15 , MyLCD|Mux6~15, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~3 , MyLCD|mLCD_DATA[1]~3, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~2 , MyLCD|mLCD_DATA[1]~2, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~20 , MyLCD|mLCD_DATA[1]~20, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~4 , MyLCD|mLCD_DATA[1]~4, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~5 , MyLCD|mLCD_DATA[1]~5, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~17 , MyLCD|mLCD_DATA[1]~17, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~6 , MyLCD|mLCD_DATA[1]~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~14 , MyLCD|Mux6~14, Mod_Teste, 1
instance = comp, \KEY[2]~I , KEY[2], Mod_Teste, 1
instance = comp, \banco|regs[2][3]~feeder , banco|regs[2][3]~feeder, Mod_Teste, 1
instance = comp, \SW[6]~I , SW[6], Mod_Teste, 1
instance = comp, \udc|Selector13~0 , udc|Selector13~0, Mod_Teste, 1
instance = comp, \somador|Add0~0 , somador|Add0~0, Mod_Teste, 1
instance = comp, \somador|Add0~2 , somador|Add0~2, Mod_Teste, 1
instance = comp, \somador|Add0~4 , somador|Add0~4, Mod_Teste, 1
instance = comp, \somador|Add0~6 , somador|Add0~6, Mod_Teste, 1
instance = comp, \somador|Add0~10 , somador|Add0~10, Mod_Teste, 1
instance = comp, \somador|Add0~12 , somador|Add0~12, Mod_Teste, 1
instance = comp, \somador|Add0~14 , somador|Add0~14, Mod_Teste, 1
instance = comp, \adderBranch|sum[0]~0 , adderBranch|sum[0]~0, Mod_Teste, 1
instance = comp, \adderBranch|sum[2]~4 , adderBranch|sum[2]~4, Mod_Teste, 1
instance = comp, \adderBranch|sum[4]~8 , adderBranch|sum[4]~8, Mod_Teste, 1
instance = comp, \adderBranch|sum[7]~14 , adderBranch|sum[7]~14, Mod_Teste, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a26 , rom|altsyncram_component|auto_generated|ram_block1a26, Mod_Teste, 1
instance = comp, \udc|Decoder1~0 , udc|Decoder1~0, Mod_Teste, 1
instance = comp, \udc|Decoder1~2 , udc|Decoder1~2, Mod_Teste, 1
instance = comp, \udc|Decoder1~2clkctrl , udc|Decoder1~2clkctrl, Mod_Teste, 1
instance = comp, \udc|Selector11~0 , udc|Selector11~0, Mod_Teste, 1
instance = comp, \udc|Selector11~1 , udc|Selector11~1, Mod_Teste, 1
instance = comp, \udc|Decoder1~3 , udc|Decoder1~3, Mod_Teste, 1
instance = comp, \udc|Selector11~2 , udc|Selector11~2, Mod_Teste, 1
instance = comp, \udc|Selector11~3 , udc|Selector11~3, Mod_Teste, 1
instance = comp, \udc|ULAControl[1] , udc|ULAControl[1], Mod_Teste, 1
instance = comp, \udc|Decoder1~6 , udc|Decoder1~6, Mod_Teste, 1
instance = comp, \udc|Decoder1~7 , udc|Decoder1~7, Mod_Teste, 1
instance = comp, \udc|MemtoReg[1] , udc|MemtoReg[1], Mod_Teste, 1
instance = comp, \udc|Decoder1~1 , udc|Decoder1~1, Mod_Teste, 1
instance = comp, \udc|Selector17~2 , udc|Selector17~2, Mod_Teste, 1
instance = comp, \udc|RegDst[0] , udc|RegDst[0], Mod_Teste, 1
instance = comp, \MuxWR|Mux6~0 , MuxWR|Mux6~0, Mod_Teste, 1
instance = comp, \udc|Selector5~1 , udc|Selector5~1, Mod_Teste, 1
instance = comp, \udc|Selector5~0 , udc|Selector5~0, Mod_Teste, 1
instance = comp, \udc|Selector5~2 , udc|Selector5~2, Mod_Teste, 1
instance = comp, \MuxWR|Mux7~0 , MuxWR|Mux7~0, Mod_Teste, 1
instance = comp, \banco|regs[1][2]~8 , banco|regs[1][2]~8, Mod_Teste, 1
instance = comp, \banco|regs[1][2]~10 , banco|regs[1][2]~10, Mod_Teste, 1
instance = comp, \banco|regs[1][0] , banco|regs[1][0], Mod_Teste, 1
instance = comp, \banco|regs[3][7]~9 , banco|regs[3][7]~9, Mod_Teste, 1
instance = comp, \banco|regs[3][0] , banco|regs[3][0], Mod_Teste, 1
instance = comp, \banco|Mux7~3 , banco|Mux7~3, Mod_Teste, 1
instance = comp, \banco|Mux7~2 , banco|Mux7~2, Mod_Teste, 1
instance = comp, \banco|regs[6][0]~feeder , banco|regs[6][0]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[6][2]~1 , banco|regs[6][2]~1, Mod_Teste, 1
instance = comp, \banco|regs[6][2]~3 , banco|regs[6][2]~3, Mod_Teste, 1
instance = comp, \banco|regs[6][0] , banco|regs[6][0], Mod_Teste, 1
instance = comp, \banco|regs[7][0]~feeder , banco|regs[7][0]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[7][3]~5 , banco|regs[7][3]~5, Mod_Teste, 1
instance = comp, \banco|regs[7][0] , banco|regs[7][0], Mod_Teste, 1
instance = comp, \banco|regs[5][4]~2 , banco|regs[5][4]~2, Mod_Teste, 1
instance = comp, \banco|regs[5][0] , banco|regs[5][0], Mod_Teste, 1
instance = comp, \banco|regs[4][0]~feeder , banco|regs[4][0]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[4][7]~4 , banco|regs[4][7]~4, Mod_Teste, 1
instance = comp, \banco|regs[4][0] , banco|regs[4][0], Mod_Teste, 1
instance = comp, \banco|Mux7~0 , banco|Mux7~0, Mod_Teste, 1
instance = comp, \banco|Mux7~1 , banco|Mux7~1, Mod_Teste, 1
instance = comp, \banco|Mux7~4 , banco|Mux7~4, Mod_Teste, 1
instance = comp, \ula|Add0~3 , ula|Add0~3, Mod_Teste, 1
instance = comp, \ula|Add0~4 , ula|Add0~4, Mod_Teste, 1
instance = comp, \udc|WideOr7~0 , udc|WideOr7~0, Mod_Teste, 1
instance = comp, \udc|WideOr7~1 , udc|WideOr7~1, Mod_Teste, 1
instance = comp, \udc|ULASrc , udc|ULASrc, Mod_Teste, 1
instance = comp, \muxULASrc|out[0]~7 , muxULASrc|out[0]~7, Mod_Teste, 1
instance = comp, \ula|Mux7~0 , ula|Mux7~0, Mod_Teste, 1
instance = comp, \SW[7]~I , SW[7], Mod_Teste, 1
instance = comp, \MuxDDest|Mux0~1 , MuxDDest|Mux0~1, Mod_Teste, 1
instance = comp, \banco|regs[2][7]~feeder , banco|regs[2][7]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[2][7] , banco|regs[2][7], Mod_Teste, 1
instance = comp, \banco|Mux8~2 , banco|Mux8~2, Mod_Teste, 1
instance = comp, \banco|regs[3][7] , banco|regs[3][7], Mod_Teste, 1
instance = comp, \banco|Mux8~3 , banco|Mux8~3, Mod_Teste, 1
instance = comp, \banco|regs[4][7] , banco|regs[4][7], Mod_Teste, 1
instance = comp, \banco|regs[6][7] , banco|regs[6][7], Mod_Teste, 1
instance = comp, \banco|Mux8~0 , banco|Mux8~0, Mod_Teste, 1
instance = comp, \banco|regs[5][7] , banco|regs[5][7], Mod_Teste, 1
instance = comp, \banco|Mux8~1 , banco|Mux8~1, Mod_Teste, 1
instance = comp, \banco|Mux8~4 , banco|Mux8~4, Mod_Teste, 1
instance = comp, \muxULASrc|out[7]~3 , muxULASrc|out[7]~3, Mod_Teste, 1
instance = comp, \ula|Mux5~0 , ula|Mux5~0, Mod_Teste, 1
instance = comp, \ula|Add0~17 , ula|Add0~17, Mod_Teste, 1
instance = comp, \banco|Mux12~2 , banco|Mux12~2, Mod_Teste, 1
instance = comp, \banco|regs[1][3] , banco|regs[1][3], Mod_Teste, 1
instance = comp, \banco|Mux12~3 , banco|Mux12~3, Mod_Teste, 1
instance = comp, \banco|regs[5][3] , banco|regs[5][3], Mod_Teste, 1
instance = comp, \banco|regs[4][3] , banco|regs[4][3], Mod_Teste, 1
instance = comp, \banco|regs[6][3]~feeder , banco|regs[6][3]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[6][3] , banco|regs[6][3], Mod_Teste, 1
instance = comp, \banco|Mux12~0 , banco|Mux12~0, Mod_Teste, 1
instance = comp, \banco|Mux12~1 , banco|Mux12~1, Mod_Teste, 1
instance = comp, \banco|Mux12~4 , banco|Mux12~4, Mod_Teste, 1
instance = comp, \ula|ULAResult~2 , ula|ULAResult~2, Mod_Teste, 1
instance = comp, \ula|Add0~10 , ula|Add0~10, Mod_Teste, 1
instance = comp, \ula|Add0~0 , ula|Add0~0, Mod_Teste, 1
instance = comp, \ula|Add0~6 , ula|Add0~6, Mod_Teste, 1
instance = comp, \ula|Add0~11 , ula|Add0~11, Mod_Teste, 1
instance = comp, \ula|Add0~13 , ula|Add0~13, Mod_Teste, 1
instance = comp, \ula|Mux4~0 , ula|Mux4~0, Mod_Teste, 1
instance = comp, \ula|Mux4 , ula|Mux4, Mod_Teste, 1
instance = comp, \banco|Mux11~2 , banco|Mux11~2, Mod_Teste, 1
instance = comp, \banco|regs[3][4] , banco|regs[3][4], Mod_Teste, 1
instance = comp, \banco|regs[1][4] , banco|regs[1][4], Mod_Teste, 1
instance = comp, \banco|Mux11~3 , banco|Mux11~3, Mod_Teste, 1
instance = comp, \banco|regs[7][4] , banco|regs[7][4], Mod_Teste, 1
instance = comp, \banco|regs[6][4] , banco|regs[6][4], Mod_Teste, 1
instance = comp, \banco|regs[5][4] , banco|regs[5][4], Mod_Teste, 1
instance = comp, \banco|regs[4][4] , banco|regs[4][4], Mod_Teste, 1
instance = comp, \banco|Mux11~0 , banco|Mux11~0, Mod_Teste, 1
instance = comp, \banco|Mux11~1 , banco|Mux11~1, Mod_Teste, 1
instance = comp, \banco|Mux11~4 , banco|Mux11~4, Mod_Teste, 1
instance = comp, \muxULASrc|out[4]~1 , muxULASrc|out[4]~1, Mod_Teste, 1
instance = comp, \udc|WideOr2~0 , udc|WideOr2~0, Mod_Teste, 1
instance = comp, \udc|Selector9~2 , udc|Selector9~2, Mod_Teste, 1
instance = comp, \udc|ULAControl[0] , udc|ULAControl[0], Mod_Teste, 1
instance = comp, \ula|Mux5~1 , ula|Mux5~1, Mod_Teste, 1
instance = comp, \ula|Add0~15 , ula|Add0~15, Mod_Teste, 1
instance = comp, \ula|Mux3~0 , ula|Mux3~0, Mod_Teste, 1
instance = comp, \ula|Mux3 , ula|Mux3, Mod_Teste, 1
instance = comp, \ula|Add0~20 , ula|Add0~20, Mod_Teste, 1
instance = comp, \banco|regs[1][6]~feeder , banco|regs[1][6]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[1][6] , banco|regs[1][6], Mod_Teste, 1
instance = comp, \banco|Mux9~3 , banco|Mux9~3, Mod_Teste, 1
instance = comp, \banco|regs[2][6]~feeder , banco|regs[2][6]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[2][6] , banco|regs[2][6], Mod_Teste, 1
instance = comp, \banco|Mux9~2 , banco|Mux9~2, Mod_Teste, 1
instance = comp, \banco|regs[7][6] , banco|regs[7][6], Mod_Teste, 1
instance = comp, \banco|regs[5][6] , banco|regs[5][6], Mod_Teste, 1
instance = comp, \banco|regs[4][6] , banco|regs[4][6], Mod_Teste, 1
instance = comp, \banco|Mux9~0 , banco|Mux9~0, Mod_Teste, 1
instance = comp, \banco|Mux9~1 , banco|Mux9~1, Mod_Teste, 1
instance = comp, \banco|Mux9~4 , banco|Mux9~4, Mod_Teste, 1
instance = comp, \MuxDDest|Mux2~0 , MuxDDest|Mux2~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux2 , MuxDDest|Mux2, Mod_Teste, 1
instance = comp, \banco|regs~17 , banco|regs~17, Mod_Teste, 1
instance = comp, \banco|regs[2][5] , banco|regs[2][5], Mod_Teste, 1
instance = comp, \banco|Mux10~2 , banco|Mux10~2, Mod_Teste, 1
instance = comp, \banco|regs[1][5]~feeder , banco|regs[1][5]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[1][5] , banco|regs[1][5], Mod_Teste, 1
instance = comp, \banco|Mux10~3 , banco|Mux10~3, Mod_Teste, 1
instance = comp, \banco|regs[7][5] , banco|regs[7][5], Mod_Teste, 1
instance = comp, \banco|regs[4][5] , banco|regs[4][5], Mod_Teste, 1
instance = comp, \banco|regs[6][5] , banco|regs[6][5], Mod_Teste, 1
instance = comp, \banco|Mux10~0 , banco|Mux10~0, Mod_Teste, 1
instance = comp, \banco|Mux10~1 , banco|Mux10~1, Mod_Teste, 1
instance = comp, \banco|Mux10~4 , banco|Mux10~4, Mod_Teste, 1
instance = comp, \ula|ULAResult~5 , ula|ULAResult~5, Mod_Teste, 1
instance = comp, \ula|Mux2~0 , ula|Mux2~0, Mod_Teste, 1
instance = comp, \ula|Mux2 , ula|Mux2, Mod_Teste, 1
instance = comp, \MuxDDest|Mux5~0 , MuxDDest|Mux5~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux5 , MuxDDest|Mux5, Mod_Teste, 1
instance = comp, \banco|regs~14 , banco|regs~14, Mod_Teste, 1
instance = comp, \banco|regs[3][2] , banco|regs[3][2], Mod_Teste, 1
instance = comp, \banco|regs[1][2] , banco|regs[1][2], Mod_Teste, 1
instance = comp, \banco|Mux13~3 , banco|Mux13~3, Mod_Teste, 1
instance = comp, \banco|regs[7][2] , banco|regs[7][2], Mod_Teste, 1
instance = comp, \banco|regs[4][2]~feeder , banco|regs[4][2]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[4][2] , banco|regs[4][2], Mod_Teste, 1
instance = comp, \banco|Mux13~0 , banco|Mux13~0, Mod_Teste, 1
instance = comp, \banco|Mux13~1 , banco|Mux13~1, Mod_Teste, 1
instance = comp, \banco|Mux13~4 , banco|Mux13~4, Mod_Teste, 1
instance = comp, \muxULASrc|out[2]~6 , muxULASrc|out[2]~6, Mod_Teste, 1
instance = comp, \ula|Mux5~3 , ula|Mux5~3, Mod_Teste, 1
instance = comp, \ula|Mux5 , ula|Mux5, Mod_Teste, 1
instance = comp, \MuxDDest|Mux6~0 , MuxDDest|Mux6~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux6 , MuxDDest|Mux6, Mod_Teste, 1
instance = comp, \banco|regs~0 , banco|regs~0, Mod_Teste, 1
instance = comp, \banco|regs[2][1]~feeder , banco|regs[2][1]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[2][1] , banco|regs[2][1], Mod_Teste, 1
instance = comp, \banco|Mux14~2 , banco|Mux14~2, Mod_Teste, 1
instance = comp, \banco|regs[7][1]~feeder , banco|regs[7][1]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[7][1] , banco|regs[7][1], Mod_Teste, 1
instance = comp, \banco|regs[4][1] , banco|regs[4][1], Mod_Teste, 1
instance = comp, \banco|regs[6][1]~feeder , banco|regs[6][1]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[6][1] , banco|regs[6][1], Mod_Teste, 1
instance = comp, \banco|Mux14~0 , banco|Mux14~0, Mod_Teste, 1
instance = comp, \banco|Mux14~1 , banco|Mux14~1, Mod_Teste, 1
instance = comp, \banco|regs[3][1]~feeder , banco|regs[3][1]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[3][1] , banco|regs[3][1], Mod_Teste, 1
instance = comp, \banco|Mux14~3 , banco|Mux14~3, Mod_Teste, 1
instance = comp, \banco|Mux14~4 , banco|Mux14~4, Mod_Teste, 1
instance = comp, \ula|ULAResult~0 , ula|ULAResult~0, Mod_Teste, 1
instance = comp, \ula|Mux6~0 , ula|Mux6~0, Mod_Teste, 1
instance = comp, \ula|Mux6 , ula|Mux6, Mod_Teste, 1
instance = comp, \MuxDDest|Mux3~0 , MuxDDest|Mux3~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux3 , MuxDDest|Mux3, Mod_Teste, 1
instance = comp, \banco|regs~12 , banco|regs~12, Mod_Teste, 1
instance = comp, \banco|regs[2][4] , banco|regs[2][4], Mod_Teste, 1
instance = comp, \banco|Mux3~2 , banco|Mux3~2, Mod_Teste, 1
instance = comp, \banco|Mux3~0 , banco|Mux3~0, Mod_Teste, 1
instance = comp, \banco|Mux3~1 , banco|Mux3~1, Mod_Teste, 1
instance = comp, \banco|Mux3~4 , banco|Mux3~4, Mod_Teste, 1
instance = comp, \ula|Add0~22 , ula|Add0~22, Mod_Teste, 1
instance = comp, \ula|Add0~24 , ula|Add0~24, Mod_Teste, 1
instance = comp, \ula|ULAResult~3 , ula|ULAResult~3, Mod_Teste, 1
instance = comp, \ula|Mux0~0 , ula|Mux0~0, Mod_Teste, 1
instance = comp, \ula|Mux0 , ula|Mux0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux0~2 , MuxDDest|Mux0~2, Mod_Teste, 1
instance = comp, \MuxDDest|Mux0 , MuxDDest|Mux0, Mod_Teste, 1
instance = comp, \banco|regs~15 , banco|regs~15, Mod_Teste, 1
instance = comp, \banco|regs[7][7] , banco|regs[7][7], Mod_Teste, 1
instance = comp, \banco|Mux0~0 , banco|Mux0~0, Mod_Teste, 1
instance = comp, \banco|Mux0~1 , banco|Mux0~1, Mod_Teste, 1
instance = comp, \banco|regs[1][7] , banco|regs[1][7], Mod_Teste, 1
instance = comp, \banco|Mux0~3 , banco|Mux0~3, Mod_Teste, 1
instance = comp, \banco|Mux0~4 , banco|Mux0~4, Mod_Teste, 1
instance = comp, \muxULASrc|out[6]~4 , muxULASrc|out[6]~4, Mod_Teste, 1
instance = comp, \muxULASrc|out[3]~2 , muxULASrc|out[3]~2, Mod_Teste, 1
instance = comp, \ula|LessThan0~1 , ula|LessThan0~1, Mod_Teste, 1
instance = comp, \ula|LessThan0~3 , ula|LessThan0~3, Mod_Teste, 1
instance = comp, \ula|LessThan0~5 , ula|LessThan0~5, Mod_Teste, 1
instance = comp, \ula|LessThan0~7 , ula|LessThan0~7, Mod_Teste, 1
instance = comp, \ula|LessThan0~9 , ula|LessThan0~9, Mod_Teste, 1
instance = comp, \ula|LessThan0~11 , ula|LessThan0~11, Mod_Teste, 1
instance = comp, \ula|LessThan0~13 , ula|LessThan0~13, Mod_Teste, 1
instance = comp, \ula|LessThan0~14 , ula|LessThan0~14, Mod_Teste, 1
instance = comp, \ula|Mux7~1 , ula|Mux7~1, Mod_Teste, 1
instance = comp, \ula|Mux7~2 , ula|Mux7~2, Mod_Teste, 1
instance = comp, \udc|Decoder1~5 , udc|Decoder1~5, Mod_Teste, 1
instance = comp, \udc|Branch , udc|Branch, Mod_Teste, 1
instance = comp, \pc|PC[0]~3 , pc|PC[0]~3, Mod_Teste, 1
instance = comp, \pc|PC[0]~2 , pc|PC[0]~2, Mod_Teste, 1
instance = comp, \pc|PC[0]~4 , pc|PC[0]~4, Mod_Teste, 1
instance = comp, \pc|PC~19 , pc|PC~19, Mod_Teste, 1
instance = comp, \pc|PC~20 , pc|PC~20, Mod_Teste, 1
instance = comp, \pc|PC[7] , pc|PC[7], Mod_Teste, 1
instance = comp, \udc|Decoder1~4 , udc|Decoder1~4, Mod_Teste, 1
instance = comp, \udc|Selector13~2 , udc|Selector13~2, Mod_Teste, 1
instance = comp, \udc|ULAControl[2] , udc|ULAControl[2], Mod_Teste, 1
instance = comp, \ula|Mux5~2 , ula|Mux5~2, Mod_Teste, 1
instance = comp, \ula|ULAResult~4 , ula|ULAResult~4, Mod_Teste, 1
instance = comp, \ula|Mux1~0 , ula|Mux1~0, Mod_Teste, 1
instance = comp, \ula|Mux1 , ula|Mux1, Mod_Teste, 1
instance = comp, \MuxDDest|Mux1~0 , MuxDDest|Mux1~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux1 , MuxDDest|Mux1, Mod_Teste, 1
instance = comp, \banco|regs~16 , banco|regs~16, Mod_Teste, 1
instance = comp, \banco|regs[6][6] , banco|regs[6][6], Mod_Teste, 1
instance = comp, \banco|Mux1~0 , banco|Mux1~0, Mod_Teste, 1
instance = comp, \banco|Mux1~1 , banco|Mux1~1, Mod_Teste, 1
instance = comp, \banco|regs[3][6] , banco|regs[3][6], Mod_Teste, 1
instance = comp, \banco|Mux1~3 , banco|Mux1~3, Mod_Teste, 1
instance = comp, \banco|Mux1~2 , banco|Mux1~2, Mod_Teste, 1
instance = comp, \banco|Mux1~4 , banco|Mux1~4, Mod_Teste, 1
instance = comp, \pc|PC~17 , pc|PC~17, Mod_Teste, 1
instance = comp, \pc|PC~18 , pc|PC~18, Mod_Teste, 1
instance = comp, \pc|PC[6] , pc|PC[6], Mod_Teste, 1
instance = comp, \banco|Mux2~3 , banco|Mux2~3, Mod_Teste, 1
instance = comp, \banco|Mux2~2 , banco|Mux2~2, Mod_Teste, 1
instance = comp, \banco|Mux2~0 , banco|Mux2~0, Mod_Teste, 1
instance = comp, \banco|Mux2~1 , banco|Mux2~1, Mod_Teste, 1
instance = comp, \banco|Mux2~4 , banco|Mux2~4, Mod_Teste, 1
instance = comp, \pc|PC~15 , pc|PC~15, Mod_Teste, 1
instance = comp, \pc|PC~16 , pc|PC~16, Mod_Teste, 1
instance = comp, \pc|PC[5] , pc|PC[5], Mod_Teste, 1
instance = comp, \pc|PC~13 , pc|PC~13, Mod_Teste, 1
instance = comp, \pc|PC~14 , pc|PC~14, Mod_Teste, 1
instance = comp, \pc|PC[4] , pc|PC[4], Mod_Teste, 1
instance = comp, \MuxWR|Mux5~0 , MuxWR|Mux5~0, Mod_Teste, 1
instance = comp, \banco|regs[2][3]~6 , banco|regs[2][3]~6, Mod_Teste, 1
instance = comp, \banco|regs[2][3]~7 , banco|regs[2][3]~7, Mod_Teste, 1
instance = comp, \banco|regs[2][3] , banco|regs[2][3], Mod_Teste, 1
instance = comp, \banco|Mux4~2 , banco|Mux4~2, Mod_Teste, 1
instance = comp, \banco|Mux4~0 , banco|Mux4~0, Mod_Teste, 1
instance = comp, \banco|Mux4~1 , banco|Mux4~1, Mod_Teste, 1
instance = comp, \banco|regs[3][3] , banco|regs[3][3], Mod_Teste, 1
instance = comp, \banco|Mux4~3 , banco|Mux4~3, Mod_Teste, 1
instance = comp, \banco|Mux4~4 , banco|Mux4~4, Mod_Teste, 1
instance = comp, \pc|PC~11 , pc|PC~11, Mod_Teste, 1
instance = comp, \pc|PC~12 , pc|PC~12, Mod_Teste, 1
instance = comp, \pc|PC[3] , pc|PC[3], Mod_Teste, 1
instance = comp, \banco|Mux5~3 , banco|Mux5~3, Mod_Teste, 1
instance = comp, \banco|regs[5][2] , banco|regs[5][2], Mod_Teste, 1
instance = comp, \banco|Mux5~0 , banco|Mux5~0, Mod_Teste, 1
instance = comp, \banco|Mux5~1 , banco|Mux5~1, Mod_Teste, 1
instance = comp, \banco|Mux5~4 , banco|Mux5~4, Mod_Teste, 1
instance = comp, \pc|PC~9 , pc|PC~9, Mod_Teste, 1
instance = comp, \pc|PC~10 , pc|PC~10, Mod_Teste, 1
instance = comp, \pc|PC[2] , pc|PC[2], Mod_Teste, 1
instance = comp, \banco|regs[5][1] , banco|regs[5][1], Mod_Teste, 1
instance = comp, \banco|Mux6~0 , banco|Mux6~0, Mod_Teste, 1
instance = comp, \banco|Mux6~1 , banco|Mux6~1, Mod_Teste, 1
instance = comp, \banco|Mux6~2 , banco|Mux6~2, Mod_Teste, 1
instance = comp, \banco|regs[1][1]~feeder , banco|regs[1][1]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[1][1] , banco|regs[1][1], Mod_Teste, 1
instance = comp, \banco|Mux6~3 , banco|Mux6~3, Mod_Teste, 1
instance = comp, \banco|Mux6~4 , banco|Mux6~4, Mod_Teste, 1
instance = comp, \pc|PC~7 , pc|PC~7, Mod_Teste, 1
instance = comp, \pc|PC~8 , pc|PC~8, Mod_Teste, 1
instance = comp, \pc|PC[1] , pc|PC[1], Mod_Teste, 1
instance = comp, \udc|Jr~0 , udc|Jr~0, Mod_Teste, 1
instance = comp, \udc|Jr~1 , udc|Jr~1, Mod_Teste, 1
instance = comp, \pc|PC[0]~0 , pc|PC[0]~0, Mod_Teste, 1
instance = comp, \pc|PC~5 , pc|PC~5, Mod_Teste, 1
instance = comp, \pc|PC~6 , pc|PC~6, Mod_Teste, 1
instance = comp, \pc|PC[0] , pc|PC[0], Mod_Teste, 1
instance = comp, \udc|WideOr14~0 , udc|WideOr14~0, Mod_Teste, 1
instance = comp, \udc|WideOr14~1 , udc|WideOr14~1, Mod_Teste, 1
instance = comp, \udc|WideOr14~1clkctrl , udc|WideOr14~1clkctrl, Mod_Teste, 1
instance = comp, \udc|Decoder1~8 , udc|Decoder1~8, Mod_Teste, 1
instance = comp, \udc|MemtoReg[0] , udc|MemtoReg[0], Mod_Teste, 1
instance = comp, \MuxDDest|Mux0~0 , MuxDDest|Mux0~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux7~0 , MuxDDest|Mux7~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux7 , MuxDDest|Mux7, Mod_Teste, 1
instance = comp, \banco|regs~11 , banco|regs~11, Mod_Teste, 1
instance = comp, \banco|regs[2][0]~feeder , banco|regs[2][0]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[2][0] , banco|regs[2][0], Mod_Teste, 1
instance = comp, \banco|Mux15~2 , banco|Mux15~2, Mod_Teste, 1
instance = comp, \banco|Mux15~3 , banco|Mux15~3, Mod_Teste, 1
instance = comp, \banco|Mux15~0 , banco|Mux15~0, Mod_Teste, 1
instance = comp, \banco|Mux15~1 , banco|Mux15~1, Mod_Teste, 1
instance = comp, \banco|Mux15~4 , banco|Mux15~4, Mod_Teste, 1
instance = comp, \MuxDDest|Mux4~0 , MuxDDest|Mux4~0, Mod_Teste, 1
instance = comp, \MuxDDest|Mux4 , MuxDDest|Mux4, Mod_Teste, 1
instance = comp, \banco|regs~13 , banco|regs~13, Mod_Teste, 1
instance = comp, \banco|regs[7][3]~feeder , banco|regs[7][3]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[7][3] , banco|regs[7][3], Mod_Teste, 1
instance = comp, \MyLCD|LessThan20~0 , MyLCD|LessThan20~0, Mod_Teste, 1
instance = comp, \MyLCD|Add20~0 , MyLCD|Add20~0, Mod_Teste, 1
instance = comp, \saidaParalela|wren~0 , saidaParalela|wren~0, Mod_Teste, 1
instance = comp, \saidaParalela|Equal0~0 , saidaParalela|Equal0~0, Mod_Teste, 1
instance = comp, \saidaParalela|always1~0 , saidaParalela|always1~0, Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[5] , saidaParalela|DataOut[5], Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[7] , saidaParalela|DataOut[7], Mod_Teste, 1
instance = comp, \MyLCD|LessThan21~0 , MyLCD|LessThan21~0, Mod_Teste, 1
instance = comp, \MyLCD|Add21~0 , MyLCD|Add21~0, Mod_Teste, 1
instance = comp, \MyLCD|LessThan19~0 , MyLCD|LessThan19~0, Mod_Teste, 1
instance = comp, \MyLCD|Add19~0 , MyLCD|Add19~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~9 , MyLCD|mLCD_DATA[1]~9, Mod_Teste, 1
instance = comp, \MyLCD|Add5~0 , MyLCD|Add5~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~14 , MyLCD|mLCD_DATA[1]~14, Mod_Teste, 1
instance = comp, \MyLCD|Add7~0 , MyLCD|Add7~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~15 , MyLCD|mLCD_DATA[1]~15, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~8 , MyLCD|Mux6~8, Mod_Teste, 1
instance = comp, \MyLCD|LessThan4~0 , MyLCD|LessThan4~0, Mod_Teste, 1
instance = comp, \MyLCD|Add4~0 , MyLCD|Add4~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~13 , MyLCD|mLCD_DATA[1]~13, Mod_Teste, 1
instance = comp, \MyLCD|Add6~0 , MyLCD|Add6~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~6 , MyLCD|Mux6~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~7 , MyLCD|Mux6~7, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~9 , MyLCD|Mux6~9, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~7 , MyLCD|mLCD_DATA[1]~7, Mod_Teste, 1
instance = comp, \MyLCD|LessThan15~0 , MyLCD|LessThan15~0, Mod_Teste, 1
instance = comp, \MyLCD|Add15~0 , MyLCD|Add15~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~10 , MyLCD|mLCD_DATA[1]~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~4 , MyLCD|Mux6~4, Mod_Teste, 1
instance = comp, \MyLCD|Add18~0 , MyLCD|Add18~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~5 , MyLCD|Mux6~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~10 , MyLCD|Mux6~10, Mod_Teste, 1
instance = comp, \MyLCD|LessThan11~0 , MyLCD|LessThan11~0, Mod_Teste, 1
instance = comp, \MyLCD|Add11~0 , MyLCD|Add11~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~8 , MyLCD|mLCD_DATA[1]~8, Mod_Teste, 1
instance = comp, \MyLCD|Add13~0 , MyLCD|Add13~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~2 , MyLCD|Mux6~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~3 , MyLCD|Mux6~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~17 , MyLCD|Mux6~17, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~11 , MyLCD|Mux6~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~12 , MyLCD|Mux6~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~13 , MyLCD|Mux6~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux6~16 , MyLCD|Mux6~16, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000000~0 , MyLCD|mLCD_ST.000000~0, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_ST.000000 , MyLCD|mLCD_ST.000000, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[0] , MyLCD|mLCD_DATA[0], Mod_Teste, 1
instance = comp, \MyLCD|LessThan9~0 , MyLCD|LessThan9~0, Mod_Teste, 1
instance = comp, \MyLCD|Add9~2 , MyLCD|Add9~2, Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[1] , saidaParalela|DataOut[1], Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[3] , saidaParalela|DataOut[3], Mod_Teste, 1
instance = comp, \saidaParalela|DataOut[2] , saidaParalela|DataOut[2], Mod_Teste, 1
instance = comp, \MyLCD|LessThan22~0 , MyLCD|LessThan22~0, Mod_Teste, 1
instance = comp, \MyLCD|Add22~2 , MyLCD|Add22~2, Mod_Teste, 1
instance = comp, \MyLCD|Add19~2 , MyLCD|Add19~2, Mod_Teste, 1
instance = comp, \banco|regs[3][5] , banco|regs[3][5], Mod_Teste, 1
instance = comp, \MyLCD|LessThan8~0 , MyLCD|LessThan8~0, Mod_Teste, 1
instance = comp, \MyLCD|Add8~2 , MyLCD|Add8~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~8 , MyLCD|Mux5~8, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~12 , MyLCD|mLCD_DATA[1]~12, Mod_Teste, 1
instance = comp, \MyLCD|Add5~2 , MyLCD|Add5~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~7 , MyLCD|Mux5~7, Mod_Teste, 1
instance = comp, \MyLCD|LessThan6~0 , MyLCD|LessThan6~0, Mod_Teste, 1
instance = comp, \MyLCD|Add6~2 , MyLCD|Add6~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~6 , MyLCD|Mux5~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~9 , MyLCD|Mux5~9, Mod_Teste, 1
instance = comp, \MyLCD|Add17~2 , MyLCD|Add17~2, Mod_Teste, 1
instance = comp, \MyLCD|Add18~2 , MyLCD|Add18~2, Mod_Teste, 1
instance = comp, \MyLCD|Add15~2 , MyLCD|Add15~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~4 , MyLCD|Mux5~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~5 , MyLCD|Mux5~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~10 , MyLCD|Mux5~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~11 , MyLCD|Mux5~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~12 , MyLCD|Mux5~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~13 , MyLCD|Mux5~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux5~14 , MyLCD|Mux5~14, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1] , MyLCD|mLCD_DATA[1], Mod_Teste, 1
instance = comp, \MyLCD|Add22~4 , MyLCD|Add22~4, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[1]~11 , MyLCD|mLCD_DATA[1]~11, Mod_Teste, 1
instance = comp, \banco|regs[6][2] , banco|regs[6][2], Mod_Teste, 1
instance = comp, \MyLCD|Add18~4 , MyLCD|Add18~4, Mod_Teste, 1
instance = comp, \MyLCD|LessThan16~0 , MyLCD|LessThan16~0, Mod_Teste, 1
instance = comp, \MyLCD|Add16~4 , MyLCD|Add16~4, Mod_Teste, 1
instance = comp, \MyLCD|Add17~4 , MyLCD|Add17~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~2 , MyLCD|Mux4~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~3 , MyLCD|Mux4~3, Mod_Teste, 1
instance = comp, \MyLCD|LessThan14~0 , MyLCD|LessThan14~0, Mod_Teste, 1
instance = comp, \MyLCD|Add14~4 , MyLCD|Add14~4, Mod_Teste, 1
instance = comp, \MyLCD|Add13~4 , MyLCD|Add13~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~4 , MyLCD|Mux4~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~5 , MyLCD|Mux4~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~15 , MyLCD|Mux4~15, Mod_Teste, 1
instance = comp, \MyLCD|Add5~4 , MyLCD|Add5~4, Mod_Teste, 1
instance = comp, \MyLCD|Add6~4 , MyLCD|Add6~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~6 , MyLCD|Mux4~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~7 , MyLCD|Mux4~7, Mod_Teste, 1
instance = comp, \banco|regs[2][2]~feeder , banco|regs[2][2]~feeder, Mod_Teste, 1
instance = comp, \banco|regs[2][2] , banco|regs[2][2], Mod_Teste, 1
instance = comp, \MyLCD|Add7~4 , MyLCD|Add7~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~8 , MyLCD|Mux4~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~9 , MyLCD|Mux4~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~10 , MyLCD|Mux4~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~11 , MyLCD|Mux4~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~12 , MyLCD|Mux4~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~13 , MyLCD|Mux4~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux4~14 , MyLCD|Mux4~14, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[2] , MyLCD|mLCD_DATA[2], Mod_Teste, 1
instance = comp, \MyLCD|Add9~6 , MyLCD|Add9~6, Mod_Teste, 1
instance = comp, \MyLCD|Add22~6 , MyLCD|Add22~6, Mod_Teste, 1
instance = comp, \MyLCD|Add14~6 , MyLCD|Add14~6, Mod_Teste, 1
instance = comp, \MyLCD|Add13~6 , MyLCD|Add13~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~2 , MyLCD|Mux3~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~3 , MyLCD|Mux3~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~15 , MyLCD|Mux3~15, Mod_Teste, 1
instance = comp, \MyLCD|Add4~6 , MyLCD|Add4~6, Mod_Teste, 1
instance = comp, \MyLCD|Add5~6 , MyLCD|Add5~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~7 , MyLCD|Mux3~7, Mod_Teste, 1
instance = comp, \MyLCD|Add8~6 , MyLCD|Add8~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~8 , MyLCD|Mux3~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~9 , MyLCD|Mux3~9, Mod_Teste, 1
instance = comp, \MyLCD|Add18~6 , MyLCD|Add18~6, Mod_Teste, 1
instance = comp, \MyLCD|Add16~6 , MyLCD|Add16~6, Mod_Teste, 1
instance = comp, \MyLCD|Add15~6 , MyLCD|Add15~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~4 , MyLCD|Mux3~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~5 , MyLCD|Mux3~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~10 , MyLCD|Mux3~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~11 , MyLCD|Mux3~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~12 , MyLCD|Mux3~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~13 , MyLCD|Mux3~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux3~14 , MyLCD|Mux3~14, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[3] , MyLCD|mLCD_DATA[3], Mod_Teste, 1
instance = comp, \MyLCD|Add15~8 , MyLCD|Add15~8, Mod_Teste, 1
instance = comp, \MyLCD|Add16~8 , MyLCD|Add16~8, Mod_Teste, 1
instance = comp, \MyLCD|Add11~8 , MyLCD|Add11~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~3 , MyLCD|Mux2~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~4 , MyLCD|Mux2~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~5 , MyLCD|Mux2~5, Mod_Teste, 1
instance = comp, \MyLCD|Add13~8 , MyLCD|Add13~8, Mod_Teste, 1
instance = comp, \MyLCD|Add17~8 , MyLCD|Add17~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~14 , MyLCD|Mux2~14, Mod_Teste, 1
instance = comp, \MyLCD|Add19~8 , MyLCD|Add19~8, Mod_Teste, 1
instance = comp, \MyLCD|Add18~8 , MyLCD|Add18~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~12 , MyLCD|Mux2~12, Mod_Teste, 1
instance = comp, \MyLCD|Add14~8 , MyLCD|Add14~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~13 , MyLCD|Mux2~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~15 , MyLCD|Mux2~15, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~16 , MyLCD|Mux2~16, Mod_Teste, 1
instance = comp, \MyLCD|Add21~8 , MyLCD|Add21~8, Mod_Teste, 1
instance = comp, \MyLCD|Add20~8 , MyLCD|Add20~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~1 , MyLCD|Mux2~1, Mod_Teste, 1
instance = comp, \MyLCD|Add22~8 , MyLCD|Add22~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~0 , MyLCD|Mux2~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~2 , MyLCD|Mux2~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~17 , MyLCD|Mux2~17, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[4] , MyLCD|mLCD_DATA[4], Mod_Teste, 1
instance = comp, \MyLCD|Mux2~19 , MyLCD|Mux2~19, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~20 , MyLCD|Mux2~20, Mod_Teste, 1
instance = comp, \MyLCD|Add8~8 , MyLCD|Add8~8, Mod_Teste, 1
instance = comp, \MyLCD|Add7~8 , MyLCD|Add7~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~7 , MyLCD|Mux2~7, Mod_Teste, 1
instance = comp, \MyLCD|Add4~8 , MyLCD|Add4~8, Mod_Teste, 1
instance = comp, \MyLCD|Add9~8 , MyLCD|Add9~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~0 , MyLCD|Mux1~0, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~1 , MyLCD|Mux1~1, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~2 , MyLCD|Mux1~2, Mod_Teste, 1
instance = comp, \MyLCD|Add6~8 , MyLCD|Add6~8, Mod_Teste, 1
instance = comp, \MyLCD|Add5~8 , MyLCD|Add5~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux2~9 , MyLCD|Mux2~9, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~3 , MyLCD|Mux1~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~4 , MyLCD|Mux1~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux1~6 , MyLCD|Mux1~6, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[5] , MyLCD|mLCD_DATA[5], Mod_Teste, 1
instance = comp, \MyLCD|Mux0~2 , MyLCD|Mux0~2, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~3 , MyLCD|Mux0~3, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~8 , MyLCD|Mux0~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~6 , MyLCD|Mux0~6, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~7 , MyLCD|Mux0~7, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~9 , MyLCD|Mux0~9, Mod_Teste, 1
instance = comp, \MyLCD|LessThan10~0 , MyLCD|LessThan10~0, Mod_Teste, 1
instance = comp, \MyLCD|Add10~8 , MyLCD|Add10~8, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~4 , MyLCD|Mux0~4, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~5 , MyLCD|Mux0~5, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~15 , MyLCD|Mux0~15, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~10 , MyLCD|Mux0~10, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~11 , MyLCD|Mux0~11, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~12 , MyLCD|Mux0~12, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~13 , MyLCD|Mux0~13, Mod_Teste, 1
instance = comp, \MyLCD|Mux0~14 , MyLCD|Mux0~14, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[6] , MyLCD|mLCD_DATA[6], Mod_Teste, 1
instance = comp, \MyLCD|LUT_DATA~0 , MyLCD|LUT_DATA~0, Mod_Teste, 1
instance = comp, \MyLCD|LUT_DATA~1 , MyLCD|LUT_DATA~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_DATA[7] , MyLCD|mLCD_DATA[7], Mod_Teste, 1
instance = comp, \MyLCD|u0|Selector3~0 , MyLCD|u0|Selector3~0, Mod_Teste, 1
instance = comp, \MyLCD|u0|LCD_EN , MyLCD|u0|LCD_EN, Mod_Teste, 1
instance = comp, \MyLCD|WideOr0~0 , MyLCD|WideOr0~0, Mod_Teste, 1
instance = comp, \MyLCD|WideOr0~1 , MyLCD|WideOr0~1, Mod_Teste, 1
instance = comp, \MyLCD|mLCD_RS , MyLCD|mLCD_RS, Mod_Teste, 1
instance = comp, \LCD_DATA[0]~I , LCD_DATA[0], Mod_Teste, 1
instance = comp, \LCD_DATA[1]~I , LCD_DATA[1], Mod_Teste, 1
instance = comp, \LCD_DATA[2]~I , LCD_DATA[2], Mod_Teste, 1
instance = comp, \LCD_DATA[3]~I , LCD_DATA[3], Mod_Teste, 1
instance = comp, \LCD_DATA[4]~I , LCD_DATA[4], Mod_Teste, 1
instance = comp, \LCD_DATA[5]~I , LCD_DATA[5], Mod_Teste, 1
instance = comp, \LCD_DATA[6]~I , LCD_DATA[6], Mod_Teste, 1
instance = comp, \LCD_DATA[7]~I , LCD_DATA[7], Mod_Teste, 1
instance = comp, \GPIO_0[0]~I , GPIO_0[0], Mod_Teste, 1
instance = comp, \GPIO_0[1]~I , GPIO_0[1], Mod_Teste, 1
instance = comp, \GPIO_0[2]~I , GPIO_0[2], Mod_Teste, 1
instance = comp, \GPIO_0[3]~I , GPIO_0[3], Mod_Teste, 1
instance = comp, \GPIO_0[4]~I , GPIO_0[4], Mod_Teste, 1
instance = comp, \GPIO_0[5]~I , GPIO_0[5], Mod_Teste, 1
instance = comp, \GPIO_0[6]~I , GPIO_0[6], Mod_Teste, 1
instance = comp, \GPIO_0[7]~I , GPIO_0[7], Mod_Teste, 1
instance = comp, \GPIO_0[8]~I , GPIO_0[8], Mod_Teste, 1
instance = comp, \GPIO_0[9]~I , GPIO_0[9], Mod_Teste, 1
instance = comp, \GPIO_0[10]~I , GPIO_0[10], Mod_Teste, 1
instance = comp, \GPIO_0[11]~I , GPIO_0[11], Mod_Teste, 1
instance = comp, \GPIO_0[12]~I , GPIO_0[12], Mod_Teste, 1
instance = comp, \GPIO_0[13]~I , GPIO_0[13], Mod_Teste, 1
instance = comp, \GPIO_0[14]~I , GPIO_0[14], Mod_Teste, 1
instance = comp, \GPIO_0[15]~I , GPIO_0[15], Mod_Teste, 1
instance = comp, \GPIO_0[16]~I , GPIO_0[16], Mod_Teste, 1
instance = comp, \GPIO_0[17]~I , GPIO_0[17], Mod_Teste, 1
instance = comp, \GPIO_0[18]~I , GPIO_0[18], Mod_Teste, 1
instance = comp, \GPIO_0[19]~I , GPIO_0[19], Mod_Teste, 1
instance = comp, \GPIO_0[20]~I , GPIO_0[20], Mod_Teste, 1
instance = comp, \GPIO_0[21]~I , GPIO_0[21], Mod_Teste, 1
instance = comp, \GPIO_0[22]~I , GPIO_0[22], Mod_Teste, 1
instance = comp, \GPIO_0[23]~I , GPIO_0[23], Mod_Teste, 1
instance = comp, \GPIO_0[24]~I , GPIO_0[24], Mod_Teste, 1
instance = comp, \GPIO_0[25]~I , GPIO_0[25], Mod_Teste, 1
instance = comp, \GPIO_0[26]~I , GPIO_0[26], Mod_Teste, 1
instance = comp, \GPIO_0[27]~I , GPIO_0[27], Mod_Teste, 1
instance = comp, \GPIO_0[28]~I , GPIO_0[28], Mod_Teste, 1
instance = comp, \GPIO_0[29]~I , GPIO_0[29], Mod_Teste, 1
instance = comp, \GPIO_0[30]~I , GPIO_0[30], Mod_Teste, 1
instance = comp, \GPIO_0[31]~I , GPIO_0[31], Mod_Teste, 1
instance = comp, \GPIO_0[32]~I , GPIO_0[32], Mod_Teste, 1
instance = comp, \GPIO_0[33]~I , GPIO_0[33], Mod_Teste, 1
instance = comp, \GPIO_0[34]~I , GPIO_0[34], Mod_Teste, 1
instance = comp, \GPIO_0[35]~I , GPIO_0[35], Mod_Teste, 1
instance = comp, \GPIO_1[0]~I , GPIO_1[0], Mod_Teste, 1
instance = comp, \GPIO_1[1]~I , GPIO_1[1], Mod_Teste, 1
instance = comp, \GPIO_1[2]~I , GPIO_1[2], Mod_Teste, 1
instance = comp, \GPIO_1[3]~I , GPIO_1[3], Mod_Teste, 1
instance = comp, \GPIO_1[4]~I , GPIO_1[4], Mod_Teste, 1
instance = comp, \GPIO_1[5]~I , GPIO_1[5], Mod_Teste, 1
instance = comp, \GPIO_1[6]~I , GPIO_1[6], Mod_Teste, 1
instance = comp, \GPIO_1[7]~I , GPIO_1[7], Mod_Teste, 1
instance = comp, \GPIO_1[8]~I , GPIO_1[8], Mod_Teste, 1
instance = comp, \GPIO_1[9]~I , GPIO_1[9], Mod_Teste, 1
instance = comp, \GPIO_1[10]~I , GPIO_1[10], Mod_Teste, 1
instance = comp, \GPIO_1[11]~I , GPIO_1[11], Mod_Teste, 1
instance = comp, \GPIO_1[12]~I , GPIO_1[12], Mod_Teste, 1
instance = comp, \GPIO_1[13]~I , GPIO_1[13], Mod_Teste, 1
instance = comp, \GPIO_1[14]~I , GPIO_1[14], Mod_Teste, 1
instance = comp, \GPIO_1[15]~I , GPIO_1[15], Mod_Teste, 1
instance = comp, \GPIO_1[16]~I , GPIO_1[16], Mod_Teste, 1
instance = comp, \GPIO_1[17]~I , GPIO_1[17], Mod_Teste, 1
instance = comp, \GPIO_1[18]~I , GPIO_1[18], Mod_Teste, 1
instance = comp, \GPIO_1[19]~I , GPIO_1[19], Mod_Teste, 1
instance = comp, \GPIO_1[20]~I , GPIO_1[20], Mod_Teste, 1
instance = comp, \GPIO_1[21]~I , GPIO_1[21], Mod_Teste, 1
instance = comp, \GPIO_1[22]~I , GPIO_1[22], Mod_Teste, 1
instance = comp, \GPIO_1[23]~I , GPIO_1[23], Mod_Teste, 1
instance = comp, \GPIO_1[24]~I , GPIO_1[24], Mod_Teste, 1
instance = comp, \GPIO_1[25]~I , GPIO_1[25], Mod_Teste, 1
instance = comp, \GPIO_1[26]~I , GPIO_1[26], Mod_Teste, 1
instance = comp, \GPIO_1[27]~I , GPIO_1[27], Mod_Teste, 1
instance = comp, \GPIO_1[28]~I , GPIO_1[28], Mod_Teste, 1
instance = comp, \GPIO_1[29]~I , GPIO_1[29], Mod_Teste, 1
instance = comp, \GPIO_1[30]~I , GPIO_1[30], Mod_Teste, 1
instance = comp, \GPIO_1[31]~I , GPIO_1[31], Mod_Teste, 1
instance = comp, \GPIO_1[32]~I , GPIO_1[32], Mod_Teste, 1
instance = comp, \GPIO_1[33]~I , GPIO_1[33], Mod_Teste, 1
instance = comp, \GPIO_1[34]~I , GPIO_1[34], Mod_Teste, 1
instance = comp, \GPIO_1[35]~I , GPIO_1[35], Mod_Teste, 1
instance = comp, \CLOCK_27~I , CLOCK_27, Mod_Teste, 1
instance = comp, \KEY[1]~I , KEY[1], Mod_Teste, 1
instance = comp, \KEY[3]~I , KEY[3], Mod_Teste, 1
instance = comp, \SW[8]~I , SW[8], Mod_Teste, 1
instance = comp, \SW[9]~I , SW[9], Mod_Teste, 1
instance = comp, \SW[10]~I , SW[10], Mod_Teste, 1
instance = comp, \SW[11]~I , SW[11], Mod_Teste, 1
instance = comp, \SW[12]~I , SW[12], Mod_Teste, 1
instance = comp, \SW[13]~I , SW[13], Mod_Teste, 1
instance = comp, \SW[14]~I , SW[14], Mod_Teste, 1
instance = comp, \SW[15]~I , SW[15], Mod_Teste, 1
instance = comp, \SW[16]~I , SW[16], Mod_Teste, 1
instance = comp, \SW[17]~I , SW[17], Mod_Teste, 1
instance = comp, \HEX0[6]~I , HEX0[6], Mod_Teste, 1
instance = comp, \HEX0[5]~I , HEX0[5], Mod_Teste, 1
instance = comp, \HEX0[4]~I , HEX0[4], Mod_Teste, 1
instance = comp, \HEX0[3]~I , HEX0[3], Mod_Teste, 1
instance = comp, \HEX0[2]~I , HEX0[2], Mod_Teste, 1
instance = comp, \HEX0[1]~I , HEX0[1], Mod_Teste, 1
instance = comp, \HEX0[0]~I , HEX0[0], Mod_Teste, 1
instance = comp, \HEX1[6]~I , HEX1[6], Mod_Teste, 1
instance = comp, \HEX1[5]~I , HEX1[5], Mod_Teste, 1
instance = comp, \HEX1[4]~I , HEX1[4], Mod_Teste, 1
instance = comp, \HEX1[3]~I , HEX1[3], Mod_Teste, 1
instance = comp, \HEX1[2]~I , HEX1[2], Mod_Teste, 1
instance = comp, \HEX1[1]~I , HEX1[1], Mod_Teste, 1
instance = comp, \HEX1[0]~I , HEX1[0], Mod_Teste, 1
instance = comp, \HEX2[6]~I , HEX2[6], Mod_Teste, 1
instance = comp, \HEX2[5]~I , HEX2[5], Mod_Teste, 1
instance = comp, \HEX2[4]~I , HEX2[4], Mod_Teste, 1
instance = comp, \HEX2[3]~I , HEX2[3], Mod_Teste, 1
instance = comp, \HEX2[2]~I , HEX2[2], Mod_Teste, 1
instance = comp, \HEX2[1]~I , HEX2[1], Mod_Teste, 1
instance = comp, \HEX2[0]~I , HEX2[0], Mod_Teste, 1
instance = comp, \HEX3[6]~I , HEX3[6], Mod_Teste, 1
instance = comp, \HEX3[5]~I , HEX3[5], Mod_Teste, 1
instance = comp, \HEX3[4]~I , HEX3[4], Mod_Teste, 1
instance = comp, \HEX3[3]~I , HEX3[3], Mod_Teste, 1
instance = comp, \HEX3[2]~I , HEX3[2], Mod_Teste, 1
instance = comp, \HEX3[1]~I , HEX3[1], Mod_Teste, 1
instance = comp, \HEX3[0]~I , HEX3[0], Mod_Teste, 1
instance = comp, \HEX4[6]~I , HEX4[6], Mod_Teste, 1
instance = comp, \HEX4[5]~I , HEX4[5], Mod_Teste, 1
instance = comp, \HEX4[4]~I , HEX4[4], Mod_Teste, 1
instance = comp, \HEX4[3]~I , HEX4[3], Mod_Teste, 1
instance = comp, \HEX4[2]~I , HEX4[2], Mod_Teste, 1
instance = comp, \HEX4[1]~I , HEX4[1], Mod_Teste, 1
instance = comp, \HEX4[0]~I , HEX4[0], Mod_Teste, 1
instance = comp, \HEX5[6]~I , HEX5[6], Mod_Teste, 1
instance = comp, \HEX5[5]~I , HEX5[5], Mod_Teste, 1
instance = comp, \HEX5[4]~I , HEX5[4], Mod_Teste, 1
instance = comp, \HEX5[3]~I , HEX5[3], Mod_Teste, 1
instance = comp, \HEX5[2]~I , HEX5[2], Mod_Teste, 1
instance = comp, \HEX5[1]~I , HEX5[1], Mod_Teste, 1
instance = comp, \HEX5[0]~I , HEX5[0], Mod_Teste, 1
instance = comp, \HEX6[6]~I , HEX6[6], Mod_Teste, 1
instance = comp, \HEX6[5]~I , HEX6[5], Mod_Teste, 1
instance = comp, \HEX6[4]~I , HEX6[4], Mod_Teste, 1
instance = comp, \HEX6[3]~I , HEX6[3], Mod_Teste, 1
instance = comp, \HEX6[2]~I , HEX6[2], Mod_Teste, 1
instance = comp, \HEX6[1]~I , HEX6[1], Mod_Teste, 1
instance = comp, \HEX6[0]~I , HEX6[0], Mod_Teste, 1
instance = comp, \HEX7[6]~I , HEX7[6], Mod_Teste, 1
instance = comp, \HEX7[5]~I , HEX7[5], Mod_Teste, 1
instance = comp, \HEX7[4]~I , HEX7[4], Mod_Teste, 1
instance = comp, \HEX7[3]~I , HEX7[3], Mod_Teste, 1
instance = comp, \HEX7[2]~I , HEX7[2], Mod_Teste, 1
instance = comp, \HEX7[1]~I , HEX7[1], Mod_Teste, 1
instance = comp, \HEX7[0]~I , HEX7[0], Mod_Teste, 1
instance = comp, \LEDG[0]~I , LEDG[0], Mod_Teste, 1
instance = comp, \LEDG[1]~I , LEDG[1], Mod_Teste, 1
instance = comp, \LEDG[2]~I , LEDG[2], Mod_Teste, 1
instance = comp, \LEDG[3]~I , LEDG[3], Mod_Teste, 1
instance = comp, \LEDG[4]~I , LEDG[4], Mod_Teste, 1
instance = comp, \LEDG[5]~I , LEDG[5], Mod_Teste, 1
instance = comp, \LEDG[6]~I , LEDG[6], Mod_Teste, 1
instance = comp, \LEDG[7]~I , LEDG[7], Mod_Teste, 1
instance = comp, \LEDG[8]~I , LEDG[8], Mod_Teste, 1
instance = comp, \LEDR[0]~I , LEDR[0], Mod_Teste, 1
instance = comp, \LEDR[1]~I , LEDR[1], Mod_Teste, 1
instance = comp, \LEDR[2]~I , LEDR[2], Mod_Teste, 1
instance = comp, \LEDR[3]~I , LEDR[3], Mod_Teste, 1
instance = comp, \LEDR[4]~I , LEDR[4], Mod_Teste, 1
instance = comp, \LEDR[5]~I , LEDR[5], Mod_Teste, 1
instance = comp, \LEDR[6]~I , LEDR[6], Mod_Teste, 1
instance = comp, \LEDR[7]~I , LEDR[7], Mod_Teste, 1
instance = comp, \LEDR[8]~I , LEDR[8], Mod_Teste, 1
instance = comp, \LEDR[9]~I , LEDR[9], Mod_Teste, 1
instance = comp, \LEDR[10]~I , LEDR[10], Mod_Teste, 1
instance = comp, \LEDR[11]~I , LEDR[11], Mod_Teste, 1
instance = comp, \LEDR[12]~I , LEDR[12], Mod_Teste, 1
instance = comp, \LEDR[13]~I , LEDR[13], Mod_Teste, 1
instance = comp, \LEDR[14]~I , LEDR[14], Mod_Teste, 1
instance = comp, \LEDR[15]~I , LEDR[15], Mod_Teste, 1
instance = comp, \LEDR[16]~I , LEDR[16], Mod_Teste, 1
instance = comp, \LEDR[17]~I , LEDR[17], Mod_Teste, 1
instance = comp, \UART_TXD~I , UART_TXD, Mod_Teste, 1
instance = comp, \UART_RXD~I , UART_RXD, Mod_Teste, 1
instance = comp, \LCD_ON~I , LCD_ON, Mod_Teste, 1
instance = comp, \LCD_BLON~I , LCD_BLON, Mod_Teste, 1
instance = comp, \LCD_RW~I , LCD_RW, Mod_Teste, 1
instance = comp, \LCD_EN~I , LCD_EN, Mod_Teste, 1
instance = comp, \LCD_RS~I , LCD_RS, Mod_Teste, 1
