* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 10 2021 21:54:39

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_25
T_2_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_2/in_0

End 

Net : N_26
T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_5/in_3

End 

Net : N_27
T_1_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : N_28
T_1_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_4/in_0

End 

Net : a_c_1
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_20
T_3_4_sp4_v_t_44
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_5/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_20
T_3_4_sp4_v_t_44
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_6/in_0

T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_horz_20
T_3_4_sp4_v_t_44
T_2_6_lc_trk_g0_2
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : a_c_2
T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_40
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_2/in_0

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_40
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_1/in_3

T_0_2_wire_io_cluster/io_0/D_IN_0
T_0_2_span4_horz_40
T_1_2_sp4_v_t_47
T_2_6_sp4_h_l_10
T_2_6_lc_trk_g0_7
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : a_c_3
T_0_6_wire_io_cluster/io_1/D_IN_0
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_0/in_0

T_0_6_wire_io_cluster/io_1/D_IN_0
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : b_c_0
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_7/in_3

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_5/in_3

End 

Net : b_c_1
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_5/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_4_5_sp4_h_l_11
T_3_5_sp4_v_t_46
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : b_c_2
T_0_5_wire_io_cluster/io_0/D_IN_0
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_2/in_3

T_0_5_wire_io_cluster/io_0/D_IN_0
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_1/in_0

End 

Net : b_c_3
T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_4_sp4_v_t_40
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_0/in_3

T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_8_span4_horz_40
T_1_4_sp4_v_t_40
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_5/in_0

End 

Net : b_ibuf_RNIMA6RZ0Z_0
T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

End 

Net : b_ibuf_RNIOC6RZ0Z_1
T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : b_ibuf_RNIQE6RZ0Z_2
T_1_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_4
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : clk_c_g
T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_11_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_11_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_12_wire_io_cluster/io_0/outclk

T_0_9_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_13_12_wire_io_cluster/io_0/outclk

End 

Net : func_c_0
T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_2/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_40
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_5/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_1/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_0/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_40
T_1_3_sp4_v_t_40
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_5/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_40
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_7/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_40
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_6/in_3

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_40
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_5/in_0

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_40
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_0/in_1

T_0_3_wire_io_cluster/io_0/D_IN_0
T_0_3_span4_horz_16
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : func_c_1
T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_28
T_2_3_sp4_v_t_41
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_4/in_1

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_28
T_2_3_sp4_v_t_41
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_2/in_3

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_28
T_2_3_sp4_v_t_41
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_5/in_0

T_0_3_wire_io_cluster/io_1/D_IN_0
T_0_3_span4_horz_28
T_2_3_sp4_v_t_41
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : result_6_0
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_sp4_h_l_9
T_5_7_sp4_v_t_44
T_6_11_sp4_h_l_3
T_10_11_sp4_h_l_6
T_13_11_span4_vert_t_15
T_13_12_lc_trk_g0_7
T_13_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : result_6_1
T_2_7_wire_logic_cluster/lc_5/out
T_2_0_span12_vert_22
T_3_12_sp12_h_l_1
T_13_12_lc_trk_g1_5
T_13_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : result_6_2
T_2_7_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_20
T_3_11_sp12_h_l_0
T_13_11_lc_trk_g1_4
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : result_6_3
T_2_6_wire_logic_cluster/lc_4/out
T_3_6_sp4_h_l_8
T_6_6_sp4_v_t_36
T_7_10_sp4_h_l_1
T_11_10_sp4_h_l_1
T_13_10_span4_vert_t_12
T_13_11_lc_trk_g0_4
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : result_RNO_1Z0Z_0
T_2_6_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : result_RNO_1Z0Z_1
T_2_6_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_5/in_1

End 

Net : result_RNO_1Z0Z_2
T_2_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_4/in_0

End 

Net : un1_a
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_16
T_3_4_sp4_v_t_47
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_7/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_16
T_3_4_sp4_v_t_47
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_5/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_horz_16
T_3_4_sp4_v_t_47
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : un1_a_axb_3
T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

End 

Net : un1_a_cry_0
Net : un1_a_cry_0_c_THRU_CO
Net : un1_a_cry_1
Net : un1_a_cry_2
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

End 

