AArch64 2+2W+dmb.ldll+dmb.stll
"DMB.LDdWWLL WseLL DMB.STdWWLL WseLL"
Cycle=WseLL DMB.LDdWWLL WseLL DMB.STdWWLL
Relax=
Safe=DMB.LDdWW DMB.STdWW WseLL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMB.LDdWWLL WseLL DMB.STdWWLL WseLL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | MOV W0,#2    ;
 STLR W0,[X1] | STLR W0,[X1] ;
 DMB LD       | DMB ST       ;
 MOV W2,#1    | MOV W2,#1    ;
 STLR W2,[X3] | STLR W2,[X3] ;
exists
(x=2 /\ y=2)
