module module_0 (
    input logic id_1,
    inout logic id_2,
    output logic id_3,
    input [id_2 : id_2] id_4,
    output id_5,
    input id_6
);
  id_7 id_8 (
      .id_5(id_2[id_6]),
      .id_4(id_4 | id_5),
      .id_6(id_4),
      .id_5(id_2)
  );
  id_9 id_10 (
      .id_6(id_5),
      .id_5(id_2)
  );
  id_11 id_12 (
      .id_3(id_2 == id_10),
      .id_1(1)
  );
endmodule
`celldefine
