Apr 29, 2020 1:43:49 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Apr 29 13:43:49 IST 2020


Apr 29, 2020 1:43:49 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])],'spi_master$203101726$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:43:49 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 280


Apr 29, 2020 1:43:49 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/e4, /devicepackage/0/h9, /devicepackage/0/h8]


Apr 29, 2020 1:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Apr 29 13:43:52 IST 2020


Apr 29, 2020 1:43:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])],'spi_master$01107985403$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:43:53 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 277


Apr 29, 2020 1:43:53 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/k8, /devicepackage/0/j10, /devicepackage/0/f6, /devicepackage/0/k10, /devicepackage/0/j9, /devicepackage/0/j8]


Apr 29, 2020 1:43:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Apr 29 13:43:55 IST 2020


Apr 29, 2020 1:43:55 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])],'spi_master$203101726$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:43:56 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 320


Apr 29, 2020 1:43:56 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/e4, /devicepackage/0/h9, /devicepackage/0/h8]


Apr 29, 2020 1:44:00 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Apr 29 13:44:00 IST 2020


Apr 29, 2020 1:44:00 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
uri([devicepackage,0,e4],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:44:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 707


Apr 29, 2020 1:44:01 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Apr 29 13:44:01 IST 2020


Apr 29, 2020 1:44:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
uri([devicepackage,0,e4],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])],'spi_master$203101725$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:44:01 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 284


Apr 29, 2020 1:44:01 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/e3, /devicepackage/0/h9]


Apr 29, 2020 1:44:02 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Apr 29 13:44:02 IST 2020


Apr 29, 2020 1:44:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
uri([devicepackage,0,e3],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
uri([devicepackage,0,e4],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:44:03 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 692


Apr 29, 2020 1:44:04 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Wed Apr 29 13:44:04 IST 2020


Apr 29, 2020 1:44:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
uri([devicepackage,0,e3],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
uri([devicepackage,0,e4],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])],'spi_master$01107985403$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:44:04 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 282


Apr 29, 2020 1:44:04 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/k8, /devicepackage/0/j10, /devicepackage/0/f6, /devicepackage/0/k10, /devicepackage/0/j9, /devicepackage/0/j8]


Apr 29, 2020 1:44:13 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Apr 29 13:44:13 IST 2020


Apr 29, 2020 1:44:13 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01041905772$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01041902479$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01041918132$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$01556179574$0'),
reserved([scu,0,clkctrl,0,ebu],'clock_xmc4$01041916644$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01041918535$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01041899285$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01041900760$0'),
reserved([scu,0,clkctrl,0,sdmmc],'clock_xmc4$01041908633$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$1465705206$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$0908261315$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$2120570033$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$01336212592$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$1110159303$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$0652770705$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$02061325731$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0218240598$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$2121557261$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$0165038161$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$0124701202$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$086419393$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773838$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$508773520$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([UART0sv0,0,ch,_],'uart$499889682$0'),
reserved([UART0sv0,0,ch,_],'uart$499889620$0'),
reserved([dlr,0,ch,_],'uart$959740036$0'),
reserved([dlr,0,ch,_],'uart$959739974$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,c10],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,d10],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA0sv0],'global_dma$0647942077$0'),
reserved([usic,_,channel,_],'spi_master$848756091$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01541715097$0'),
reserved([p,_,pad,_],'spi_master$01541715096$0'),
reserved([p,_,pad,_],'spi_master$131589793$0'),
reserved([p,_,pad,_],'spi_master$1647737807$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345448$0'),
reserved([dlr,0,ch,_],'spi_master$0474812618$0'),
reserved([SPI_MASTER0sv1,0,_,_],'spi_master$1332345510$0'),
reserved([dlr,0,ch,_],'spi_master$0474812556$0'),
reserved([devicepackage,0,_],'spi_master$203101725$0'),
uri([devicepackage,0,e3],'spi_master$203101725$0'),
reserved([devicepackage,0,_],'spi_master$203101726$0'),
uri([devicepackage,0,e4],'spi_master$203101726$0'),
reserved([devicepackage,0,_],'spi_master$01613663573$0'),
uri([devicepackage,0,f5],'spi_master$01613663573$0'),
reserved([devicepackage,0,_],'spi_master$01107985403$0'),
uri([devicepackage,0,f6],'spi_master$01107985403$0'),
reserved([scu,0,gcu,interrupt,rtctick],'rtc$0778729322$0'),
reserved([scu,0,gcu,interrupt,rtcalarm],'rtc$1611735672$0'),
reserved([cpu,0,nvic,interrupt,GLOBAL_DMA1sv0],'global_dma$01158476254$1'),
signal('clock_xmc4$01556179574$0',fpb,'clock_xmc4$01556179574$0$fpb'),
signal('clock_xmc4$01041918535$0',fccu,'clock_xmc4$01041918535$0$fccu'),
signal('cpu_ctrl_xmc4$02061325731$0',nmi_in,'cpu_ctrl_xmc4$02061325731$0$nmi_in'),
signal('cpu_ctrl_xmc4$086419393$0',db_tck,'cpu_ctrl_xmc4$086419393$0$db_tck'),
signal('cpu_ctrl_xmc4$086419393$0',db_tms,'cpu_ctrl_xmc4$086419393$0$db_tms'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$959739974$0',in,'uart$959739974$0$in'),
signal('uart$959740036$0',in,'uart$959740036$0$in'),
signal('uart$959739974$0',out,'uart$959739974$0$out'),
signal('uart$959740036$0',out,'uart$959740036$0$out'),
signal('uart$499889682$0',dma_int,'uart$499889682$0$dma_int'),
signal('uart$499889620$0',dma_int,'uart$499889620$0$dma_int'),
signal('uart$499889682$0',dest_req,'uart$499889682$0$dest_req'),
signal('uart$499889620$0',src_req,'uart$499889620$0$src_req'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('global_dma$0647942077$0',signal_in,'global_dma$0647942077$0$signal_in'),
signal('spi_master$848756091$0',dx0ins,'spi_master$848756091$0$dx0ins'),
signal('spi_master$848756091$0',dout0,'spi_master$848756091$0$dout0'),
signal('spi_master$848756091$0',dout1,'spi_master$848756091$0$dout1'),
signal('spi_master$848756091$0',dout2,'spi_master$848756091$0$dout2'),
signal('spi_master$848756091$0',dout3,'spi_master$848756091$0$dout3'),
signal('spi_master$01541715097$0',pad,'spi_master$01541715097$0$pad'),
signal('spi_master$01541715096$0',pad,'spi_master$01541715096$0$pad'),
signal('spi_master$131589793$0',pad,'spi_master$131589793$0$pad'),
signal('spi_master$848756091$0',sclkout,'spi_master$848756091$0$sclkout'),
signal('spi_master$848756091$0',SPI_MASTER0sv2,'spi_master$848756091$0$SPI_MASTER0sv2'),
signal('spi_master$1647737807$0',pad,'spi_master$1647737807$0$pad'),
signal('spi_master$848756091$0',transmit_buffer_int,'spi_master$848756091$0$transmit_buffer_int'),
signal('spi_master$848756091$0',standard_receive_int,'spi_master$848756091$0$standard_receive_int'),
signal('spi_master$848756091$0',receive_start_int,'spi_master$848756091$0$receive_start_int'),
signal('spi_master$848756091$0',alternate_receive_int,'spi_master$848756091$0$alternate_receive_int'),
signal('spi_master$848756091$0',protocol_specific_int,'spi_master$848756091$0$protocol_specific_int'),
signal('spi_master$1332345448$0',src_req,'spi_master$1332345448$0$src_req'),
signal('spi_master$0474812618$0',in,'spi_master$0474812618$0$in'),
signal('spi_master$0474812618$0',out,'spi_master$0474812618$0$out'),
signal('spi_master$1332345510$0',dest_req,'spi_master$1332345510$0$dest_req'),
signal('spi_master$0474812556$0',in,'spi_master$0474812556$0$in'),
signal('spi_master$0474812556$0',out,'spi_master$0474812556$0$out'),
signal('spi_master$1332345448$0',dma_int,'spi_master$1332345448$0$dma_int'),
signal('spi_master$1332345510$0',dma_int,'spi_master$1332345510$0$dma_int'),
signal('spi_master$01541715097$0',hw_o,'spi_master$01541715097$0$hw_o'),
signal('spi_master$01541715096$0',hw_o,'spi_master$01541715096$0$hw_o'),
signal('spi_master$203101725$0',pin,'spi_master$203101725$0$pin'),
signal('spi_master$203101726$0',pin,'spi_master$203101726$0$pin'),
signal('spi_master$01613663573$0',pin,'spi_master$01613663573$0$pin'),
signal('spi_master$01107985403$0',pin,'spi_master$01107985403$0$pin'),
signal('rtc$0778729322$0',int,'rtc$0778729322$0$int'),
signal('rtc$1611735672$0',int,'rtc$1611735672$0$int'),
signal('global_dma$01158476254$1',signal_in,'global_dma$01158476254$1$signal_in'),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$499889620$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$499889682$0$dma_int','global_dma$0647942077$0$signal_in',1),
connected('uart$959740036$0$out','uart$499889682$0$dest_req',1),
connected('uart$959739974$0$out','uart$499889620$0$src_req',1),
connected('uart$2114302983$0$alternate_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','uart$959739974$0$in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$959740036$0$in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('spi_master$203101725$0$pin','spi_master$01541715097$0$pad',1),
connected('spi_master$203101726$0$pin','spi_master$01541715096$0$pad',1),
connected('spi_master$01613663573$0$pin','spi_master$131589793$0$pad',1),
connected('spi_master$01107985403$0$pin','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$alternate_receive_int','spi_master$0474812618$0$in',1),
connected('spi_master$0474812618$0$out','spi_master$1332345448$0$src_req',1),
connected('spi_master$0474812556$0$out','spi_master$1332345510$0$dest_req',1),
connected('spi_master$1332345448$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$1332345510$0$dma_int','global_dma$01158476254$1$signal_in',1),
connected('spi_master$848756091$0$dout0','spi_master$01541715097$0$pad',1),
connected('spi_master$01541715097$0$pad','spi_master$203101725$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$203101726$0$pin',1),
connected('spi_master$01541715096$0$pad','spi_master$848756091$0$dx0ins',1),
connected('spi_master$848756091$0$receive_start_int','spi_master$0474812556$0$in',1),
connected('spi_master$131589793$0$pad','spi_master$01613663573$0$pin',1),
connected('spi_master$848756091$0$sclkout','spi_master$131589793$0$pad',1),
connected('spi_master$1647737807$0$pad','spi_master$01107985403$0$pin',1),
connected('spi_master$848756091$0$SPI_MASTER0sv2','spi_master$1647737807$0$pad',1),
connected('spi_master$848756091$0$standard_receive_int','spi_master$0474812618$0$in',1),
uri_element_range(SPI_MASTER0sv1,[dma4, dma8]),
uri_element_range(UART0sv0,[dma8, dma4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(GLOBAL_DMA1sv0,[105, 110]),
rg_constraint_property_value('spi_master$131589793$0', speed_class of rg_property, ['A1+','A2']),
uri_element_range(GLOBAL_DMA0sv0,[105, 110]),
register_value('spi_master$848756091$0',ccr_hpcen,0),
register_value('spi_master$848756091$0',tbctr_size,0),
register_value('spi_master$848756091$0',rbctr_size,0),
rg_constraint_property_value('spi_master$01541715096$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01541715097$0', speed_class of rg_property, ['A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Apr 29, 2020 1:44:13 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 688


Apr 29, 2020 1:44:16 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/clkctrl/0/wdt, /clock_xmc4$01041899285$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01041900760$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01041902479$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01041905772$0, /scu/0/clkctrl/0/sdmmc, /clock_xmc4$01041908633$0, /scu/0/clkctrl/0/ebu, /clock_xmc4$01041916644$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01041918132$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01041918535$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$01336212592$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$01556179574$0, /scu/0/trap/0/ulpwdg, /clock_xmc4$0652770705$0, /scu/0/rtcclksel, /clock_xmc4$0908261315$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$1110159303$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$1465705206$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$2120570033$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$0124701202$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$0165038161$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$02061325731$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0218240598$0, /cpu/0/debug, /cpu_ctrl_xmc4$086419393$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$2121557261$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$508773520$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$508773838$0, /cpu/0/nvic/interrupt/110, /global_dma$01158476254$1, /cpu/0/nvic/interrupt/105, /global_dma$0647942077$0, /scu/0/gcu/interrupt/rtctick, /rtc$0778729322$0, /scu/0/gcu/interrupt/rtcalarm, /rtc$1611735672$0, /devicepackage/0/f6, /spi_master$01107985403$0, /p/3/pad/7, /spi_master$01541715096$0, /p/3/pad/8, /spi_master$01541715097$0, /devicepackage/0/f5, /spi_master$01613663573$0, /dlr/0/ch/11, /spi_master$0474812556$0, /dlr/0/ch/10, /spi_master$0474812618$0, /p/3/pad/9, /spi_master$131589793$0, /dma4/0/ch/3, /spi_master$1332345448$0, /dma4/0/ch/2, /spi_master$1332345510$0, /p/3/pad/10, /spi_master$1647737807$0, /devicepackage/0/e3, /spi_master$203101725$0, /devicepackage/0/e4, /spi_master$203101726$0, /usic/2/channel/0, /spi_master$848756091$0, /p/1/pad/5, /uart$0209635248$0, /p/1/pad/4, /uart$0209635310$0, /devicepackage/0/d10, /uart$0588012326$0, /devicepackage/0/c10, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0, /dma8/0/ch/4, /uart$499889620$0, /dma8/0/ch/5, /uart$499889682$0, /dlr/0/ch/2, /uart$959739974$0, /dlr/0/ch/5, /uart$959740036$0]


Apr 29, 2020 1:44:16 PM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_oe, /0, /hcu_port/0/pad/1/hdcr_hibioxsel_pcr, /0, /p/5/pad/7/iocr_pcr, /0, /p/5/pad/7/iocr_oe, /0, /p/5/pad/7/hwsel_hw, /0, /p/5/pad/6/iocr_pcr, /0, /p/5/pad/6/iocr_oe, /0, /p/5/pad/6/hwsel_hw, /0, /p/5/pad/9/iocr_pcr, /0, /p/5/pad/9/iocr_oe, /0, /p/5/pad/9/hwsel_hw, /0, /p/5/pad/8/iocr_pcr, /0, /p/5/pad/8/iocr_oe, /0, /p/5/pad/8/hwsel_hw, /0, /p/5/pad/3/iocr_pcr, /0, /p/5/pad/3/iocr_oe, /0, /p/5/pad/3/hwsel_hw, /0, /p/5/pad/2/iocr_pcr, /0, /p/5/pad/2/iocr_oe, /0, /p/5/pad/2/hwsel_hw, /0, /p/5/pad/5/iocr_pcr, /0, /p/5/pad/5/iocr_oe, /0, /p/5/pad/5/hwsel_hw, /0, /p/5/pad/4/iocr_pcr, /0, /p/5/pad/4/iocr_oe, /0, /p/5/pad/4/hwsel_hw, /0, /p/5/pad/11/iocr_pcr, /0, /p/5/pad/11/iocr_oe, /0, /p/5/pad/11/hwsel_hw, /0, /p/5/pad/1/iocr_pcr, /0, /p/5/pad/1/iocr_oe, /0, /p/5/pad/1/hwsel_hw, /0, /p/5/pad/10/iocr_pcr, /0, /p/5/pad/10/iocr_oe, /0, /p/5/pad/10/hwsel_hw, /0, /p/5/pad/0/iocr_pcr, /0, /p/5/pad/0/iocr_oe, /0, /p/5/pad/0/hwsel_hw, /0, /dsd/0/channel/1/rectcfg_ssrc, /0, /dsd/0/channel/1/dicfg_trsel, /0, /dsd/0/channel/1/dicfg_csrc, /0, /dsd/0/channel/1/dicfg_dsrcsel, /0, /dsd/0/channel/2/rectcfg_ssrc, /0, /dsd/0/channel/2/dicfg_trsel, /0, /dsd/0/channel/2/dicfg_csrc, /0, /dsd/0/channel/2/dicfg_dsrcsel, /0, /dsd/0/channel/0/rectcfg_ssrc, /0, /dsd/0/channel/0/dicfg_trsel, /0, /dsd/0/channel/0/dicfg_csrc, /0, /dsd/0/channel/0/dicfg_dsrcsel, /0, /dsd/0/channel/3/rectcfg_ssrc, /0, /dsd/0/channel/3/dicfg_trsel, /0, /dsd/0/channel/3/dicfg_csrc, /0, /dsd/0/channel/3/dicfg_dsrcsel, /0, /p/15/pad/12/iocr_oe, /0, /p/15/pad/12/pdisc_pdis, /1, /p/15/pad/13/iocr_oe, /0, /p/15/pad/13/pdisc_pdis, /1, /p/15/pad/2/iocr_oe, /0, /p/15/pad/2/pdisc_pdis, /1, /p/15/pad/14/iocr_oe, /0, /p/15/pad/14/pdisc_pdis, /1, /p/15/pad/15/iocr_oe, /0, /p/15/pad/15/pdisc_pdis, /1, /p/15/pad/9/iocr_oe, /0, /p/15/pad/9/pdisc_pdis, /1, /p/15/pad/7/iocr_oe, /0, /p/15/pad/7/pdisc_pdis, /1, /p/15/pad/8/iocr_oe, /0, /p/15/pad/8/pdisc_pdis, /1, /p/15/pad/5/iocr_oe, /0, /p/15/pad/5/pdisc_pdis, /0, /p/15/pad/6/iocr_oe, /0, /p/15/pad/6/pdisc_pdis, /1, /p/15/pad/3/iocr_oe, /0, /p/15/pad/3/pdisc_pdis, /1, /p/15/pad/4/iocr_oe, /0, /p/15/pad/4/pdisc_pdis, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /posif/1/posif/hsc_qd/pflge_dire, /0, /posif/1/posif/hsc_qd/pflge_dirsel, /0, /posif/1/posif/hsc_qd/pflge_ewhe, /0, /posif/1/posif/hsc_qd/pflge_whesel, /0, /posif/1/posif/hsc_qd/pflge_cnte, /0, /posif/1/posif/hsc_qd/pflge_cntsel, /0, /posif/1/posif/hsc_qd/pflge_eche, /0, /posif/1/posif/hsc_qd/pflge_chesel, /0, /posif/1/posif/hsc_qd/pflge_pclke, /0, /posif/1/posif/hsc_qd/pflge_pclsel, /0, /posif/1/posif/hsc_qd/pflge_erre, /0, /posif/1/posif/hsc_qd/pflge_errsel, /0, /posif/1/posif/hsc_qd/pflge_ehie, /0, /posif/1/posif/hsc_qd/pflge_hiesel, /0, /posif/1/posif/hsc_qd/pflge_indxe, /0, /posif/1/posif/hsc_qd/pflge_indsel, /0, /posif/1/posif/hsc_qd/pconf_insel2, /0, /posif/1/posif/hsc_qd/pconf_insel1, /0, /posif/1/posif/hsc_qd/pconf_insel0, /0, /posif/1/posif/hsc_qd/pconf_dsel, /0, /posif/1/posif/hsc_qd/pconf_ewis, /0, /posif/1/posif/mcm/pflge_emst, /0, /posif/1/posif/mcm/pflge_mstsel, /0, /posif/1/posif/mcm/pconf_msets, /0, /posif/1/posif/mcm/pconf_msyns, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /p/4/pad/6/iocr_pcr, /0, /p/4/pad/6/iocr_oe, /0, /p/4/pad/6/hwsel_hw, /0, /p/4/pad/5/iocr_pcr, /0, /p/4/pad/5/iocr_oe, /0, /p/4/pad/5/hwsel_hw, /0, /p/4/pad/4/iocr_pcr, /0, /p/4/pad/4/iocr_oe, /0, /p/4/pad/4/hwsel_hw, /0, /p/4/pad/3/iocr_pcr, /0, /p/4/pad/3/iocr_oe, /0, /p/4/pad/3/hwsel_hw, /0, /p/4/pad/7/iocr_pcr, /0, /p/4/pad/7/iocr_oe, /0, /p/4/pad/7/hwsel_hw, /0, /p/4/pad/2/iocr_pcr, /0, /p/4/pad/2/iocr_oe, /0, /p/4/pad/2/hwsel_hw, /0, /p/4/pad/1/iocr_pcr, /0, /p/4/pad/1/iocr_oe, /0, /p/4/pad/1/hwsel_hw, /0, /p/4/pad/0/iocr_pcr, /0, /p/4/pad/0/iocr_oe, /0, /p/4/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /2, /p/1/pad/5/iocr_oe, /1, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/6/iocr_pcr, /0, /p/1/pad/6/iocr_oe, /0, /p/1/pad/6/hwsel_hw, /0, /p/1/pad/12/iocr_pcr, /0, /p/1/pad/12/iocr_oe, /0, /p/1/pad/12/hwsel_hw, /0, /p/1/pad/11/iocr_pcr, /0, /p/1/pad/11/iocr_oe, /0, /p/1/pad/11/hwsel_hw, /0, /p/1/pad/10/iocr_pcr, /0, /p/1/pad/10/iocr_oe, /0, /p/1/pad/10/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /0, /p/1/pad/15/iocr_oe, /0, /p/1/pad/15/hwsel_hw, /0, /p/1/pad/13/iocr_pcr, /0, /p/1/pad/13/iocr_oe, /0, /p/1/pad/13/hwsel_hw, /0, /p/1/pad/14/iocr_pcr, /0, /p/1/pad/14/iocr_oe, /0, /p/1/pad/14/hwsel_hw, /0, /p/14/pad/15/iocr_oe, /0, /p/14/pad/15/pdisc_pdis, /1, /p/14/pad/12/iocr_oe, /0, /p/14/pad/12/pdisc_pdis, /1, /p/14/pad/1/iocr_oe, /0, /p/14/pad/1/pdisc_pdis, /1, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/2/iocr_oe, /0, /p/14/pad/2/pdisc_pdis, /1, /p/14/pad/13/iocr_oe, /0, /p/14/pad/13/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/11/iocr_pcr, /0, /p/3/pad/11/iocr_oe, /0, /p/3/pad/11/hwsel_hw, /0, /p/3/pad/12/iocr_pcr, /0, /p/3/pad/12/iocr_oe, /0, /p/3/pad/12/hwsel_hw, /0, /p/3/pad/13/iocr_pcr, /0, /p/3/pad/13/iocr_oe, /0, /p/3/pad/13/hwsel_hw, /0, /p/3/pad/14/iocr_pcr, /0, /p/3/pad/14/iocr_oe, /0, /p/3/pad/14/hwsel_hw, /0, /p/3/pad/10/iocr_pcr, /1, /p/3/pad/10/iocr_oe, /1, /p/3/pad/10/hwsel_hw, /0, /p/3/pad/1/iocr_pcr, /0, /p/3/pad/1/iocr_oe, /0, /p/3/pad/1/hwsel_hw, /0, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/3/pad/3/iocr_pcr, /0, /p/3/pad/3/iocr_oe, /0, /p/3/pad/3/hwsel_hw, /0, /p/3/pad/2/iocr_pcr, /0, /p/3/pad/2/iocr_oe, /0, /p/3/pad/2/hwsel_hw, /0, /p/3/pad/5/iocr_pcr, /0, /p/3/pad/5/iocr_oe, /0, /p/3/pad/5/hwsel_hw, /0, /p/3/pad/4/iocr_pcr, /0, /p/3/pad/4/iocr_oe, /0, /p/3/pad/4/hwsel_hw, /0, /p/3/pad/7/iocr_pcr, /0, /p/3/pad/7/iocr_oe, /0, /p/3/pad/7/hwsel_hw, /0, /p/3/pad/6/iocr_pcr, /0, /p/3/pad/6/iocr_oe, /0, /p/3/pad/6/hwsel_hw, /0, /p/3/pad/9/iocr_pcr, /1, /p/3/pad/9/iocr_oe, /1, /p/3/pad/9/hwsel_hw, /0, /p/3/pad/15/iocr_pcr, /0, /p/3/pad/15/iocr_oe, /0, /p/3/pad/15/hwsel_hw, /0, /p/3/pad/8/iocr_pcr, /1, /p/3/pad/8/iocr_oe, /1, /p/3/pad/8/hwsel_hw, /0, /p/6/pad/0/iocr_pcr, /0, /p/6/pad/0/iocr_oe, /0, /p/6/pad/0/hwsel_hw, /0, /p/6/pad/4/iocr_pcr, /0, /p/6/pad/4/iocr_oe, /0, /p/6/pad/4/hwsel_hw, /0, /p/6/pad/3/iocr_pcr, /0, /p/6/pad/3/iocr_oe, /0, /p/6/pad/3/hwsel_hw, /0, /p/6/pad/2/iocr_pcr, /0, /p/6/pad/2/iocr_oe, /0, /p/6/pad/2/hwsel_hw, /0, /p/6/pad/1/iocr_pcr, /0, /p/6/pad/1/iocr_oe, /0, /p/6/pad/1/hwsel_hw, /0, /p/6/pad/6/iocr_pcr, /0, /p/6/pad/6/iocr_oe, /0, /p/6/pad/6/hwsel_hw, /0, /p/6/pad/5/iocr_pcr, /0, /p/6/pad/5/iocr_oe, /0, /p/6/pad/5/hwsel_hw, /0, /ccu4/3/cc4/3/ins_ev0is, /0, /ccu4/3/cc4/3/ins_ev1is, /0, /ccu4/3/cc4/3/ins_ev2is, /0, /ccu4/3/cc4/3/gctrl_mse, /0, /ccu4/3/cc4/3/srs_posr, /0, /ccu4/3/cc4/3/srs_e1sr, /0, /ccu4/3/cc4/3/srs_e0sr, /0, /ccu4/3/cc4/3/cmc_tce, /0, /ccu4/3/cc4/3/srs_e2sr, /0, /ccu4/3/cc4/3/srs_cmsr, /0, /ccu4/3/cc4/2/ins_ev0is, /0, /ccu4/3/cc4/2/ins_ev1is, /0, /ccu4/3/cc4/2/ins_ev2is, /0, /ccu4/3/cc4/2/gctrl_mse, /0, /ccu4/3/cc4/2/srs_posr, /0, /ccu4/3/cc4/2/srs_e1sr, /0, /ccu4/3/cc4/2/srs_e0sr, /0, /ccu4/3/cc4/2/cmc_tce, /0, /ccu4/3/cc4/2/srs_e2sr, /0, /ccu4/3/cc4/2/srs_cmsr, /0, /ccu4/3/cc4/1/ins_ev0is, /0, /ccu4/3/cc4/1/ins_ev1is, /0, /ccu4/3/cc4/1/ins_ev2is, /0, /ccu4/3/cc4/1/gctrl_mse, /0, /ccu4/3/cc4/1/srs_posr, /0, /ccu4/3/cc4/1/srs_e1sr, /0, /ccu4/3/cc4/1/srs_e0sr, /0, /ccu4/3/cc4/1/cmc_tce, /0, /ccu4/3/cc4/1/srs_e2sr, /0, /ccu4/3/cc4/1/srs_cmsr, /0, /ccu4/3/global/gctrl_pcis, /0, /ccu4/3/cc4/0/ins_ev0is, /0, /ccu4/3/cc4/0/ins_ev1is, /0, /ccu4/3/cc4/0/ins_ev2is, /0, /ccu4/3/cc4/0/gctrl_mse, /0, /ccu4/3/cc4/0/srs_posr, /0, /ccu4/3/cc4/0/srs_e1sr, /0, /ccu4/3/cc4/0/srs_e0sr, /0, /ccu4/3/cc4/0/srs_e2sr, /0, /ccu4/3/cc4/0/srs_cmsr, /0, /p/2/pad/12/iocr_pcr, /0, /p/2/pad/12/iocr_oe, /0, /p/2/pad/12/hwsel_hw, /0, /p/2/pad/13/iocr_pcr, /0, /p/2/pad/13/iocr_oe, /0, /p/2/pad/13/hwsel_hw, /0, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /dma4/0/ch/2/cfgh_dest_per, /3, /dma4/0/ch/2/cfgh_src_per, /0, /dma4/0/ch/3/cfgh_dest_per, /0, /dma4/0/ch/3/cfgh_src_per, /2, /dma4/0/ch/1/cfgh_dest_per, /0, /dma4/0/ch/1/cfgh_src_per, /0, /dma4/0/ch/0/cfgh_dest_per, /0, /dma4/0/ch/0/cfgh_src_per, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /eth/0/eth/con_rxd1, /0, /eth/0/eth/con_rxd0, /0, /eth/0/eth/con_rxer, /0, /eth/0/eth/con_rxd2, /0, /eth/0/eth/con_col, /0, /eth/0/eth/con_crs, /0, /eth/0/eth/con_rxd3, /0, /eth/0/eth/con_crs_dv, /0, /eth/0/eth/con_clk_tx, /0, /eth/0/eth/con_rmii, /0, /eth/0/eth/con_mdio, /0, /dlr/0/ch/10/srsel_rs, /6, /dlr/0/ch/2/srsel_rs, /11, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/11/srsel_rs, /6, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /10, /dlr/0/ch/8/srsel_rs, /0, /dlr/0/ch/9/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_posr, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /5, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /2, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/2/cc4/1/ins_ev0is, /0, /ccu4/2/cc4/1/ins_ev1is, /0, /ccu4/2/cc4/1/ins_ev2is, /0, /ccu4/2/cc4/1/gctrl_mse, /0, /ccu4/2/cc4/1/srs_posr, /0, /ccu4/2/cc4/1/srs_e1sr, /0, /ccu4/2/cc4/1/srs_e0sr, /0, /ccu4/2/cc4/1/cmc_tce, /0, /ccu4/2/cc4/1/srs_e2sr, /0, /ccu4/2/cc4/1/srs_cmsr, /0, /ccu4/2/global/gctrl_pcis, /0, /ccu4/2/cc4/0/ins_ev0is, /0, /ccu4/2/cc4/0/ins_ev1is, /0, /ccu4/2/cc4/0/ins_ev2is, /0, /ccu4/2/cc4/0/gctrl_mse, /0, /ccu4/2/cc4/0/srs_posr, /0, /ccu4/2/cc4/0/srs_e1sr, /0, /ccu4/2/cc4/0/srs_e0sr, /0, /ccu4/2/cc4/0/srs_e2sr, /0, /ccu4/2/cc4/0/srs_cmsr, /0, /ccu4/2/cc4/3/ins_ev0is, /0, /ccu4/2/cc4/3/ins_ev1is, /0, /ccu4/2/cc4/3/ins_ev2is, /0, /ccu4/2/cc4/3/gctrl_mse, /0, /ccu4/2/cc4/3/srs_posr, /0, /ccu4/2/cc4/3/srs_e1sr, /0, /ccu4/2/cc4/3/srs_e0sr, /0, /ccu4/2/cc4/3/cmc_tce, /0, /ccu4/2/cc4/3/srs_e2sr, /0, /ccu4/2/cc4/3/srs_cmsr, /0, /ccu4/2/cc4/2/ins_ev0is, /0, /ccu4/2/cc4/2/ins_ev1is, /0, /ccu4/2/cc4/2/ins_ev2is, /0, /ccu4/2/cc4/2/gctrl_mse, /0, /ccu4/2/cc4/2/srs_posr, /0, /ccu4/2/cc4/2/srs_e1sr, /0, /ccu4/2/cc4/2/srs_e0sr, /0, /ccu4/2/cc4/2/cmc_tce, /0, /ccu4/2/cc4/2/srs_e2sr, /0, /ccu4/2/cc4/2/srs_cmsr, /0, /usic/1/channel/0/dx0cr_dsel, /0, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /0, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /0, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /0, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /0, /usic/1/channel/0/tbctr_stbinp, /0, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /0, /usic/1/channel/0/rbctr_size, /0, /usic/1/channel/0/tbctr_size, /0, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/64/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/69/iser_setena, /0, /cpu/0/nvic/interrupt/68/iser_setena, /0, /cpu/0/nvic/interrupt/67/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/66/iser_setena, /0, /cpu/0/nvic/interrupt/65/iser_setena, /0, /cpu/0/nvic/interrupt/110/iser_setena, /1, /cpu/0/nvic/interrupt/71/iser_setena, /0, /cpu/0/nvic/interrupt/70/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/41/iser_setena, /0, /cpu/0/nvic/interrupt/40/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/53/iser_setena, /0, /cpu/0/nvic/interrupt/52/iser_setena, /0, /cpu/0/nvic/interrupt/55/iser_setena, /0, /cpu/0/nvic/interrupt/54/iser_setena, /0, /cpu/0/nvic/interrupt/57/iser_setena, /0, /cpu/0/nvic/interrupt/56/iser_setena, /0, /cpu/0/nvic/interrupt/59/iser_setena, /0, /cpu/0/nvic/interrupt/58/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/38/iser_setena, /0, /cpu/0/nvic/interrupt/39/iser_setena, /0, /cpu/0/nvic/interrupt/36/iser_setena, /0, /cpu/0/nvic/interrupt/37/iser_setena, /0, /cpu/0/nvic/interrupt/34/iser_setena, /0, /cpu/0/nvic/interrupt/35/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/98/iser_setena, /0, /cpu/0/nvic/interrupt/99/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /0, /cpu/0/nvic/interrupt/91/iser_setena, /0, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/96/iser_setena, /0, /cpu/0/nvic/interrupt/97/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /1, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /cpu/0/nvic/interrupt/101/iser_setena, /0, /cpu/0/nvic/interrupt/100/iser_setena, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /ccu8/1/global/gctrl_pcis, /0, /ccu8/1/cc8/3/ins_ev0is, /0, /ccu8/1/cc8/3/ins_ev1is, /0, /ccu8/1/cc8/3/ins_ev2is, /0, /ccu8/1/cc8/3/srs_posr, /0, /ccu8/1/cc8/3/srs_e1sr, /0, /ccu8/1/cc8/3/srs_e0sr, /0, /ccu8/1/cc8/3/cmc_tce, /0, /ccu8/1/cc8/3/srs_e2sr, /0, /ccu8/1/cc8/3/srs_cm1sr, /0, /ccu8/1/cc8/3/srs_cm2sr, /0, /ccu8/1/cc8/2/ins_ev0is, /0, /ccu8/1/cc8/2/ins_ev1is, /0, /ccu8/1/cc8/2/ins_ev2is, /0, /ccu8/1/cc8/2/srs_posr, /0, /ccu8/1/cc8/2/srs_e1sr, /0, /ccu8/1/cc8/2/srs_e0sr, /0, /ccu8/1/cc8/2/cmc_tce, /0, /ccu8/1/cc8/2/srs_e2sr, /0, /ccu8/1/cc8/2/srs_cm1sr, /0, /ccu8/1/cc8/2/srs_cm2sr, /0, /ccu8/1/cc8/1/ins_ev0is, /0, /ccu8/1/cc8/1/ins_ev1is, /0, /ccu8/1/cc8/1/ins_ev2is, /0, /ccu8/1/cc8/1/srs_posr, /0, /ccu8/1/cc8/1/srs_e1sr, /0, /ccu8/1/cc8/1/srs_e0sr, /0, /ccu8/1/cc8/1/cmc_tce, /0, /ccu8/1/cc8/1/srs_e2sr, /0, /ccu8/1/cc8/1/srs_cm1sr, /0, /ccu8/1/cc8/1/srs_cm2sr, /0, /ccu8/1/cc8/0/ins_ev0is, /0, /ccu8/1/cc8/0/ins_ev1is, /0, /ccu8/1/cc8/0/ins_ev2is, /0, /ccu8/1/cc8/0/srs_posr, /0, /ccu8/1/cc8/0/srs_e1sr, /0, /ccu8/1/cc8/0/srs_e0sr, /0, /ccu8/1/cc8/0/srs_e2sr, /0, /ccu8/1/cc8/0/srs_cm1sr, /0, /ccu8/1/cc8/0/srs_cm2sr, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /1, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /1, /usic/0/channel/0/inpr_ainp, /1, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /2, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /1, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /usic/2/channel/0/dx0cr_dsel, /2, /usic/2/channel/0/ccr_hpcen, /0, /usic/2/channel/0/dx2cr_dsel, /0, /usic/2/channel/0/dx4cr_dsel, /0, /usic/2/channel/0/dx3cr_dsel, /0, /usic/2/channel/0/dx1cr_dsel, /0, /usic/2/channel/0/dx5cr_dsel, /0, /usic/2/channel/0/rbctr_srbien, /0, /usic/2/channel/0/rbctr_srbinp, /0, /usic/2/channel/0/ccr_aien, /1, /usic/2/channel/0/inpr_ainp, /0, /usic/2/channel/0/ccr_brgien, /0, /usic/2/channel/0/inpr_pinp, /2, /usic/2/channel/0/rbctr_rberien, /0, /usic/2/channel/0/rbctr_arbinp, /0, /usic/2/channel/0/ccr_tsien, /0, /usic/2/channel/0/inpr_tsinp, /0, /usic/2/channel/0/rbctr_arbien, /0, /usic/2/channel/0/tbctr_tberien, /0, /usic/2/channel/0/tbctr_atbinp, /0, /usic/2/channel/0/ccr_tbien, /0, /usic/2/channel/0/inpr_tbinp, /1, /usic/2/channel/0/ccr_rsien, /1, /usic/2/channel/0/ccr_dlien, /0, /usic/2/channel/0/tbctr_stbien, /0, /usic/2/channel/0/tbctr_stbinp, /0, /usic/2/channel/0/ccr_rien, /1, /usic/2/channel/0/inpr_rinp, /0, /usic/2/channel/0/rbctr_dptr, /0, /usic/2/channel/0/tbctr_dptr, /0, /usic/2/channel/0/rbctr_size, /0, /usic/2/channel/0/tbctr_size, /0, /usic/2/channel/1/dx0cr_dsel, /0, /usic/2/channel/1/ccr_hpcen, /0, /usic/2/channel/1/dx2cr_dsel, /0, /usic/2/channel/1/dx4cr_dsel, /0, /usic/2/channel/1/dx3cr_dsel, /0, /usic/2/channel/1/dx1cr_dsel, /0, /usic/2/channel/1/dx5cr_dsel, /0, /usic/2/channel/1/rbctr_srbien, /0, /usic/2/channel/1/rbctr_srbinp, /0, /usic/2/channel/1/ccr_aien, /0, /usic/2/channel/1/inpr_ainp, /0, /usic/2/channel/1/ccr_brgien, /0, /usic/2/channel/1/inpr_pinp, /0, /usic/2/channel/1/rbctr_rberien, /0, /usic/2/channel/1/rbctr_arbinp, /0, /usic/2/channel/1/ccr_tsien, /0, /usic/2/channel/1/inpr_tsinp, /0, /usic/2/channel/1/rbctr_arbien, /0, /usic/2/channel/1/tbctr_tberien, /0, /usic/2/channel/1/tbctr_atbinp, /0, /usic/2/channel/1/ccr_tbien, /0, /usic/2/channel/1/inpr_tbinp, /0, /usic/2/channel/1/ccr_rsien, /0, /usic/2/channel/1/ccr_dlien, /0, /usic/2/channel/1/tbctr_stbien, /0, /usic/2/channel/1/tbctr_stbinp, /0, /usic/2/channel/1/ccr_rien, /0, /usic/2/channel/1/inpr_rinp, /0, /usic/2/channel/1/rbctr_dptr, /0, /usic/2/channel/1/tbctr_dptr, /0, /usic/2/channel/1/rbctr_size, /0, /usic/2/channel/1/tbctr_size, /0, /vadc/0/group/2/result_adv/0/grevnp_revnp, /0, /vadc/0/group/2/result_adv/1/grevnp_revnp, /0, /vadc/0/group/2/result_adv/2/grevnp_revnp, /0, /vadc/0/group/2/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/3/result/4/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/2/result_filter/7/grevnp_revnp, /0, /vadc/0/group/2/queue/gqctrl0_gtsel, /0, /vadc/0/group/2/queue/gqctrl0_xtsel, /0, /vadc/0/group/2/queue/gsevnp_sev0np, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/3/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/3/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/3/result/5/grevnp_revnp, /0, /vadc/0/group/3/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/2/gchctr_resreg, /0, /vadc/0/group/0/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/2/gchctr_iclsel, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/0/ch/1/galias_alias1, /0, /vadc/0/group/0/ch/1/gchctr_resreg, /0, /vadc/0/group/0/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/1/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/group/3/result_adv/0/grevnp_revnp, /0, /vadc/0/group/3/result_adv/3/grevnp_revnp, /0, /vadc/0/group/3/result_adv/1/grevnp_revnp, /0, /vadc/0/group/3/result_adv/2/grevnp_revnp, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/3/queue/gqctrl0_gtsel, /0, /vadc/0/group/3/queue/gqctrl0_xtsel, /0, /vadc/0/group/3/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/3/sync/gsynctr_stsel, /0, /vadc/0/group/3/sync/gsynctr_evalr2, /0, /vadc/0/group/3/sync/gsynctr_evalr1, /0, /vadc/0/group/3/sync/gsynctr_evalr3, /0, /vadc/0/group/3/result_filter/15/grevnp_revnp, /0, /vadc/0/group/2/result/10/grevnp_revnp, /0, /vadc/0/group/2/result/11/grevnp_revnp, /0, /vadc/0/group/2/result/12/grevnp_revnp, /0, /vadc/0/group/2/result/13/grevnp_revnp, /0, /vadc/0/group/2/result/14/grevnp_revnp, /0, /vadc/0/group/2/result_filter/15/grevnp_revnp, /0, /vadc/0/group/2/sync/gsynctr_stsel, /0, /vadc/0/group/2/sync/gsynctr_evalr2, /0, /vadc/0/group/2/sync/gsynctr_evalr1, /0, /vadc/0/group/2/sync/gsynctr_evalr3, /0, /vadc/0/group/3/result/14/grevnp_revnp, /0, /vadc/0/group/3/result/12/grevnp_revnp, /0, /vadc/0/group/2/result/6/grevnp_revnp, /0, /vadc/0/group/3/result/13/grevnp_revnp, /0, /vadc/0/group/3/result/10/grevnp_revnp, /0, /vadc/0/group/2/result/4/grevnp_revnp, /0, /vadc/0/group/3/result/11/grevnp_revnp, /0, /vadc/0/group/2/result/5/grevnp_revnp, /0, /vadc/0/group/2/result/8/grevnp_revnp, /0, /vadc/0/group/2/result/9/grevnp_revnp, /0, /vadc/0/group/2/ch/2/gchctr_resreg, /0, /vadc/0/group/2/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/2/gchctr_iclsel, /0, /vadc/0/group/2/ch/3/gchctr_resreg, /0, /vadc/0/group/2/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/3/gchctr_iclsel, /0, /vadc/0/group/2/ch/4/gchctr_resreg, /0, /vadc/0/group/2/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/4/gchctr_iclsel, /0, /vadc/0/group/2/ch/5/gchctr_resreg, /0, /vadc/0/group/2/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/5/gchctr_iclsel, /0, /vadc/0/group/2/ch/6/gchctr_resreg, /0, /vadc/0/group/2/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/6/gchctr_iclsel, /0, /vadc/0/group/2/ch/7/gchctr_resreg, /0, /vadc/0/group/2/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/7/gchctr_iclsel, /0, /vadc/0/group/2/ch/0/galias_alias0, /0, /vadc/0/group/2/ch/0/gchctr_resreg, /0, /vadc/0/group/2/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/0/gchctr_iclsel, /0, /vadc/0/group/2/ch/1/galias_alias1, /0, /vadc/0/group/2/ch/1/gchctr_resreg, /0, /vadc/0/group/2/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/2/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/3/ch/2/gchctr_resreg, /0, /vadc/0/group/3/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/2/gchctr_iclsel, /0, /vadc/0/group/3/ch/3/gchctr_resreg, /0, /vadc/0/group/3/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/3/gchctr_iclsel, /0, /vadc/0/group/3/ch/4/gchctr_resreg, /0, /vadc/0/group/3/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/4/gchctr_iclsel, /0, /vadc/0/group/3/ch/5/gchctr_resreg, /0, /vadc/0/group/3/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/5/gchctr_iclsel, /0, /vadc/0/group/3/ch/6/gchctr_resreg, /0, /vadc/0/group/3/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/6/gchctr_iclsel, /0, /vadc/0/group/3/ch/7/gchctr_resreg, /0, /vadc/0/group/3/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/7/gchctr_iclsel, /0, /vadc/0/group/3/ch/0/galias_alias0, /0, /vadc/0/group/3/ch/0/gchctr_resreg, /0, /vadc/0/group/3/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/0/gchctr_iclsel, /0, /vadc/0/group/3/ch/1/galias_alias1, /0, /vadc/0/group/3/ch/1/gchctr_resreg, /0, /vadc/0/group/3/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/3/ch/1/gchctr_iclsel, /0, /vadc/0/group/2/scan/gasctrl_gtsel, /0, /vadc/0/group/2/scan/gasctrl_xtsel, /0, /vadc/0/group/2/scan/gsevnp_sev1np, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/3/scan/gasctrl_gtsel, /0, /vadc/0/group/3/scan/gasctrl_xtsel, /0, /vadc/0/group/3/scan/gsevnp_sev1np, /0, /vadc/0/group/3/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/2/gchctr_resreg, /0, /vadc/0/group/1/ch/2/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/2/gchctr_iclsel, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/4/gchctr_resreg, /0, /vadc/0/group/1/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/4/gchctr_iclsel, /0, /vadc/0/group/1/ch/5/gchctr_resreg, /0, /vadc/0/group/1/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/5/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/7/gchctr_resreg, /0, /vadc/0/group/1/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/7/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/node/2/npcr_rxsel, /0, /can/0/node/2/nipr_cfcinp, /0, /can/0/node/2/nipr_lecinp, /0, /can/0/node/2/nipr_alinp, /0, /can/0/node/2/nipr_trinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/72/iser_setena, /0, /cpu/0/nvic/interrupt/73/iser_setena, /0, /cpu/0/nvic/interrupt/74/iser_setena, /0, /cpu/0/nvic/interrupt/75/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


