Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.0\DE-1SoCv3\hps_fgpa.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.0\DE-1SoCv3\hps_fgpa --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE-1SoCv3/hps_fgpa.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding led_output [altera_avalon_pio 18.0]
Progress: Parameterizing module led_output
Progress: Adding ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fgpa.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fgpa.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fgpa.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fgpa.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_fgpa.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_fgpa.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.0\DE-1SoCv3\hps_fgpa.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.0\DE-1SoCv3\hps_fgpa\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE-1SoCv3/hps_fgpa.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding led_output [altera_avalon_pio 18.0]
Progress: Parameterizing module led_output
Progress: Adding ram [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module ram
Progress: Adding system_console [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fgpa.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fgpa.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fgpa.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fgpa.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_fgpa.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_fgpa.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_fgpa: Generating hps_fgpa "hps_fgpa" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave led_output.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master system_console.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_0: "hps_fgpa" instantiated altera_hps "hps_0"
Info: led_output: Starting RTL generation for module 'hps_fgpa_led_output'
Info: led_output:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_fgpa_led_output --dir=C:/Users/STEPHE~1/AppData/Local/Temp/alt8312_5520691283178584959.dir/0002_led_output_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/STEPHE~1/AppData/Local/Temp/alt8312_5520691283178584959.dir/0002_led_output_gen//hps_fgpa_led_output_component_configuration.pl  --do_build_sim=0  ]
Info: led_output: Done RTL generation for module 'hps_fgpa_led_output'
Info: led_output: "hps_fgpa" instantiated altera_avalon_pio "led_output"
Info: ram: Starting RTL generation for module 'hps_fgpa_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_fgpa_ram --dir=C:/Users/STEPHE~1/AppData/Local/Temp/alt8312_5520691283178584959.dir/0003_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/STEPHE~1/AppData/Local/Temp/alt8312_5520691283178584959.dir/0003_ram_gen//hps_fgpa_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'hps_fgpa_ram'
Info: ram: "hps_fgpa" instantiated altera_avalon_onchip_memory2 "ram"
Info: system_console: "hps_fgpa" instantiated altera_jtag_avalon_master "system_console"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_fgpa" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "hps_fgpa" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "hps_fgpa" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "hps_fgpa" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "hps_fgpa" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "system_console" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "system_console" instantiated timing_adapter "timing_adt"
Info: fifo: "system_console" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "system_console" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "system_console" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "system_console" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "system_console" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "system_console" instantiated channel_adapter "p2b_adapter"
Info: ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ram_s1_burst_adapter"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ram_s1_rsp_width_adapter"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: system_console_master_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "system_console_master_translator"
Info: system_console_master_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "system_console_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: system_console_master_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "system_console_master_limiter"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.0/DE-1SoCv3/hps_fgpa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps_fgpa: Done "hps_fgpa" with 50 modules, 116 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
