/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_ins.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_INS_
#define _NTHW_FPGA_REG_DEFS_INS_

/* INS */
#define NTHW_MOD_INS (0x24df4b78UL)
#define INS_RCP_CTRL (0x93de4e05UL)
#define INS_RCP_CTRL_ADR (0x3ae620a8UL)
#define INS_RCP_CTRL_CNT (0x2aeeb979UL)
#define INS_RCP_DATA (0x3c0fcc1cUL)
#define INS_RCP_DATA_DYN (0xc6aa4fccUL)
#define INS_RCP_DATA_LEN (0x2ece4329UL)
#define INS_RCP_DATA_OFS (0x64a3c26aUL)

#endif	/* _NTHW_FPGA_REG_DEFS_INS_ */

/*
 * Auto-generated file - do *NOT* edit
 */
