// Seed: 2289828057
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1ps
`define pp_8 0
`celldefine
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`default_nettype id_3 `timescale 1 ps / 1ps
`define pp_13 0
`define pp_14 0
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  always @(posedge id_2 or posedge 1) begin
    id_5 = 1;
  end
  logic id_6;
  logic id_7;
endmodule
