{
	"design__io": 24,
	"design__die__area": 6034.67,
	"design__core__area": 3238.7,
	"design__instance__count": 213,
	"design__instance__area": 2636.32,
	"design__instance__count__stdcell": 213,
	"design__instance__area__stdcell": 2636.32,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.814006,
	"design__instance__utilization__stdcell": 0.814006,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__area__class:clock_buffer": 70.7616,
	"design__instance__count__class:timing_repair_buffer": 44,
	"design__instance__area__class:timing_repair_buffer": 625.968,
	"design__instance__count__class:inverter": 16,
	"design__instance__area__class:inverter": 96.1632,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__area__class:clock_inverter": 5.4432,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 446.342,
	"design__instance__count__class:multi_input_combinational_cell": 140,
	"design__instance__area__class:multi_input_combinational_cell": 1391.64,
	"design__instance__count": 213,
	"design__instance__area": 2636.32,
	"design__instance__displacement__total": 175.432,
	"design__instance__displacement__mean": 0.823,
	"design__instance__displacement__max": 15.3,
	"route__wirelength__estimated": 4610.98,
	"design__violations": 0,
	"design__io": 24,
	"design__die__area": 6034.67,
	"design__core__area": 3238.7,
	"design__instance__count": 213,
	"design__instance__area": 2636.32,
	"design__instance__count__stdcell": 213,
	"design__instance__area__stdcell": 2636.32,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.814006,
	"design__instance__utilization__stdcell": 0.814006,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__area__class:clock_buffer": 70.7616,
	"design__instance__count__class:timing_repair_buffer": 44,
	"design__instance__area__class:timing_repair_buffer": 625.968,
	"design__instance__count__class:inverter": 16,
	"design__instance__area__class:inverter": 96.1632,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__area__class:clock_inverter": 5.4432,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 446.342,
	"design__instance__count__class:multi_input_combinational_cell": 140,
	"design__instance__area__class:multi_input_combinational_cell": 1391.64,
	"design__instance__count": 213,
	"design__instance__area": 2636.32,
	"flow__warnings__count": 4,
	"flow__errors__count": 0
}