// Example: Locking instruction cache on ARM Cortex-M7\n   void lock_instruction_cache(void *start, size_t size) {\n       uint32_t *addr = (uint32_t *)start;\n       uint32_t *end = (uint32_t *)((uint8_t *)start + size);\n\n       while (addr < end) {\n           asm volatile("mcr p15, 0, %0, c7, c13, 1" :: "r"(addr));\n           addr += 4; // Assuming 32-byte cache line size\n       }\n   }