////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 7.1i
//  \   \         Application : ISE WebPACK
//  /   /         Filename : Sema1Test.tfw
// /___/   /\     Timestamp : Wed Nov 08 14:55:52 2006
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: Sema1Test
//Device: Xilinx
//
`timescale 1ns/1ps

module Sema1Test;
    reg SW0 = 1'b0;
    reg SW1 = 1'b0;
    reg SW2 = 1'b0;
    reg SW3 = 1'b0;
    wire LD0;


    Sema1 UUT (
        .SW0(SW0),
        .SW1(SW1),
        .SW2(SW2),
        .SW3(SW3),
        .LD0(LD0));

    integer TX_FILE = 0;
    integer TX_ERROR = 0;
    
    initial begin  // Open the results file...
        TX_FILE = $fopen("results.txt");
        #2000 // Final time:  2000 ns
        if (TX_ERROR == 0) begin
            $display("No errors or warnings.");
            $fdisplay(TX_FILE, "No errors or warnings.");
        end else begin
            $display("%d errors found in simulation.", TX_ERROR);
            $fdisplay(TX_FILE, "%d errors found in simulation.", TX_ERROR);
        end
        $fclose(TX_FILE);
        $stop;
    end

    initial begin
        // -------------  Current Time:  100ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  200ns
        #100;
        SW2 = 1'b1;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  300ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  400ns
        #100;
        SW1 = 1'b1;
        SW2 = 1'b0;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  500ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  600ns
        #100;
        SW2 = 1'b1;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  700ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  800ns
        #100;
        SW0 = 1'b1;
        SW1 = 1'b0;
        SW2 = 1'b0;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  900ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  1000ns
        #100;
        SW2 = 1'b1;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  1100ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  1200ns
        #100;
        SW1 = 1'b1;
        SW2 = 1'b0;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  1300ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  1400ns
        #100;
        SW2 = 1'b1;
        SW3 = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  1500ns
        #100;
        SW3 = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  1600ns
        #100;
        SW0 = 1'b0;
        SW1 = 1'b0;
        SW2 = 1'b0;
        SW3 = 1'b0;
    end

    task CHECK_LD0;
        input NEXT_LD0;

        #0 begin
            if (NEXT_LD0 !== LD0) begin
                $display("Error at time=%dns LD0=%b, expected=%b", $time, LD0, NEXT_LD0);
                $fdisplay(TX_FILE, "Error at time=%dns LD0=%b, expected=%b", $time, LD0, NEXT_LD0);
                $fflush(TX_FILE);
                TX_ERROR = TX_ERROR + 1;
            end
        end
    endtask

endmodule

