{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 16:28:33 2024 " "Info: Processing started: Thu Jun 06 16:28:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Muti_Cycle_Processor_FPGA -c Muti_Cycle_Processor_FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Muti_Cycle_Processor_FPGA -c Muti_Cycle_Processor_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Verilog1.v(288) " "Warning (10273): Verilog HDL warning at Verilog1.v(288): extended using \"x\" or \"z\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:/Users/ACER/Downloads/Verilog1.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file C:/Users/ACER/Downloads/Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muti_Cycle_Processor_FPGA " "Info: Found entity 1: Muti_Cycle_Processor_FPGA" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_Multi_cycle_Processor " "Info: Found entity 2: Datapath_Multi_cycle_Processor" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Mux_5_bit " "Info: Found entity 3: Mux_5_bit" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Sign_Extension " "Info: Found entity 4: Sign_Extension" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Program_Counter " "Info: Found entity 5: Program_Counter" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Info: Found entity 6: alu" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 92 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Register_File " "Info: Found entity 7: Register_File" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 holding_reg " "Info: Found entity 8: holding_reg" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 180 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Mux_32_bit " "Info: Found entity 9: Mux_32_bit" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 203 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_2 " "Info: Found entity 10: shift_left_2" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 210 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 concate " "Info: Found entity 11: concate" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Mux4_32_bit " "Info: Found entity 12: Mux4_32_bit" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 224 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 shift_left_2_28bit " "Info: Found entity 13: shift_left_2_28bit" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Data_Memory " "Info: Found entity 14: Data_Memory" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 237 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 hex_ssd " "Info: Found entity 15: hex_ssd" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Muti_Cycle_Processor_FPGA " "Info: Elaborating entity \"Muti_Cycle_Processor_FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C0 " "Info: Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C0\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "C0" { Text "C:/Users/ACER/Downloads/Verilog1.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Multi_cycle_Processor Datapath_Multi_cycle_Processor:DUT " "Info: Elaborating entity \"Datapath_Multi_cycle_Processor\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "DUT" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp1" { Text "C:/Users/ACER/Downloads/Verilog1.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_bit Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2 " "Info: Elaborating entity \"Mux_32_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Mux_32_bit:comp2\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp2" { Text "C:/Users/ACER/Downloads/Verilog1.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3 " "Info: Elaborating entity \"Data_Memory\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp3" { Text "C:/Users/ACER/Downloads/Verilog1.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Verilog1.v(295) " "Warning (10175): Verilog HDL warning at Verilog1.v(295): ignoring unsupported system task" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 295 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_reg Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4 " "Info: Elaborating entity \"holding_reg\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp4\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp4" { Text "C:/Users/ACER/Downloads/Verilog1.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7 " "Info: Elaborating entity \"Register_File\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp7" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_1 Verilog1.v(153) " "Warning (10235): Verilog HDL Always Construct warning at Verilog1.v(153): variable \"read_addr_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_1 Verilog1.v(156) " "Warning (10235): Verilog HDL Always Construct warning at Verilog1.v(156): variable \"read_addr_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_2 Verilog1.v(163) " "Warning (10235): Verilog HDL Always Construct warning at Verilog1.v(163): variable \"read_addr_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_2 Verilog1.v(166) " "Warning (10235): Verilog HDL Always Construct warning at Verilog1.v(166): variable \"read_addr_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Verilog1.v(175) " "Warning (10175): Verilog HDL warning at Verilog1.v(175): ignoring unsupported system task" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 175 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_bit Datapath_Multi_cycle_Processor:DUT\|Mux_5_bit:comp8 " "Info: Elaborating entity \"Mux_5_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Mux_5_bit:comp8\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp8" { Text "C:/Users/ACER/Downloads/Verilog1.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension Datapath_Multi_cycle_Processor:DUT\|Sign_Extension:comp9 " "Info: Elaborating entity \"Sign_Extension\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Sign_Extension:comp9\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp9" { Text "C:/Users/ACER/Downloads/Verilog1.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 Datapath_Multi_cycle_Processor:DUT\|shift_left_2:comp10 " "Info: Elaborating entity \"shift_left_2\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|shift_left_2:comp10\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp10" { Text "C:/Users/ACER/Downloads/Verilog1.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_32_bit Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp14 " "Info: Elaborating entity \"Mux4_32_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|Mux4_32_bit:comp14\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp14" { Text "C:/Users/ACER/Downloads/Verilog1.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_Multi_cycle_Processor:DUT\|alu:comp15 " "Info: Elaborating entity \"alu\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|alu:comp15\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp15" { Text "C:/Users/ACER/Downloads/Verilog1.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero Verilog1.v(109) " "Warning (10240): Verilog HDL Always Construct warning at Verilog1.v(109): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 109 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero Verilog1.v(109) " "Info (10041): Inferred latch for \"zero\" at Verilog1.v(109)" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2_28bit Datapath_Multi_cycle_Processor:DUT\|shift_left_2_28bit:comp17 " "Info: Elaborating entity \"shift_left_2_28bit\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|shift_left_2_28bit:comp17\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp17" { Text "C:/Users/ACER/Downloads/Verilog1.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concate Datapath_Multi_cycle_Processor:DUT\|concate:comp18 " "Info: Elaborating entity \"concate\" for hierarchy \"Datapath_Multi_cycle_Processor:DUT\|concate:comp18\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "comp18" { Text "C:/Users/ACER/Downloads/Verilog1.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~0 " "Warning: Inferred RAM node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "Regfile~0" { Text "C:/Users/ACER/Downloads/Verilog1.v" 131 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~34 " "Warning: Inferred RAM node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~34\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "Regfile~34" { Text "C:/Users/ACER/Downloads/Verilog1.v" 131 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory " "Info: RAM logic \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory\" is uninferred due to asynchronous read logic" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "DMemory" { Text "C:/Users/ACER/Downloads/Verilog1.v" 242 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif " "Info: Parameter INIT_FILE set to db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "C:/Users/ACER/Downloads/Verilog1.v" "Regfile~0" { Text "C:/Users/ACER/Downloads/Verilog1.v" 131 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~34 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|Regfile~34\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif " "Info: Parameter INIT_FILE set to db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "C:/Users/ACER/Downloads/Verilog1.v" "Regfile~34" { Text "C:/Users/ACER/Downloads/Verilog1.v" 131 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0 " "Info: Instantiated megafunction \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Muti_Cycle_Processor_FPGA.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqm1 " "Info: Found entity 1: altsyncram_vqm1" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_1\|altsyncram_vqm1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a26 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 870 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a27 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a28 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a29 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a30 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a31 " "Warning (14320): Synthesized away node \"Datapath_Multi_cycle_Processor:DUT\|Register_File:comp7\|altsyncram:Regfile_rtl_0\|altsyncram_vqm1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_vqm1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/task3/db/altsyncram_vqm1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 46 0 0 } } { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "426 100 " "Info: 426 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[26\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[26\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[27\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[27\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[28\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[28\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[29\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[29\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[30\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[30\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[31\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp5\|output_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[31\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|holding_reg:comp16\|output_data\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1338 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1338\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~826 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~826\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~314 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~314\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1850 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1850\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~698 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~698\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1210 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1210\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~186 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~186\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1722 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1722\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1082 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1082\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~570 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~570\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~58 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~58\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1594 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1594\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~954 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~954\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1466 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1466\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~442 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~442\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1978 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1978\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~730 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~730\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1242 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1242\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~218 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~218\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1754 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1754\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1370 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1370\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~858 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~858\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~346 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~346\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1882 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1882\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1114 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~602 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~602\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~90 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~90\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1626 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1626\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~986 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~986\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1498 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1498\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~474 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~474\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2010 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~666 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~666\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1178 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1178\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~154 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~154\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1690 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1690\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1306 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1306\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~794 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~794\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~282 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~282\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1818 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1818\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1050 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1050\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~538 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~538\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~26 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1562 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1562\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~922 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~922\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1434 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1434\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~410 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~410\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1946 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1946\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1402 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1402\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~890 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~890\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~378 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~378\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1914 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1914\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~762 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~762\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1274 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1274\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~250 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~250\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1786 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1786\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1146 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1146\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~634 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~634\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~122 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~122\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1658 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1658\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1018 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1018\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1530 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1530\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~506 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~506\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2042 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~2042\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[26\] " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Program_Counter:comp1\|PC_out\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1243 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1243\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~731 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~731\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~219 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~219\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1755 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1755\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~699 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~699\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1211 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1211\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~187 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~187\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1723 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1723\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1179 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1179\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~667 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~667\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~155 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~155\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1691 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1691\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~763 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~763\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1275 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1275\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~251 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~251\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1787 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1787\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~827 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~827\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1339 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1339\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~315 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~315\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1851 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1851\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1371 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~1371\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~859 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~859\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~347 " "Info: Register \"Datapath_Multi_cycle_Processor:DUT\|Data_Memory:comp3\|DMemory~347\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Year 3/Semester 2/DSD/lab/week7/task3/Muti_Cycle_Processor_FPGA.map.smsg " "Info: Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week7/task3/Muti_Cycle_Processor_FPGA.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "C:/Users/ACER/Downloads/Verilog1.v" "" { Text "C:/Users/ACER/Downloads/Verilog1.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3573 " "Info: Implemented 3573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3417 " "Info: Implemented 3417 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Info: Implemented 52 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 16:28:36 2024 " "Info: Processing ended: Thu Jun 06 16:28:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
