# gateand (module)

### Author : Md. Nayem Hasan (nayem90375@gmail.com)

## TOP IO
<img src="./gateand_top.svg">

## Description

Write a markdown documentation for this systemverilog module:

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
||interface||||
