-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\mw_ssrconverter\mw_ssrconverter_src_Vector_to_SSR_block.vhd
-- Created: 2020-12-22 10:57:15
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: mw_ssrconverter_src_Vector_to_SSR_block
-- Source Path: mw_ssrconverter/SSR Subset Converter/SSR Serializer Real/Vector to SSR
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.mw_ssrconverter_src_SSR_Subset_Converter_pkg.ALL;

ENTITY mw_ssrconverter_src_Vector_to_SSR_block IS
  PORT( Vector                            :   IN    vector_of_std_logic_vector16(0 TO 7);  -- uint16 [8]
        SSR                               :   OUT   std_logic_vector(127 DOWNTO 0)  -- ufix128
        );
END mw_ssrconverter_src_Vector_to_SSR_block;


ARCHITECTURE rtl OF mw_ssrconverter_src_Vector_to_SSR_block IS

  -- Signals
  SIGNAL Vector_7                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_6                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_5                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_4                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_3                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_2                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_1                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Vector_0                         : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Concat_out1                  : unsigned(127 DOWNTO 0);  -- ufix128

BEGIN
  Vector_7 <= unsigned(Vector(7));

  Vector_6 <= unsigned(Vector(6));

  Vector_5 <= unsigned(Vector(5));

  Vector_4 <= unsigned(Vector(4));

  Vector_3 <= unsigned(Vector(3));

  Vector_2 <= unsigned(Vector(2));

  Vector_1 <= unsigned(Vector(1));

  Vector_0 <= unsigned(Vector(0));

  Bit_Concat_out1 <= Vector_7 & Vector_6 & Vector_5 & Vector_4 & Vector_3 & Vector_2 & Vector_1 & Vector_0;

  SSR <= std_logic_vector(Bit_Concat_out1);

END rtl;

