{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713382012376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713382012376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:26:52 2024 " "Processing started: Wed Apr 17 16:26:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713382012376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382012376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv02 -c atv02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv02 -c atv02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382012376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713382012549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713382012549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018713 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema-behavior " "Found design unit 1: Sistema-behavior" {  } { { "Sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocooperacional.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file blocooperacional.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperacional-behavior " "Found design unit 1: blocoOperacional-behavior" {  } { { "blocoOperacional.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperacional " "Found entity 1: blocoOperacional" {  } { { "blocoOperacional.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-behavior " "Found design unit 1: Somador-behavior" {  } { { "Somador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Somador.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Somador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine_controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file statemachine_controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine_ControlUnit-behavior " "Found design unit 1: StateMachine_ControlUnit-behavior" {  } { { "StateMachine_ControlUnit.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/StateMachine_ControlUnit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine_ControlUnit " "Found entity 1: StateMachine_ControlUnit" {  } { { "StateMachine_ControlUnit.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/StateMachine_ControlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentsdecoder_5bitstodec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentsdecoder_5bitstodec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentsDecoder_5bitsToDec-behavior " "Found design unit 1: SevenSegmentsDecoder_5bitsToDec-behavior" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentsDecoder_5bitsToDec " "Found entity 1: SevenSegmentsDecoder_5bitsToDec" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentsdecoder_4bitstodec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentsdecoder_4bitstodec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentsDecoder_4bitsToDec-behavior " "Found design unit 1: SevenSegmentsDecoder_4bitsToDec-behavior" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentsDecoder_4bitsToDec " "Found entity 1: SevenSegmentsDecoder_4bitsToDec" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/registrador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-behavior " "Found design unit 1: multiplexador-behavior" {  } { { "multiplexador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/multiplexador.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/multiplexador.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod8counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mod8counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mod8Counter-behavior " "Found design unit 1: Mod8Counter-behavior" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Mod8Counter.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mod8Counter " "Found entity 1: Mod8Counter" {  } { { "Mod8Counter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Mod8Counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behavior " "Found design unit 1: ClockDivider-behavior" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsomador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsomador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSomador " "Found entity 1: testSomador" {  } { { "testSomador.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT39A/pratica02/testSomador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382018729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382018729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arquitetura " "Elaborating entity \"arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "arquitetura.vhdl" "ent" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider entrada:ent\|ClockDivider:CD01 " "Elaborating entity \"ClockDivider\" for hierarchy \"entrada:ent\|ClockDivider:CD01\"" {  } { { "entrada.vhdl" "CD01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/entrada.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "oscillator clockdivider.vhdl(15) " "VHDL Signal Declaration warning at clockdivider.vhdl(15): used explicit default value for signal \"oscillator\" because signal was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "newfrequency clockdivider.vhdl(16) " "VHDL Signal Declaration warning at clockdivider.vhdl(16): used explicit default value for signal \"newfrequency\" because signal was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "halfPeriod clockdivider.vhdl(23) " "VHDL Variable Declaration warning at clockdivider.vhdl(23): used initial value expression for variable \"halfPeriod\" because variable was never assigned a value" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oscillator clockdivider.vhdl(23) " "VHDL Process Statement warning at clockdivider.vhdl(23): signal \"oscillator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "newfrequency clockdivider.vhdl(23) " "VHDL Process Statement warning at clockdivider.vhdl(23): signal \"newfrequency\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockdivider.vhdl(35) " "VHDL Process Statement warning at clockdivider.vhdl(35): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockdivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/clockdivider.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 "|arquitetura|entrada:ent|ClockDivider:CD01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sistema Sistema:sis " "Elaborating entity \"Sistema\" for hierarchy \"Sistema:sis\"" {  } { { "arquitetura.vhdl" "sis" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine_ControlUnit Sistema:sis\|StateMachine_ControlUnit:FSM01 " "Elaborating entity \"StateMachine_ControlUnit\" for hierarchy \"Sistema:sis\|StateMachine_ControlUnit:FSM01\"" {  } { { "Sistema.vhdl" "FSM01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoOperacional Sistema:sis\|blocoOperacional:blocoOp " "Elaborating entity \"blocoOperacional\" for hierarchy \"Sistema:sis\|blocoOperacional:blocoOp\"" {  } { { "Sistema.vhdl" "blocoOp" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador Sistema:sis\|blocoOperacional:blocoOp\|multiplexador:mux1 " "Elaborating entity \"multiplexador\" for hierarchy \"Sistema:sis\|blocoOperacional:blocoOp\|multiplexador:mux1\"" {  } { { "blocoOperacional.vhdl" "mux1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador Sistema:sis\|blocoOperacional:blocoOp\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"Sistema:sis\|blocoOperacional:blocoOp\|registrador:regA\"" {  } { { "blocoOperacional.vhdl" "regA" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Sistema:sis\|blocoOperacional:blocoOp\|ULA:alu1 " "Elaborating entity \"ULA\" for hierarchy \"Sistema:sis\|blocoOperacional:blocoOp\|ULA:alu1\"" {  } { { "blocoOperacional.vhdl" "alu1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/blocoOperacional.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Sistema:sis\|blocoOperacional:blocoOp\|ULA:alu1\|Somador:sum01 " "Elaborating entity \"Somador\" for hierarchy \"Sistema:sis\|blocoOperacional:blocoOp\|ULA:alu1\|Somador:sum01\"" {  } { { "ULA.vhdl" "sum01" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/ULA.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod8Counter Sistema:sis\|Mod8Counter:m8c " "Elaborating entity \"Mod8Counter\" for hierarchy \"Sistema:sis\|Mod8Counter:m8c\"" {  } { { "Sistema.vhdl" "m8c" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/Sistema.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:sai " "Elaborating entity \"saida\" for hierarchy \"saida:sai\"" {  } { { "arquitetura.vhdl" "sai" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentsDecoder_4bitsToDec saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA " "Elaborating entity \"SevenSegmentsDecoder_4bitsToDec\" for hierarchy \"saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\"" {  } { { "saida.vhdl" "outA" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentsDecoder_5bitsToDec saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU " "Elaborating entity \"SevenSegmentsDecoder_5bitsToDec\" for hierarchy \"saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\"" {  } { { "saida.vhdl" "outALU" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/saida.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382018792 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|Div0\"" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713382019106 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|SevenSegmentsDecoder_4bitsToDec:outB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|SevenSegmentsDecoder_4bitsToDec:outB\|Div0\"" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713382019106 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|Div0\"" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713382019106 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713382019106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|lpm_divide:Div0\"" {  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382019153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|lpm_divide:Div0 " "Instantiated megafunction \"saida:sai\|SevenSegmentsDecoder_4bitsToDec:outA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019153 ""}  } { { "SevenSegmentsDecoder_4bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_4bitsToDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713382019153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382019185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382019185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382019185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382019185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382019201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382019201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382019232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382019232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713382019264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382019264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|lpm_divide:Div0\"" {  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382019280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|lpm_divide:Div0 " "Instantiated megafunction \"saida:sai\|SevenSegmentsDecoder_5bitsToDec:outALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713382019280 ""}  } { { "SevenSegmentsDecoder_5bitsToDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/SevenSegmentsDecoder_5bitsToDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713382019280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InpA_ssD\[1\] GND " "Pin \"InpA_ssD\[1\]\" is stuck at GND" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpA_ssD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InpA_ssD\[2\] GND " "Pin \"InpA_ssD\[2\]\" is stuck at GND" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpA_ssD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InpA_ssD\[6\] VCC " "Pin \"InpA_ssD\[6\]\" is stuck at VCC" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpA_ssD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InpB_ssD\[1\] GND " "Pin \"InpB_ssD\[1\]\" is stuck at GND" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpB_ssD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InpB_ssD\[2\] GND " "Pin \"InpB_ssD\[2\]\" is stuck at GND" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpB_ssD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InpB_ssD\[6\] VCC " "Pin \"InpB_ssD\[6\]\" is stuck at VCC" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|InpB_ssD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUOut_ssD\[1\] GND " "Pin \"ALUOut_ssD\[1\]\" is stuck at GND" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica02/arquitetura.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713382019499 "|arquitetura|ALUOut_ssD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713382019499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713382019562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713382019970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713382019970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713382020028 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713382020028 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713382020028 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713382020028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713382020034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:27:00 2024 " "Processing ended: Wed Apr 17 16:27:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713382020034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713382020034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713382020034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713382020034 ""}
