// tests/csr_comprehensive_test.c
#include "test_reporter.h"

// æµ‹è¯•ç»“æœæšä¸¾
typedef enum {
    TEST_PASS = 0,
    TEST_FAIL = 1,
    TEST_SKIP = 2
} TestResult;

// å…¨å±€æµ‹è¯•è®¡æ•°å™¨
unsigned int test_count = 0;
unsigned int pass_count = 0;

// UARTå‘é€å‡½æ•°
void uart_putc(char c) {
    volatile unsigned int *status = (volatile unsigned int *)0x10000004;
    volatile unsigned int *data   = (volatile unsigned int *)0x10000000;
    while (*status & 1); 
    *data = c;
}

void uart_puts(const char *str) {
    while (*str) {
        uart_putc(*str);
        str++;
    }
}

void uart_print_hex(unsigned int n) {
    uart_puts("0x");
    for (int i = 28; i >= 0; i -= 4) {
        unsigned int digit = (n >> i) & 0xF;
        if (digit < 10) uart_putc('0' + digit);
        else uart_putc('A' + digit - 10);
    }
}

void uart_print_decimal(unsigned int n) {
    if (n == 0) {
        uart_putc('0');
        return;
    }

    char buf[10];
    int i = 0;
    while (n > 0) {
        buf[i++] = (n % 10) + '0';
        n = n / 10;
    }
    while (--i >= 0) uart_putc(buf[i]);
}

// æµ‹è¯•æŠ¥å‘Šå‡½æ•°
TestResult report_test(const char *name, unsigned int result, unsigned int expected) {
    test_count++;
    
    uart_puts("Test ");
    uart_print_decimal(test_count);
    uart_puts(": ");
    uart_puts(name);
    uart_puts(" - ");
    
    if (result == expected) {
        uart_puts("PASS");
        pass_count++;
        uart_puts(" âœ“\n");
        return TEST_PASS;
    } else {
        uart_puts("FAIL âœ— (got ");
        uart_print_hex(result);
        uart_puts(", expected ");
        uart_print_hex(expected);
        uart_puts(")\n");
        return TEST_FAIL;
    }
}

// 1. MSCRATCH æµ‹è¯•
TestResult test_mscratch(void) {
    uart_puts("\n=== MSCRATCH Test ===\n");
    
    TestResult overall = TEST_PASS;
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read(CSR_MSCRATCH);
    
    // CSRRW æµ‹è¯•
    unsigned int test_val = 0x12345678;
    unsigned int read_val;
    
    // ä½¿ç”¨csr_swapå®
    read_val = csr_swap(CSR_MSCRATCH, test_val);
    overall |= report_test("CSRRW Atomic Swap", csr_read(CSR_MSCRATCH), test_val);
    
    // CSRRS æµ‹è¯•
    unsigned int set_bits = 0x0000FF00;
    unsigned int expected = test_val | set_bits;
    
    read_val = csr_read_set(CSR_MSCRATCH, set_bits);
    overall |= report_test("CSRRS Set Bits", csr_read(CSR_MSCRATCH), expected);
    
    // CSRRC æµ‹è¯•
    unsigned int clear_bits = 0x0000FF00;
    expected = csr_read(CSR_MSCRATCH) & ~clear_bits;
    
    read_val = csr_read_clear(CSR_MSCRATCH, clear_bits);
    overall |= report_test("CSRRC Clear Bits", csr_read(CSR_MSCRATCH), expected);
    
    // ç«‹å³æ•°ç‰ˆæœ¬æµ‹è¯•
    read_val = csr_swap_imm(CSR_MSCRATCH, 0x5A);
    overall |= report_test("CSRRWI Write Immediate", read_val, expected);
    
    read_val = csr_read(CSR_MSCRATCH);
    overall |= report_test("CSRRWI Read Back", read_val, 0x5A);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write(CSR_MSCRATCH, original);
    
    return overall;
}

// 2. MSTATUS æµ‹è¯•
TestResult test_mstatus(void) {
    uart_puts("\n=== MSTATUS Test ===\n");
    
    TestResult overall = TEST_PASS;
    unsigned int original, read_val;
    
    // ä¿å­˜åŸå§‹å€¼
    original = csr_read(CSR_MSTATUS);
    
    // æµ‹è¯•MIEä½ (bit 3)
    csr_set(CSR_MSTATUS, 0x8);  // è®¾ç½®MIE
    read_val = csr_read(CSR_MSTATUS);
    overall |= report_test("Set MIE Bit", read_val & 0x8, 0x8);
    
    csr_clear(CSR_MSTATUS, 0x8);  // æ¸…é™¤MIE
    read_val = csr_read(CSR_MSTATUS);
    overall |= report_test("Clear MIE Bit", read_val & 0x8, 0x0);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write(CSR_MSTATUS, original);
    
    return overall;
}

// 3. MTVEC æµ‹è¯•
TestResult test_mtvec(void) {
    uart_puts("\n=== MTVEC Test ===\n");
    
    TestResult overall = TEST_PASS;
    unsigned int original, read_val;
    
    original = csr_read(CSR_MTVEC);
    
    // å†™å…¥æ–°å€¼
    unsigned int new_vec = 0x200;
    csr_write(CSR_MTVEC, new_vec);
    read_val = csr_read(CSR_MTVEC);
    
    // MTVECåº”è¯¥å¯¹é½åˆ°4å­—èŠ‚è¾¹ç•Œ
    overall |= report_test("MTVEC Write", read_val, new_vec & 0xFFFFFFFC);
    
    // æ¢å¤
    csr_write(CSR_MTVEC, original);
    
    return overall;
}

// 4. ä¸­æ–­ä½¿èƒ½å¯„å­˜å™¨æµ‹è¯•
TestResult test_interrupt_registers(void) {
    uart_puts("\n=== Interrupt Register Test ===\n");
    
    TestResult overall = TEST_PASS;
    unsigned int original_mie, read_val;
    
    // æµ‹è¯•MIEå¯„å­˜å™¨
    original_mie = csr_read(CSR_MIE);
    
    // è®¾ç½®å®šæ—¶å™¨ä¸­æ–­ä½¿èƒ½ (MTIE, bit 7)
    csr_set(CSR_MIE, 0x80);
    read_val = csr_read(CSR_MIE);
    overall |= report_test("Set MTIE", read_val & 0x80, 0x80);
    
    // è®¾ç½®è½¯ä»¶ä¸­æ–­ä½¿èƒ½ (MSIE, bit 3)
    csr_set(CSR_MIE, 0x8);
    read_val = csr_read(CSR_MIE);
    overall |= report_test("Set MSIE", read_val & 0x8, 0x8);
    
    // æ¸…é™¤æ‰€æœ‰ä¸­æ–­ä½¿èƒ½
    csr_clear(CSR_MIE, 0xFFFFFFFF);
    read_val = csr_read(CSR_MIE);
    overall |= report_test("Clear All MIE", read_val, 0x0);
    
    // æ¢å¤
    csr_write(CSR_MIE, original_mie);
    
    return overall;
}

// 5. MEPC/MCAUSE/MTVAL æµ‹è¯•
TestResult test_exception_registers(void) {
    uart_puts("\n=== Exception Register Test ===\n");
    
    TestResult overall = TEST_PASS;
    unsigned int test_pc = 0x1000;
    unsigned int test_cause = 0xB;  // ECALL
    unsigned int test_tval = 0xDEADBEEF;
    
    // æµ‹è¯•MEPC
    csr_write(CSR_MEPC, test_pc);
    unsigned int read_mepc = csr_read(CSR_MEPC);
    overall |= report_test("MEPC Write/Read", read_mepc, test_pc & 0xFFFFFFFC);
    
    // æµ‹è¯•MCAUSE
    csr_write(CSR_MCAUSE, test_cause);
    unsigned int read_mcause = csr_read(CSR_MCAUSE);
    overall |= report_test("MCAUSE Write/Read", read_mcause, test_cause);
    
    // æµ‹è¯•MTVAL
    csr_write(CSR_MTVAL, test_tval);
    unsigned int read_mtval = csr_read(CSR_MTVAL);
    overall |= report_test("MTVAL Write/Read", read_mtval, test_tval);
    
    return overall;
}

// 6. å®šæ—¶å™¨CSRæµ‹è¯•
TestResult test_timer_csr(void) {
    uart_puts("\n=== Timer CSR Test ===\n");
    
    TestResult overall = TEST_PASS;
    
    // è®¾ç½®mtimecmp (é€šè¿‡å†…å­˜æ˜ å°„æ–¹å¼)
    volatile unsigned int *mtimecmp = (volatile unsigned int *)0x20000008;
    unsigned int test_cmp = 1000;
    *mtimecmp = test_cmp;
    
    uart_puts("Set mtimecmp to ");
    uart_print_decimal(test_cmp);
    uart_puts(" - MANUAL CHECK REQUIRED\n");
    
    // æ³¨ï¼šmtimeæ˜¯åªè¯»å¯„å­˜å™¨ï¼Œé€šè¿‡å†…å­˜æ˜ å°„è®¿é—®
    volatile unsigned int *mtime = (volatile unsigned int *)0x20000000;
    unsigned int time_val = *mtime;
    
    uart_puts("Current mtime: ");
    uart_print_decimal(time_val);
    uart_puts("\n");
    
    return TEST_SKIP;  // å®šæ—¶å™¨æµ‹è¯•éœ€è¦æ—¶é—´ï¼Œæ ‡è®°ä¸ºè·³è¿‡
}

// 7. ç³»ç»ŸæŒ‡ä»¤æµ‹è¯• (ECALL/EBREAK)
TestResult test_system_instructions(void) {
    uart_puts("\n=== System Instruction Test ===\n");
    
    TestResult overall = TEST_PASS;
    
    // æ³¨æ„ï¼šECALLå’ŒEBREAKä¼šè§¦å‘å¼‚å¸¸ï¼Œéœ€è¦å¼‚å¸¸å¤„ç†ç¨‹åºæ”¯æŒ
    // è¿™é‡Œæˆ‘ä»¬åªæ˜¯ç®€å•æµ‹è¯•å®ƒä»¬èƒ½å¦æ‰§è¡Œè€Œä¸å´©æºƒ
    
    uart_puts("Testing ECALL (will trigger exception)... ");
    
    // ä¿å­˜å½“å‰MEPC
    unsigned int saved_mepc = csr_read(CSR_MEPC);
    
    // è®¾ç½®å¼‚å¸¸è¿”å›åœ°å€
    unsigned int return_addr = 0;
    asm volatile("1: la %0, 1b" : "=r"(return_addr));
    csr_write(CSR_MEPC, return_addr + 4);
    
    // æ‰§è¡ŒECALL
    asm volatile("ecall");
    
    uart_puts("ECALL executed (if you see this, exception handler worked)\n");
    overall |= report_test("ECALL Execution", 1, 1);
    
    // æ¢å¤MEPC
    csr_write(CSR_MEPC, saved_mepc);
    
    return overall;
}

// 8. ç»¼åˆCSRæ“ä½œæµ‹è¯•
TestResult test_csr_operations(void) {
    uart_puts("\n=== Comprehensive CSR Operation Test ===\n");
    
    TestResult overall = TEST_PASS;
    
    // æµ‹è¯•å„ç§CSRæ“ä½œç»„åˆ
    unsigned int csr_value;
    unsigned int original = csr_read(CSR_MSCRATCH);
    
    // åŸå­äº¤æ¢
    csr_value = csr_swap(CSR_MSCRATCH, 0xA5A5A5A5);
    overall |= report_test("CSRRW Atomic Swap", csr_read(CSR_MSCRATCH), 0xA5A5A5A5);
    
    // åŸå­è®¾ç½®ä½
    csr_value = csr_read_set(CSR_MSCRATCH, 0x0000FFFF);
    overall |= report_test("CSRRS Set Bits", csr_read(CSR_MSCRATCH), 0xA5A5FFFF);
    
    // åŸå­æ¸…é™¤ä½
    csr_value = csr_read_clear(CSR_MSCRATCH, 0xFFFF0000);
    overall |= report_test("CSRRC Clear Bits", csr_read(CSR_MSCRATCH), 0x0000FFFF);
    
    // ç«‹å³æ•°ç‰ˆæœ¬æµ‹è¯•
    unsigned int imm_value;
    
    imm_value = csr_swap_imm(CSR_MSCRATCH, 0x3C);
    overall |= report_test("CSRRWI Immediate Write", csr_read(CSR_MSCRATCH), 0x3C);
    
    imm_value = csr_read_set_imm(CSR_MSCRATCH, 0xC3);
    overall |= report_test("CSRRSI Immediate Set", csr_read(CSR_MSCRATCH), 0xFF);
    
    imm_value = csr_read_clear_imm(CSR_MSCRATCH, 0x0F);
    overall |= report_test("CSRRCI Immediate Clear", csr_read(CSR_MSCRATCH), 0xF0);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write(CSR_MSCRATCH, original);
    
    return overall;
}

// æµ‹è¯•æ€»ç»“
void test_summary(void) {
    uart_puts("\n=== CSR Test Summary ===\n");
    uart_puts("Total Tests: ");
    uart_print_decimal(test_count);
    uart_puts("\nPassed Tests: ");
    uart_print_decimal(pass_count);
    uart_puts("\nFailed Tests: ");
    uart_print_decimal(test_count - pass_count);
    uart_puts("\n\n");
    
    if (pass_count == test_count) {
        uart_puts("ğŸ‰ ALL CSR TESTS PASSED! ğŸ‰\n");
        uart_puts("CSR_FULL_TEST_PASS\n");
    } else {
        uart_puts("âŒ SOME TESTS FAILED âŒ\n");
        uart_puts("CSR_TEST_FAIL\n");
    }
}

// ä¸»æµ‹è¯•å‡½æ•°
void main() {
    uart_puts("\n");
    uart_puts("========================================\n");
    uart_puts("   BearCore-V CSR Comprehensive Test   \n");
    uart_puts("========================================\n");
    
    // åˆå§‹åŒ–CSRå¯„å­˜å™¨
    uart_puts("\nInitializing CSR registers...\n");
    
    // è¿è¡Œæ‰€æœ‰æµ‹è¯•
    test_mscratch();
    test_mstatus();
    test_mtvec();
    test_interrupt_registers();
    test_exception_registers();
    test_timer_csr();
    test_system_instructions();
    test_csr_operations();
    
    // æ˜¾ç¤ºæµ‹è¯•æ€»ç»“
    test_summary();
    
    // æœ€ç»ˆçŠ¶æ€æŠ¥å‘Š
    uart_puts("\n=== Final CSR State ===\n");
    uart_puts("MSTATUS: "); uart_print_hex(csr_read(CSR_MSTATUS)); uart_puts("\n");
    uart_puts("MISA:    "); uart_print_hex(csr_read(CSR_MISA)); uart_puts("\n");
    uart_puts("MIE:     "); uart_print_hex(csr_read(CSR_MIE)); uart_puts("\n");
    uart_puts("MTVEC:   "); uart_print_hex(csr_read(CSR_MTVEC)); uart_puts("\n");
    uart_puts("MSCRATCH:"); uart_print_hex(csr_read(CSR_MSCRATCH)); uart_puts("\n");
    uart_puts("MEPC:    "); uart_print_hex(csr_read(CSR_MEPC)); uart_puts("\n");
    uart_puts("MCAUSE:  "); uart_print_hex(csr_read(CSR_MCAUSE)); uart_puts("\n");
    uart_puts("MTVAL:   "); uart_print_hex(csr_read(CSR_MTVAL)); uart_puts("\n");
    
    uart_puts("\nCSR Test Complete. Halting.\n");
    
    while(1);
}