// Seed: 1542823582
module module_0;
  tri id_1 = (1);
  assign id_1 = id_1;
  assign id_1 = 1'b0;
  assign id_1 = id_1 - 1;
  wor id_2;
  always @(1 or 1) $display(1'b0, 1 - id_1, id_2, id_2);
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output wire id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  tri0 id_5,
    input  tri1 id_6,
    input  wor  id_7,
    input  tri1 id_8
);
  always @(1'b0 == 1 or posedge id_0 - id_3 or posedge 1 - 1'b0) $display(1'd0, 1);
  module_0();
endmodule
