-- generated by newgenasym Thu Jul 19 16:37:27 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \at-106\ is
    port (    
	\+vcc\:    INOUT  STD_LOGIC;    
	\-vcc\:    INOUT  STD_LOGIC;    
	C1:        INOUT  STD_LOGIC;    
	C16:       INOUT  STD_LOGIC;    
	C2:        INOUT  STD_LOGIC;    
	C32:       INOUT  STD_LOGIC;    
	C4:        INOUT  STD_LOGIC;    
	C8:        INOUT  STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND10:     IN     STD_LOGIC;    
	GND11:     IN     STD_LOGIC;    
	GND12:     IN     STD_LOGIC;    
	GND13:     IN     STD_LOGIC;    
	GND14:     IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	GND7:      IN     STD_LOGIC;    
	GND8:      IN     STD_LOGIC;    
	GND9:      IN     STD_LOGIC;    
	RF1:       INOUT  STD_LOGIC;    
	RF2:       INOUT  STD_LOGIC);
end \at-106\;
