// Seed: 59681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(posedge 1) id_4)
  else $display;
  id_6(
      .id_0(1), .id_1(id_4)
  );
  wire id_7, id_8;
  id_9(
      .id_0((id_6)), .id_1(id_6), .id_2(id_2 ** id_2), .id_3(1'h0)
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2
);
  wor id_4 = 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
