Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v" into library work
Parsing module <registerFile>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" into library work
Parsing module <programCounter>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" into library work
Parsing module <instructionRegister>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\functionalUnit.v" into library work
Parsing module <functionalUnit>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v" into library work
Parsing module <cpuControlLogic>.
WARNING:HDLCompiler:327 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v" Line 111: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuDatapath.v" into library work
Parsing module <cpuDatapath>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuController.v" into library work
Parsing module <cpuController>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v" Line 56: Result of 16-bit expression is truncated to fit in 6-bit target.

Elaborating module <cpuController>.

Elaborating module <instructionRegister>.
WARNING:HDLCompiler:91 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" Line 46: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" Line 47: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" Line 48: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" Line 49: Signal <IR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:327 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v" Line 111: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <cpuControlLogic>.
WARNING:HDLCompiler:91 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v" Line 100: Signal <firstInstruction> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <programCounter>.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" Line 73: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" Line 76: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" Line 79: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:189 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v" Line 65: Size mismatch in connection of port <PC>. Formal port size is 6-bit while actual signal size is 16-bit.

Elaborating module <cpuDatapath>.

Elaborating module <registerFile>.

Elaborating module <functionalUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <cpuController>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuController.v".
    Summary:
	no macro.
Unit <cpuController> synthesized.

Synthesizing Unit <instructionRegister>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <opcode<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcode<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcode<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DA<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DA<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DA<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DA<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AA<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AA<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AA<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AA<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcode<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
Unit <instructionRegister> synthesized.

Synthesizing Unit <cpuControlLogic>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v".
    Found 1-bit register for signal <S>.
    Found 1-bit register for signal <firstInstruction>.
    Found 4-bit comparator lessequal for signal <n0006> created at line 122
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <cpuControlLogic> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v".
WARNING:Xst:647 - Input <A<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <instructionAddress>.
    Found 8-bit adder for signal <n0020> created at line 73.
    Found 6-bit adder for signal <instructionAddress[5]_GND_21_o_add_7_OUT> created at line 79.
    Found 2-bit comparator equal for signal <BC[1]_GND_21_o_equal_6_o> created at line 70
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <programCounter> synthesized.

Synthesizing Unit <cpuDatapath>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuDatapath.v".
    Found 16-bit 4-to-1 multiplexer for signal <result> created at line 64.
    Found 1-bit tristate buffer for signal <MemInOut<15>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<14>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<13>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<12>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<11>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<10>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<9>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<8>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<7>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<6>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<5>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<4>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<3>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<2>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<1>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<0>> created at line 61
    Summary:
	inferred   2 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpuDatapath> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v".
    Found 16-bit register for signal <Aout>.
    Found 16-bit register for signal <Bout>.
    Found 16-bit register for signal <Dout>.
    Found 256-bit register for signal <n0040[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <AA[3]_userRegisters[15][15]_wide_mux_4_OUT> created at line 51.
    Found 16-bit 16-to-1 multiplexer for signal <BA[3]_userRegisters[15][15]_wide_mux_5_OUT> created at line 52.
    Found 16-bit 16-to-1 multiplexer for signal <DA[3]_userRegisters[15][15]_wide_mux_6_OUT> created at line 53.
    Summary:
	inferred 304 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <registerFile> synthesized.

Synthesizing Unit <functionalUnit>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\functionalUnit.v".
    Found 17-bit subtractor for signal <inS[15]_inT[15]_sub_2_OUT> created at line 53.
    Found 17-bit adder for signal <inS[15]_inT[15]_add_0_OUT> created at line 51.
    Found 17-bit 8-to-1 multiplexer for signal <tempResult> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <functionalUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 17-bit addsub                                         : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 16-bit register                                       : 3
 256-bit register                                      : 1
 6-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <programCounter>.
The following registers are absorbed into counter <instructionAddress>: 1 register on signal <instructionAddress>.
Unit <programCounter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit addsub                                         : 1
 6-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 306
 Flip-Flops                                            : 306
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <instructionRegister> ...

Optimizing unit <CPU> ...

Optimizing unit <programCounter> ...

Optimizing unit <cpuControlLogic> ...

Optimizing unit <registerFile> ...

Optimizing unit <functionalUnit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 312
 Flip-Flops                                            : 312

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 826
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 2
#      LUT4                        : 43
#      LUT5                        : 268
#      LUT6                        : 309
#      MUXCY                       : 20
#      MUXF7                       : 102
#      MUXF8                       : 48
#      XORCY                       : 22
# FlipFlops/Latches                : 328
#      FD                          : 258
#      FDE                         : 48
#      FDRE                        : 6
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 17
#      IOBUF                       : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             312  out of  126800     0%  
 Number of Slice LUTs:                  633  out of  63400     0%  
    Number used as Logic:               633  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    682
   Number with an unused Flip Flop:     370  out of    682    54%  
   Number with an unused LUT:            49  out of    682     7%  
   Number of fully used LUT-FF pairs:   263  out of    682    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    210    23%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)                    | Load  |
-------------------------------------------------+------------------------------------------+-------+
clk                                              | BUFGP                                    | 312   |
enable_to_rom_OBUF(controller/control/Mmux_IL1:O)| NONE(*)(controller/instruction/opcode_15)| 16    |
-------------------------------------------------+------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.932ns (Maximum Frequency: 254.307MHz)
   Minimum input arrival time before clock: 2.780ns
   Maximum output required time after clock: 2.888ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.932ns (frequency: 254.307MHz)
  Total number of paths / destination ports: 10777 / 365
-------------------------------------------------------------------------
Delay:               3.932ns (Levels of Logic = 7)
  Source:            datapath/regFile/Bout_0 (FF)
  Destination:       datapath/regFile/userRegisters_0_242 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: datapath/regFile/Bout_0 to datapath/regFile/userRegisters_0_242
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.478   0.556  datapath/regFile/Bout_0 (datapath/regFile/Bout_0)
     LUT6:I4->O            1   0.124   0.000  datapath/fUnit/Mmux_tempResult1_rs_lut<0> (datapath/fUnit/Mmux_tempResult1_rs_lut<0>)
     MUXCY:S->O            1   0.472   0.000  datapath/fUnit/Mmux_tempResult1_rs_cy<0> (datapath/fUnit/Mmux_tempResult1_rs_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  datapath/fUnit/Mmux_tempResult1_rs_cy<1> (datapath/fUnit/Mmux_tempResult1_rs_cy<1>)
     XORCY:CI->O           1   0.510   0.421  datapath/fUnit/Mmux_tempResult1_rs_xor<2> (datapath/fUnit/Mmux_tempResult1_split<2>)
     LUT6:I5->O            1   0.124   0.421  datapath/Mmux_result93 (datapath/Mmux_result92)
     LUT6:I5->O           16   0.124   0.519  datapath/Mmux_result94 (datapath/result<2>)
     LUT5:I4->O            1   0.124   0.000  datapath/regFile/userRegisters[15][15]_userRegisters[15][15]_mux_29_OUT<50>2 (datapath/regFile/userRegisters[15][15]_userRegisters[15][15]_mux_29_OUT<50>)
     FD:D                      0.030          datapath/regFile/userRegisters_0_50
    ----------------------------------------
    Total                      3.932ns (2.015ns logic, 1.917ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 664 / 264
-------------------------------------------------------------------------
Offset:              2.780ns (Levels of Logic = 4)
  Source:            data_ram<7> (PAD)
  Destination:       datapath/regFile/userRegisters_0_247 (FF)
  Destination Clock: clk rising

  Data Path: data_ram<7> to datapath/regFile/userRegisters_0_247
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.001   0.939  data_ram_7_IOBUF (N22)
     LUT6:I0->O            1   0.124   0.919  datapath/Mmux_result143_SW1 (N72)
     LUT5:I0->O           16   0.124   0.519  datapath/Mmux_result144 (datapath/result<7>)
     LUT5:I4->O            1   0.124   0.000  datapath/regFile/userRegisters[15][15]_userRegisters[15][15]_mux_29_OUT<87>1 (datapath/regFile/userRegisters[15][15]_userRegisters[15][15]_mux_29_OUT<87>)
     FD:D                      0.030          datapath/regFile/userRegisters_0_87
    ----------------------------------------
    Total                      2.780ns (0.403ns logic, 2.377ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'enable_to_rom_OBUF'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.411ns (Levels of Logic = 1)
  Source:            data_from_rom<15> (PAD)
  Destination:       controller/instruction/opcode_15 (LATCH)
  Destination Clock: enable_to_rom_OBUF falling

  Data Path: data_from_rom<15> to controller/instruction/opcode_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.399  data_from_rom_15_IBUF (data_from_rom_15_IBUF)
     LD:D                      0.011          controller/instruction/opcode_15
    ----------------------------------------
    Total                      0.411ns (0.012ns logic, 0.399ns route)
                                       (2.9% logic, 97.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 29
-------------------------------------------------------------------------
Offset:              2.079ns (Levels of Logic = 2)
  Source:            controller/control/S (FF)
  Destination:       enable_to_rom (PAD)
  Source Clock:      clk rising

  Data Path: controller/control/S to enable_to_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.478   0.966  controller/control/S (controller/control/S)
     LUT6:I0->O           18   0.124   0.511  controller/control/Mmux_IL1 (enable_to_rom_OBUF)
     OBUF:I->O                 0.000          enable_to_rom_OBUF (enable_to_rom)
    ----------------------------------------
    Total                      2.079ns (0.602ns logic, 1.477ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'enable_to_rom_OBUF'
  Total number of paths / destination ports: 88 / 20
-------------------------------------------------------------------------
Offset:              2.888ns (Levels of Logic = 3)
  Source:            controller/instruction/DA_8 (LATCH)
  Destination:       enable_to_rom (PAD)
  Source Clock:      enable_to_rom_OBUF falling

  Data Path: controller/instruction/DA_8 to enable_to_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              84   0.625   1.083  controller/instruction/DA_8 (controller/instruction/DA_8)
     LUT5:I0->O            1   0.124   0.421  controller/control/Mmux_IL1_SW0 (N10)
     LUT6:I5->O           18   0.124   0.511  controller/control/Mmux_IL1 (enable_to_rom_OBUF)
     OBUF:I->O                 0.000          enable_to_rom_OBUF (enable_to_rom)
    ----------------------------------------
    Total                      2.888ns (0.873ns logic, 2.015ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk               |    3.932|         |         |         |
enable_to_rom_OBUF|         |    5.348|         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.77 secs
 
--> 

Total memory usage is 4703484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    2 (   0 filtered)

