Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 30 15:34:03 2020
| Host         : big08 running 64-bit openSUSE Leap 15.1
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                              Path #1                                                                                                                                                                                             |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                                                                                                                                                           57.250 |
| Path Delay                |                                                                                                                                                                                                                                                                                                                                                                                           51.645 |
| Logic Delay               | 14.119(28%)                                                                                                                                                                                                                                                                                                                                                                                      |
| Net Delay                 | 37.526(72%)                                                                                                                                                                                                                                                                                                                                                                                      |
| Clock Skew                |                                                                                                                                                                                                                                                                                                                                                                                           -0.048 |
| Slack                     |                                                                                                                                                                                                                                                                                                                                                                                            5.355 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     |
| Logic Levels              |                                                                                                                                                                                                                                                                                                                                                                                               65 |
| Routes                    |                                                                                                                                                                                                                                                                                                                                                                                               56 |
| Logical Path              | FDRE LUT6 LUT3 LUT5 LUT2 LUT6 LUT5 CARRY4 CARRY4 CARRY4 CARRY4 LUT5 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 CARRY4 LUT6 LUT4 CARRY4 LUT4 LUT4 CARRY4 LUT6 LUT4 CARRY4 LUT6 LUT4 CARRY4 CARRY4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                               |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                             |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                                             |
| IO Crossings              |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| Config Crossings          |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| SLR Crossings             |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| PBlocks                   |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| High Fanout               |                                                                                                                                                                                                                                                                                                                                                                                              108 |
| Dont Touch                |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| Mark Debug                |                                                                                                                                                                                                                                                                                                                                                                                                0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           |
| Start Point Pin           | state_reg[0]/C                                                                                                                                                                                                                                                                                                                                                                                   |
| End Point Pin             | state_reg[9]/D                                                                                                                                                                                                                                                                                                                                                                                   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+-----+---+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1  |  2  | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 63 | 64 | 65 | 66 | 67 |
+------------------------------------+-------------+----+-----+-----+---+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  3 | 542 | 145 | 3 | 6 | 9 | 2 | 4 | 6 | 4 |  5 | 41 |  4 |  4 |  4 |  2 |  8 | 11 | 10 |  1 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |   0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  23 |  29 | 6 | 0 | 0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+-----+-----+---+---+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


