# Reading D:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do mid2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work gate_work 
# Copying D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {mid2.vo}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:28:48 on Dec 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mid2.vo 
# -- Compiling module mid2
# 
# Top level modules:
# 	mid2
# End time: 21:28:48 on Dec 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/altera_project/logicDesignLab/midTerm2 {D:/altera_project/logicDesignLab/midTerm2/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:28:48 on Dec 22,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/altera_project/logicDesignLab/midTerm2" D:/altera_project/logicDesignLab/midTerm2/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:28:48 on Dec 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -gui -l msim_transcript -do "mid2_run_msim_gate_verilog.do" 
# Start time: 21:28:48 on Dec 22,2018
# Loading work.testbench
# Loading work.mid2
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# SDF 10.3c Compiler 2014.09 Sep 20 2014
# 
# Loading instances from mid2_v.sdo
# Loading timing data from mid2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: D:/altera_project/logicDesignLab/midTerm2/testbench.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/altera_project/logicDesignLab/midTerm2/testbench.v(25)
#    Time: 4100 ns  Iteration: 0  Instance: /testbench
# End time: 21:31:23 on Dec 22,2018, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
