set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {Lab3_140L.vo Lab3_140L_v.sdo}}
}
