
*** Running vivado
    with args -log zybo_1B_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zybo_1B_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source zybo_1B_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx_2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_1B_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_axi_gpio_0_1/zybo_1B_axi_gpio_0_1.dcp' for cell 'zybo_1B_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_processing_system7_0_1/zybo_1B_processing_system7_0_1.dcp' for cell 'zybo_1B_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_rst_ps7_0_50M_2/zybo_1B_rst_ps7_0_50M_2.dcp' for cell 'zybo_1B_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_auto_pc_2/zybo_1B_auto_pc_2.dcp' for cell 'zybo_1B_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2391.344 ; gain = 0.000 ; free physical = 2507 ; free virtual = 6758
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_processing_system7_0_1/zybo_1B_processing_system7_0_1.xdc] for cell 'zybo_1B_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_processing_system7_0_1/zybo_1B_processing_system7_0_1.xdc] for cell 'zybo_1B_i/processing_system7_0/inst'
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_axi_gpio_0_1/zybo_1B_axi_gpio_0_1_board.xdc] for cell 'zybo_1B_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_axi_gpio_0_1/zybo_1B_axi_gpio_0_1_board.xdc] for cell 'zybo_1B_i/axi_gpio_0/U0'
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_axi_gpio_0_1/zybo_1B_axi_gpio_0_1.xdc] for cell 'zybo_1B_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_axi_gpio_0_1/zybo_1B_axi_gpio_0_1.xdc] for cell 'zybo_1B_i/axi_gpio_0/U0'
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_rst_ps7_0_50M_2/zybo_1B_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_1B_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_rst_ps7_0_50M_2/zybo_1B_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_1B_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_rst_ps7_0_50M_2/zybo_1B_rst_ps7_0_50M_2.xdc] for cell 'zybo_1B_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.gen/sources_1/bd/zybo_1B/ip/zybo_1B_rst_ps7_0_50M_2/zybo_1B_rst_ps7_0_50M_2.xdc] for cell 'zybo_1B_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.199 ; gain = 0.000 ; free physical = 2256 ; free virtual = 6506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

14 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2586.199 ; gain = 194.855 ; free physical = 2256 ; free virtual = 6506
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2591.707 ; gain = 5.508 ; free physical = 2247 ; free virtual = 6498

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18c437d0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2986.566 ; gain = 394.859 ; free physical = 1916 ; free virtual = 6167

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c8e0aa83

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2a8ea617d

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20f13471c

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 167 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20f13471c

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20f13471c

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20f13471c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              4  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             167  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018
Ending Logic Optimization Task | Checksum: 119bab9f0

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6018

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 119bab9f0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1788 ; free virtual = 6040

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119bab9f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1788 ; free virtual = 6040

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1789 ; free virtual = 6040
Ending Netlist Obfuscation Task | Checksum: 119bab9f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.504 ; gain = 0.000 ; free physical = 1789 ; free virtual = 6040
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.504 ; gain = 579.305 ; free physical = 1789 ; free virtual = 6040
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.523 ; gain = 0.000 ; free physical = 1788 ; free virtual = 6041
INFO: [Common 17-1381] The checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_1B_wrapper_drc_opted.rpt -pb zybo_1B_wrapper_drc_opted.pb -rpx zybo_1B_wrapper_drc_opted.rpx
Command: report_drc -file zybo_1B_wrapper_drc_opted.rpt -pb zybo_1B_wrapper_drc_opted.pb -rpx zybo_1B_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1742 ; free virtual = 5995
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10fea1908

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1742 ; free virtual = 5995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1742 ; free virtual = 5995

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1879713df

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1753 ; free virtual = 6005

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 170616ad2

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6019

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 170616ad2

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6019
Phase 1 Placer Initialization | Checksum: 170616ad2

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1767 ; free virtual = 6019

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173f6f6fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1848 ; free virtual = 6101

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a02de952

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1881 ; free virtual = 6134

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 6 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1959 ; free virtual = 6211

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c7d8a619

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1963 ; free virtual = 6216
Phase 2.3 Global Placement Core | Checksum: 207f76530

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1962 ; free virtual = 6215
Phase 2 Global Placement | Checksum: 207f76530

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1962 ; free virtual = 6215

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f1752b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1962 ; free virtual = 6215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cfdd0504

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1960 ; free virtual = 6213

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f16587ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1960 ; free virtual = 6213

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22c7cc2f1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1960 ; free virtual = 6213

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b6a690f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1954 ; free virtual = 6206

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1650b4fb9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1954 ; free virtual = 6206

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22be40cae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1954 ; free virtual = 6206
Phase 3 Detail Placement | Checksum: 22be40cae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1954 ; free virtual = 6206

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abbb7145

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.231 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: cfee3ef4

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 117d13c0f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abbb7145

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.231. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
Phase 4.1 Post Commit Optimization | Checksum: 1cc27a925

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cc27a925

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cc27a925

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
Phase 4.3 Placer Reporting | Checksum: 1cc27a925

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb34f045

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
Ending Placer Task | Checksum: 10d0de247

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1952 ; free virtual = 6205
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1949 ; free virtual = 6205
INFO: [Common 17-1381] The checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_1B_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1903 ; free virtual = 6158
INFO: [runtcl-4] Executing : report_utilization -file zybo_1B_wrapper_utilization_placed.rpt -pb zybo_1B_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_1B_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1861 ; free virtual = 6117
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1838 ; free virtual = 6096
INFO: [Common 17-1381] The checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e59dd339 ConstDB: 0 ShapeSum: 27700f0e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 45046ba9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1777 ; free virtual = 6032
Post Restoration Checksum: NetGraph: 39b8752f NumContArr: b4bf67a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 45046ba9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1775 ; free virtual = 6031

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 45046ba9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1744 ; free virtual = 5999

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 45046ba9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3404.746 ; gain = 0.000 ; free physical = 1744 ; free virtual = 5999
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20d5181b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1707 ; free virtual = 5963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.293 | TNS=0.000  | WHS=-0.142 | THS=-12.211|

Phase 2 Router Initialization | Checksum: 16569fd59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1707 ; free virtual = 5963

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1085
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1085
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16569fd59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1709 ; free virtual = 5965
Phase 3 Initial Routing | Checksum: 16b73f35c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1711 ; free virtual = 5966

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.489 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fb6eb036

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.489 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966
Phase 4 Rip-up And Reroute | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966
Phase 5 Delay and Skew Optimization | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 173777297

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.604 | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12635bc9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966
Phase 6 Post Hold Fix | Checksum: 12635bc9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.17288 %
  Global Horizontal Routing Utilization  = 0.195994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16540a0ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1710 ; free virtual = 5966

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16540a0ad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3419.340 ; gain = 14.594 ; free physical = 1707 ; free virtual = 5962

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151cf77d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3451.355 ; gain = 46.609 ; free physical = 1707 ; free virtual = 5962

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.604 | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 151cf77d0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3451.355 ; gain = 46.609 ; free physical = 1707 ; free virtual = 5962
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3451.355 ; gain = 46.609 ; free physical = 1738 ; free virtual = 5993

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3451.355 ; gain = 46.609 ; free physical = 1738 ; free virtual = 5993
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3451.355 ; gain = 0.000 ; free physical = 1739 ; free virtual = 5999
INFO: [Common 17-1381] The checkpoint '/home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_1B_wrapper_drc_routed.rpt -pb zybo_1B_wrapper_drc_routed.pb -rpx zybo_1B_wrapper_drc_routed.rpx
Command: report_drc -file zybo_1B_wrapper_drc_routed.rpt -pb zybo_1B_wrapper_drc_routed.pb -rpx zybo_1B_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_1B_wrapper_methodology_drc_routed.rpt -pb zybo_1B_wrapper_methodology_drc_routed.pb -rpx zybo_1B_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_1B_wrapper_methodology_drc_routed.rpt -pb zybo_1B_wrapper_methodology_drc_routed.pb -rpx zybo_1B_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevin/Documents/Soc_Projects/zybo_excrises/zybo_1B/zybo_1B.runs/impl_1/zybo_1B_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zybo_1B_wrapper_power_routed.rpt -pb zybo_1B_wrapper_power_summary_routed.pb -rpx zybo_1B_wrapper_power_routed.rpx
Command: report_power -file zybo_1B_wrapper_power_routed.rpt -pb zybo_1B_wrapper_power_summary_routed.pb -rpx zybo_1B_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zybo_1B_wrapper_route_status.rpt -pb zybo_1B_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_1B_wrapper_timing_summary_routed.rpt -pb zybo_1B_wrapper_timing_summary_routed.pb -rpx zybo_1B_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_1B_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_1B_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_1B_wrapper_bus_skew_routed.rpt -pb zybo_1B_wrapper_bus_skew_routed.pb -rpx zybo_1B_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force zybo_1B_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_1B_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3762.680 ; gain = 212.902 ; free physical = 1499 ; free virtual = 5761
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 23:16:39 2024...
