# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do f_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-6) -- Waiting for lock by "unknown". Lockfile is "C:/Users/user/Desktop/cemal_bolat/simulation/modelsim/rtl_work/_lock".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/SingleCycleMIPS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/SingleCycleMIPS.v 
# -- Compiling module SingleCycleMIPS
# 
# Top level modules:
# 	SingleCycleMIPS
# End time: 11:28:39 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/PcModule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/PcModule.v 
# -- Compiling module PcModule
# 
# Top level modules:
# 	PcModule
# End time: 11:28:39 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/ControlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 11:28:39 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/AluModule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/AluModule.v 
# -- Compiling module AluModule
# 
# Top level modules:
# 	AluModule
# End time: 11:28:39 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:28:39 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/InstructionFetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:39 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/InstructionFetch.v 
# -- Compiling module InstructionFetch
# 
# Top level modules:
# 	InstructionFetch
# End time: 11:28:40 on Dec 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/cemal_bolat {C:/Users/user/Desktop/cemal_bolat/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:40 on Dec 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/cemal_bolat" C:/Users/user/Desktop/cemal_bolat/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 11:28:40 on Dec 19,2024, Evlog -reportprogress 300 -work work C:/Users/user/Desktop/cemal_bolat/Tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:31 on Dec 19,2024
# vlog -reportprogress 300 -work work C:/Users/user/Desktop/cemal_bolat/Tb.v 
# -- Compiling module Tb
# 
# Top level modules:
# 	Tb
# End time: 11:29:31 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Tb
# vsim work.Tb 
# Start time: 11:29:35 on Dec 19,2024
# Loading work.Tb
# Loading work.SingleCycleMIPS
# Loading work.PcModule
# Loading work.InstructionFetch
# Loading work.RegisterFile
# Loading work.AluModule
# Loading work.DataMemory
# Loading work.ControlUnit
vsim work.Tb
# End time: 11:29:40 on Dec 19,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.Tb 
# Start time: 11:29:40 on Dec 19,2024
# Loading work.Tb
# Loading work.SingleCycleMIPS
# Loading work.PcModule
# Loading work.InstructionFetch
# Loading work.RegisterFile
# Loading work.AluModule
# Loading work.DataMemory
# Loading work.ControlUnit
add wave -position insertpoint  \
sim:/Tb/clk \
sim:/Tb/file \
sim:/Tb/i \
sim:/Tb/rst
run -all
# ** Note: $stop    : C:/Users/user/Desktop/cemal_bolat/Tb.v(49)
#    Time: 510 ps  Iteration: 0  Instance: /Tb
# Break in Module Tb at C:/Users/user/Desktop/cemal_bolat/Tb.v line 49
# End time: 11:30:01 on Dec 19,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
