

================================================================
== Synthesis Summary Report of 'rsa'
================================================================
+ General Information: 
    * Date:           Mon Dec  2 13:39:03 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |         Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |          |     |
    |         & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ rsa*                  |     -|  1.81|      599|  5.990e+03|         -|      600|     -|  dataflow|     -|   -|  412 (~0%)|  858 (1%)|    -|
    | + Block_entry45_proc2  |     -|  1.81|      599|  5.990e+03|         -|      599|     -|        no|     -|   -|  288 (~0%)|  690 (1%)|    -|
    |  + mod_exp             |     -|  1.81|      598|  5.980e+03|         -|      598|     -|        no|     -|   -|  268 (~0%)|  656 (1%)|    -|
    |   o VITIS_LOOP_42_1    |     -|  7.30|      596|  5.960e+03|        37|        -|    16|        no|     -|   -|          -|         -|    -|
    |    o VITIS_LOOP_13_1   |     -|  7.30|       16|    160.000|         1|        -|    16|        no|     -|   -|          -|         -|    -|
    |    o VITIS_LOOP_13_1   |     -|  7.30|       16|    160.000|         1|        -|    16|        no|     -|   -|          -|         -|    -|
    +------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | d        | 0x10   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | N        | 0x18   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | y        | 0x20   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | x        | 0x28   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_ctrl   | 0x2c   | 32    | R      | Control signal of x              | 0=x_ap_vld                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| d        | in        | ap_uint<16>  |
| N        | in        | ap_uint<16>  |
| y        | in        | ap_uint<16>  |
| x        | out       | ap_uint<16>& |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| d        | s_axi_control | register | name=d offset=0x10 range=32      |
| N        | s_axi_control | register | name=N offset=0x18 range=32      |
| y        | s_axi_control | register | name=y offset=0x20 range=32      |
| x        | s_axi_control | register | name=x offset=0x28 range=32      |
| x        | s_axi_control | register | name=x_ctrl offset=0x2c range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+-------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------+-----+--------+-------------+-----+--------+---------+
| + rsa                     | 0   |        |             |     |        |         |
|  + Block_entry45_proc2    | 0   |        |             |     |        |         |
|   + mod_exp               | 0   |        |             |     |        |         |
|     i_8_fu_231_p2         | -   |        | i_8         | add | fabric | 0       |
|     i_6_fu_247_p2         | -   |        | i_6         | add | fabric | 0       |
|     ret_V_fu_261_p2       | -   |        | ret_V       | add | fabric | 0       |
|     add_ln186_fu_272_p2   | -   |        | add_ln186   | add | fabric | 0       |
|     sub_ln186_fu_278_p2   | -   |        | sub_ln186   | sub | fabric | 0       |
|     t_V_7_fu_328_p2       | -   |        | t_V_7       | sub | fabric | 0       |
|     i_7_fu_372_p2         | -   |        | i_7         | add | fabric | 0       |
|     ret_V_2_fu_386_p2     | -   |        | ret_V_2     | add | fabric | 0       |
|     add_ln186_1_fu_397_p2 | -   |        | add_ln186_1 | add | fabric | 0       |
|     sub_ln186_2_fu_403_p2 | -   |        | sub_ln186_2 | sub | fabric | 0       |
|     t_V_13_fu_453_p2      | -   |        | t_V_13      | sub | fabric | 0       |
+---------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+---------------------------+
| Type      | Options                    | Location                  |
+-----------+----------------------------+---------------------------+
| pipeline  | off                        | rsa.cpp:14 in mod_product |
| interface | mode=s_axilite port=return | rsa.cpp:58 in rsa, return |
| interface | mode=s_axilite port=d      | rsa.cpp:59 in rsa, d      |
| interface | mode=s_axilite port=N      | rsa.cpp:60 in rsa, N      |
| interface | mode=s_axilite port=y      | rsa.cpp:61 in rsa, y      |
| interface | mode=s_axilite port=x      | rsa.cpp:62 in rsa, x      |
| dataflow  |                            | rsa.cpp:64 in rsa         |
+-----------+----------------------------+---------------------------+


