Begin System Initialization
Create Virtual Memory
Write Instructions to Memory
Check Instructions after writing to memory
Instruction #0: flw f0, 0(x1)
Instruction #1: fadd.s f4, f0, f2
Instruction #2: fsw f4, 0(x1)
Instruction #3: addi x1, x1, -8
Instruction #4: bne x1, x2, -16
First Empty Address: 0x14
=========================Create CPU=========================
======================Simulation Begin======================

=====================Simulation Loop #0=====================
Fetch Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 0
Current PC: 0x0
**Instruction Count: 1
Fetch Stage: flw f0, 0(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #1=====================
Decode Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 10
Current PC: 0x0
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: flw f0, 0(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #2=====================
Execute Stage
ALU source 2 switched 
ALU Result: 160
Next Instruction: PC += 4
Data in rs1: 160
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 160
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 20
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 0(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #3=====================
Memory Stage
Memory Read Operation
Memory Address: 160
Loaded Data: 1455193263
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 30
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 0(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #4=====================
WriteBack Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 40
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 0(x1)
****************************************

=====================Simulation Loop #5=====================
Fetch Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 50
Current PC: 0x4
**Instruction Count: 2
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #6=====================
Decode Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 60
Current PC: 0x4
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #7=====================
Execute Stage
ALU Result: 1319991545
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 1.45519e+09
Data in rs2_fp: 0
ALU result: 1319991545
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 70
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #8=====================
Memory Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 80
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #9=====================
WriteBack Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 90
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #10=====================
Fetch Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 100
Current PC: 0x8
**Instruction Count: 3
Fetch Stage: fsw f4, 0(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #11=====================
Decode Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 110
Current PC: 0x8
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: fsw f4, 0(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #12=====================
Execute Stage
ALU source 2 switched 
ALU Result: 12
Next Instruction: PC += 4
Data in rs1: 12
Data in rs2: 0
Data in rs1_fp: 1.31999e+09
Data in rs2_fp: 0
ALU result: 12
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 120
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 0(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #13=====================
Memory Stage
Memory Write Operation
Memory Address: 12
Data To Store: 0
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 130
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 0(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #14=====================
WriteBack Stage
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 140
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 0(x1)
****************************************

=====================Simulation Loop #15=====================
All Stages of the data path are empty. Resetting CPU.
Cpu Cycle Debug Statements
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 150
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=======================Simulation Ended=======================
MMMMMMMMMMMMMMMMMMMMM-Memory Contents:-MMMMMMMMMMMMMMMMMMMMM
Address 0x0: 0b00000111
Address 0x1: 0b10100000
Address 0x2: 0b00000000
Address 0x3: 0b00000000
Address 0x4: 0b01010011
Address 0x5: 0b00000010
Address 0x6: 0b00100000
Address 0x7: 0b00000000
Address 0x8: 0b00100111
Address 0x9: 0b01000000
Address 0xa: 0b00010010
Address 0xb: 0b00000000
Address 0xc: 0b00000000
Address 0xd: 0b00000000
Address 0xe: 0b00000000
Address 0xf: 0b00000000
Address 0x10: 0b11100011
Address 0x11: 0b10011000
Address 0x12: 0b00100000
Address 0x13: 0b11111110
Address 0x14: 0b00000000
Address 0x15: 0b00000000
Address 0x16: 0b00000000
Address 0x17: 0b00000000
Address 0x18: 0b00000000
Address 0x19: 0b00000000
Address 0x1a: 0b00000000
Address 0x1b: 0b00000000
Address 0x1c: 0b00000000
Address 0x1d: 0b00000000
Address 0x1e: 0b00000000
Address 0x1f: 0b00000000
Address 0x20: 0b00000000
Address 0x21: 0b00000000
Address 0x22: 0b00000000
Address 0x23: 0b00000000
Address 0x24: 0b00000000
Address 0x25: 0b00000000
Address 0x26: 0b00000000
Address 0x27: 0b00000000
Address 0x28: 0b00000000
Address 0x29: 0b00000000
Address 0x2a: 0b00000000
Address 0x2b: 0b00000000
Address 0x2c: 0b00000000
Address 0x2d: 0b00000000
Address 0x2e: 0b00000000
Address 0x2f: 0b00000000
Address 0x30: 0b00000000
Address 0x31: 0b00000000
Address 0x32: 0b00000000
Address 0x33: 0b00000000
Address 0x34: 0b00000000
Address 0x35: 0b00000000
Address 0x36: 0b00000000
Address 0x37: 0b00000000
Address 0x38: 0b00000000
Address 0x39: 0b00000000
Address 0x3a: 0b00000000
Address 0x3b: 0b00000000
Address 0x3c: 0b00000000
Address 0x3d: 0b00000000
Address 0x3e: 0b00000000
Address 0x3f: 0b00000000
Address 0x40: 0b00000000
Address 0x41: 0b00000000
Address 0x42: 0b00000000
Address 0x43: 0b00000000
Address 0x44: 0b00000000
Address 0x45: 0b00000000
Address 0x46: 0b00000000
Address 0x47: 0b00000000
Address 0x48: 0b00000000
Address 0x49: 0b00000000
Address 0x4a: 0b00000000
Address 0x4b: 0b00000000
Address 0x4c: 0b00000000
Address 0x4d: 0b00000000
Address 0x4e: 0b00000000
Address 0x4f: 0b00000000
Address 0x50: 0b00000000
Address 0x51: 0b00000000
Address 0x52: 0b00000000
Address 0x53: 0b00000000
Address 0x54: 0b00000000
Address 0x55: 0b00000000
Address 0x56: 0b00000000
Address 0x57: 0b00000000
Address 0x58: 0b00000000
Address 0x59: 0b00000000
Address 0x5a: 0b00000000
Address 0x5b: 0b00000000
Address 0x5c: 0b00000000
Address 0x5d: 0b00000000
Address 0x5e: 0b00000000
Address 0x5f: 0b00000000
Address 0x60: 0b00000000
Address 0x61: 0b00000000
Address 0x62: 0b00000000
Address 0x63: 0b00000000
Address 0x64: 0b00000000
Address 0x65: 0b00000000
Address 0x66: 0b00000000
Address 0x67: 0b00000000
Address 0x68: 0b00000000
Address 0x69: 0b00000000
Address 0x6a: 0b00000000
Address 0x6b: 0b00000000
Address 0x6c: 0b00000000
Address 0x6d: 0b00000000
Address 0x6e: 0b00000000
Address 0x6f: 0b00000000
Address 0x70: 0b00000000
Address 0x71: 0b00000000
Address 0x72: 0b00000000
Address 0x73: 0b00000000
Address 0x74: 0b00000000
Address 0x75: 0b00000000
Address 0x76: 0b00000000
Address 0x77: 0b00000000
