Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/chacalkali/Documents/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 858b494297b54f25822ede9d40a08e97 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ADC_testbench_behav xil_defaultlib.ADC_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ADC [adc_default]
Compiling architecture behavioral of entity xil_defaultlib.adc_testbench
Built simulation snapshot ADC_testbench_behav
