#FIG 3.2
Landscape
Center
Inches
Letter  
100.00
Single
-2
1200 2
6 1200 5100 6675 6075
4 0 0 50 0 17 18 0.0000 4 270 5430 1200 6000 Memory-bus cycle (=5-20 processor cycles)\001
4 0 0 50 0 17 24 0.0000 4 360 660 1200 5400 Key\001
-6
6 1125 2325 6675 4875
6 1125 2325 2775 2775
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1500 2400 2400 2400 2400 2700 1500 2700 1500 2400
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1800 2400 2700 2400 2700 2700 1800 2700 1800 2400
-6
6 1725 2625 3375 3075
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 1800 2700 2700 2700 2700 3000 1800 3000 1800 2700
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2100 2700 3000 2700 3000 3000 2100 3000 2100 2700
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2400 2700 3300 2700 3300 3000 2400 3000 2400 2700
-6
6 2325 2925 3975 3375
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2400 3000 3300 3000 3300 3300 2400 3300 2400 3000
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 2700 3000 3600 3000 3600 3300 2700 3300 2700 3000
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3000 3000 3900 3000 3900 3300 3000 3300 3000 3000
-6
6 2925 3225 4575 3675
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3000 3300 3900 3300 3900 3600 3000 3600 3000 3300
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3300 3300 4200 3300 4200 3600 3300 3600 3300 3300
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3600 3300 4500 3300 4500 3600 3600 3600 3600 3300
-6
6 3525 3525 5175 3975
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3600 3600 4500 3600 4500 3900 3600 3900 3600 3600
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3900 3600 4800 3600 4800 3900 3900 3900 3900 3600
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4200 3600 5100 3600 5100 3900 4200 3900 4200 3600
-6
6 3825 3825 5475 4275
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 3900 3900 4800 3900 4800 4200 3900 4200 3900 3900
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4200 3900 5100 3900 5100 4200 4200 4200 4200 3900
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4500 3900 5400 3900 5400 4200 4500 4200 4500 3900
-6
6 4425 4125 6075 4575
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4500 4200 5400 4200 5400 4500 4500 4500 4500 4200
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 4800 4200 5700 4200 5700 4500 4800 4500 4800 4200
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5100 4200 6000 4200 6000 4500 5100 4500 5100 4200
-6
6 5025 4425 6675 4875
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5100 4500 6000 4500 6000 4800 5100 4800 5100 4500
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5400 4500 6300 4500 6300 4800 5400 4800 5400 4500
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 5700 4500 6600 4500 6600 4800 5700 4800 5700 4500
-6
-6
2 1 0 1 0 7 50 0 -1 0.000 0 0 -1 1 0 2
	2 1 1.00 90.00 180.00
	 1875 2025 5550 2025
2 2 0 3 0 7 50 0 -1 0.000 0 0 -1 0 0 5
	 6900 5700 7200 5700 7200 6000 6900 6000 6900 5700
4 0 0 50 0 17 18 0.0000 4 210 570 1200 2100 Time\001
4 1 0 50 0 18 24 0.0000 4 360 4440 3975 1200 Typical Cache-Line Load\001
4 0 0 50 0 17 18 0.0000 4 270 5175 1200 6600 Assumes aggressive  5-2-2  memory cycle\001
