;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, <122
	SUB -100, -302
	ADD @3, 400
	DJN -1, @-26
	ADD @-30, 4
	JMZ <121, <103
	ADD @-30, 4
	SUB 10, 3
	SUB @124, 106
	ADD 0, 122
	SPL 0, <-22
	ADD 0, 122
	SPL 0, <-22
	MOV @121, 103
	JMZ 0, <122
	JMZ 0, <122
	DJN -1, @-26
	DJN -1, @-26
	CMP <3, @602
	SUB @-127, 100
	SUB 100, 30
	MOV -1, <-20
	ADD -11, <-123
	MOV -104, <-20
	JMZ 0, <122
	MOV @121, 103
	SUB #72, @500
	SUB -207, <-120
	SUB 600, 300
	CMP -12, @10
	CMP 213, 30
	ADD 240, 60
	MOV -4, <-20
	ADD 210, 60
	ADD #270, <1
	ADD -11, <-123
	DJN -11, @-123
	DJN -1, @-26
	JMZ 0, <122
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
