Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 10 10:46:30 2022
| Host         : DESKTOP-75MLGFJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dec2to4_timing_summary_routed.rpt -pb dec2to4_timing_summary_routed.pb -rpx dec2to4_timing_summary_routed.rpx -warn_on_violation
| Design       : dec2to4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.781ns  (logic 5.118ns (58.281%)  route 3.663ns (41.719%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.232     2.696    en_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     2.820 r  out1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.431     5.251    out1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.781 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     8.781    out1
    E19                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 5.321ns (61.706%)  route 3.302ns (38.294%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  en_IBUF_inst/O
                         net (fo=4, routed)           1.232     2.696    en_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.150     2.846 r  out0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     4.916    out0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.622 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     8.622    out0
    U16                                                               r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0
                            (input port)
  Destination:            out3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 5.322ns (62.106%)  route 3.247ns (37.894%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in0 (IN)
                         net (fo=0)                   0.000     0.000    in0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in0_IBUF_inst/O
                         net (fo=4, routed)           1.375     2.828    in0_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     2.980 r  out3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     4.852    out3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.717     8.569 r  out3_OBUF_inst/O
                         net (fo=0)                   0.000     8.569    out3
    V19                                                               r  out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 5.078ns (61.036%)  route 3.242ns (38.964%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  in0 (IN)
                         net (fo=0)                   0.000     0.000    in0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  in0_IBUF_inst/O
                         net (fo=4, routed)           1.375     2.828    in0_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.124     2.952 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     4.818    out2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.319 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     8.319    out2
    U19                                                               r  out2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1
                            (input port)
  Destination:            out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.476ns (65.631%)  route 0.773ns (34.369%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in1 (IN)
                         net (fo=0)                   0.000     0.000    in1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in1_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.578    in1_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.623 r  out2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.425     1.048    out2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.250 r  out2_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    out2
    U19                                                               r  out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1
                            (input port)
  Destination:            out3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.555ns (66.865%)  route 0.771ns (33.135%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  in1 (IN)
                         net (fo=0)                   0.000     0.000    in1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  in1_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.578    in1_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.049     0.627 r  out3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.049    out3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.326 r  out3_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    out3
    V19                                                               r  out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1
                            (input port)
  Destination:            out0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.545ns (64.838%)  route 0.838ns (35.162%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  in1 (IN)
                         net (fo=0)                   0.000     0.000    in1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  in1_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.577    in1_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.048     0.625 r  out0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     1.115    out0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.383 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     2.383    out0
    U16                                                               r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1
                            (input port)
  Destination:            out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.505ns (60.530%)  route 0.981ns (39.470%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  in1 (IN)
                         net (fo=0)                   0.000     0.000    in1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  in1_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.577    in1_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.622 r  out1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.634     1.256    out1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.486 r  out1_OBUF_inst/O
                         net (fo=0)                   0.000     2.486    out1
    E19                                                               r  out1 (OUT)
  -------------------------------------------------------------------    -------------------





