
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sat Oct  7 16:52:18 2023
| Design       : top_sd_rw
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                            
*******************************************************************************************************************************************
                                                                                    Clock   Non-clock                                      
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                             
-------------------------------------------------------------------------------------------------------------------------------------------
 top_sd_rw|sys_clk                   1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                           
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared         34           1  {u_pll_clk/u_pll_e3/goppll/CLKOUT1} 
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        126           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0} 
===========================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_sd_rw|sys_clk                         
 Inferred_clock_group_1        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT1        
 Inferred_clock_group_2        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT0        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                             1.0000 MHz    326.3708 MHz      1000.0000         3.0640        996.936
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                             1.0000 MHz    183.0831 MHz      1000.0000         5.4620        994.538
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   996.936       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   994.538       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.341       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.314       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.380       0.000              0             34
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0                499.380       0.000              0            126
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   997.741       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   996.140       0.000              0            439
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     0.267       0.000              0            124
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.253       0.000              0            439
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.504       0.000              0             34
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0                499.504       0.000              0            126
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.143
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  0.369

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.047       2.590         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.289       2.879 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.124       3.003         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_150_68/Y3                    td                    0.468       3.471 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.293       3.764         u_sd_ctrl_top/u_sd_read/N264
 CLMA_150_60/Y0                    td                    0.487       4.251 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.418       4.669         u_sd_ctrl_top/u_sd_read/_N1635
                                   td                    0.474       5.143 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.143         u_sd_ctrl_top/u_sd_read/_N377
 CLMS_150_57/COUT                  td                    0.058       5.201 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.201         u_sd_ctrl_top/u_sd_read/_N379
                                   td                    0.058       5.259 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.259         u_sd_ctrl_top/u_sd_read/_N381
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.259         Logic Levels: 3  
                                                                                   Logic: 1.834ns(68.715%), Route: 0.835ns(31.285%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.697    1002.143         ntclkbufg_1      
 CLMS_150_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.369    1002.512                          
 clock uncertainty                                      -0.150    1002.362                          

 Setup time                                             -0.167    1002.195                          

 Data required time                                               1002.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.195                          
 Data arrival time                                                   5.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.179
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.078       2.621         ntclkbufg_1      
 CLMA_154_28/CLK                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/CLK

 CLMA_154_28/Q0                    tco                   0.289       2.910 r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.258       3.168         u_sd_ctrl_top/u_sd_write/res_bit_cnt [1]
 CLMS_154_29/Y0                    td                    0.487       3.655 r       u_sd_ctrl_top/u_sd_write/N188_5/gateop_perm/Z
                                   net (fanout=2)        0.265       3.920         u_sd_ctrl_top/u_sd_write/_N2729
 CLMS_150_29/Y3                    td                    0.468       4.388 r       u_sd_ctrl_top/u_sd_write/N321/gateop_perm/Z
                                   net (fanout=6)        0.405       4.793         u_sd_ctrl_top/u_sd_write/N321
                                   td                    0.477       5.270 f       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.270         u_sd_ctrl_top/u_sd_write/_N392
 CLMA_154_28/COUT                  td                    0.058       5.328 r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.328         u_sd_ctrl_top/u_sd_write/_N394
 CLMA_154_32/CIN                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/Cin

 Data arrival time                                                   5.328         Logic Levels: 3  
                                                                                   Logic: 1.779ns(65.719%), Route: 0.928ns(34.281%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.733    1002.179         ntclkbufg_1      
 CLMA_154_32/CLK                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.406    1002.585                          
 clock uncertainty                                      -0.150    1002.435                          

 Setup time                                             -0.170    1002.265                          

 Data required time                                               1002.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.265                          
 Data arrival time                                                   5.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.143
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  0.369

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.047       2.590         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.289       2.879 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.124       3.003         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_150_68/Y3                    td                    0.468       3.471 r       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.293       3.764         u_sd_ctrl_top/u_sd_read/N264
 CLMA_150_60/Y0                    td                    0.487       4.251 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.418       4.669         u_sd_ctrl_top/u_sd_read/_N1635
                                   td                    0.474       5.143 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.143         u_sd_ctrl_top/u_sd_read/_N377
 CLMS_150_57/COUT                  td                    0.058       5.201 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.201         u_sd_ctrl_top/u_sd_read/_N379
 CLMS_150_61/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.201         Logic Levels: 3  
                                                                                   Logic: 1.776ns(68.020%), Route: 0.835ns(31.980%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446    1000.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.697    1002.143         ntclkbufg_1      
 CLMS_150_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.369    1002.512                          
 clock uncertainty                                      -0.150    1002.362                          

 Setup time                                             -0.170    1002.192                          

 Data required time                                               1002.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.192                          
 Data arrival time                                                   5.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.991                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.155
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.709       2.155         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q3                    tco                   0.221       2.376 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       2.462         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_150_69/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.462         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.047       2.590         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.155                          
 clock uncertainty                                       0.000       2.155                          

 Hold time                                              -0.034       2.121                          

 Data required time                                                  2.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.121                          
 Data arrival time                                                   2.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/I00
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.584
  Launch Clock Delay      :  2.149
  Clock Pessimism Removal :  -0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.703       2.149         ntclkbufg_1      
 CLMA_150_56/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q0                    tco                   0.222       2.371 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       2.457         u_sd_ctrl_top/u_sd_read/rx_data_cnt [0]
 CLMS_150_57/A0                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   2.457         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.041       2.584         ntclkbufg_1      
 CLMS_150_57/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.405       2.179                          
 clock uncertainty                                       0.000       2.179                          

 Hold time                                              -0.094       2.085                          

 Data required time                                                  2.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.085                          
 Data arrival time                                                   2.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.372                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.155
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.446       0.446         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.446 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.709       2.155         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q2                    tco                   0.224       2.379 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       2.465         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [2]
 CLMS_150_69/D0                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.465         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.543       0.543         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.543 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       2.047       2.590         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.155                          
 clock uncertainty                                       0.000       2.155                          

 Hold time                                              -0.079       2.076                          

 Data required time                                                  2.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.076                          
 Data arrival time                                                   2.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/wr_data_t[6]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.164
  Launch Clock Delay      :  2.605
  Clock Pessimism Removal :  0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.062       2.605         ntclkbufg_0      
 CLMA_146_44/CLK                                                           r       u_data_gen/wr_data_t[6]/opit_0_A2Q21/CLK

 CLMA_146_44/Q1                    tco                   0.291       2.896 r       u_data_gen/wr_data_t[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.598       3.494         u_data_gen/wr_data_t [6]
 CLMA_146_32/Y1                    td                    0.468       3.962 r       u_data_gen/N5_mux15_8/gateop_perm/Z
                                   net (fanout=1)        0.259       4.221         u_data_gen/_N2884
 CLMA_146_32/Y2                    td                    0.487       4.708 r       u_data_gen/N5_mux15_16/gateop_perm/Z
                                   net (fanout=16)       0.562       5.270         u_data_gen/N5    
 CLMA_146_37/COUT                  td                    0.502       5.772 r       u_sd_ctrl_top/u_sd_write/wr_data_t[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.772         u_data_gen/N7_1.co [8]
                                   td                    0.058       5.830 r       u_sd_ctrl_top/u_sd_write/wr_data_t[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.830         u_data_gen/N7_1.co [10]
 CLMA_146_41/COUT                  td                    0.058       5.888 r       u_sd_ctrl_top/u_sd_write/wr_data_t[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.888         u_data_gen/N7_1.co [12]
                                   td                    0.058       5.946 r       u_sd_ctrl_top/u_sd_write/wr_data_t[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.946         u_data_gen/N7_1.co [14]
 CLMA_146_45/Y2                    td                    0.271       6.217 r       u_data_gen/N7_1.fsub_15/gateop_perm/Y
                                   net (fanout=1)        0.658       6.875         wr_data[15]      
 CLMS_138_53/Y1                    td                    0.443       7.318 r       u_sd_ctrl_top/u_sd_write/N110_32_muxf7/F
                                   net (fanout=1)        0.443       7.761         u_sd_ctrl_top/u_sd_write/N110
 CLMA_146_49/B4                                                            r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.761         Logic Levels: 6  
                                                                                   Logic: 2.636ns(51.125%), Route: 2.520ns(48.875%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.718    1002.164         ntclkbufg_0      
 CLMA_146_49/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.405    1002.569                          
 clock uncertainty                                      -0.150    1002.419                          

 Setup time                                             -0.120    1002.299                          

 Data required time                                               1002.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.299                          
 Data arrival time                                                   7.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.538                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.171
  Launch Clock Delay      :  2.596
  Clock Pessimism Removal :  0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.053       2.596         ntclkbufg_0      
 CLMA_150_48/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK

 CLMA_150_48/Q2                    tco                   0.290       2.886 r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.560       3.446         u_sd_ctrl_top/u_sd_write/data_cnt [3]
 CLMS_150_49/Y2                    td                    0.210       3.656 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.266       3.922         u_sd_ctrl_top/u_sd_write/_N2808
 CLMA_154_48/Y0                    td                    0.478       4.400 r       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.265       4.665         u_sd_ctrl_top/u_sd_write/_N2810
 CLMS_150_49/Y3                    td                    0.468       5.133 r       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.555       5.688         u_sd_ctrl_top/u_sd_write/N402
 CLMS_150_49/Y0                    td                    0.285       5.973 r       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.405       6.378         u_sd_ctrl_top/u_sd_write/_N2830
 CLMS_150_45/Y0                    td                    0.196       6.574 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.250       6.824         u_sd_ctrl_top/u_sd_write/N440
 CLMA_150_40/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                   6.824         Logic Levels: 5  
                                                                                   Logic: 1.927ns(45.577%), Route: 2.301ns(54.423%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.725    1002.171         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.405    1002.576                          
 clock uncertainty                                      -0.150    1002.426                          

 Setup time                                             -0.617    1001.809                          

 Data required time                                               1001.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.809                          
 Data arrival time                                                   6.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.171
  Launch Clock Delay      :  2.596
  Clock Pessimism Removal :  0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.053       2.596         ntclkbufg_0      
 CLMA_150_48/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK

 CLMA_150_48/Q2                    tco                   0.290       2.886 r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.560       3.446         u_sd_ctrl_top/u_sd_write/data_cnt [3]
 CLMS_150_49/Y2                    td                    0.210       3.656 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.266       3.922         u_sd_ctrl_top/u_sd_write/_N2808
 CLMA_154_48/Y0                    td                    0.478       4.400 r       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.265       4.665         u_sd_ctrl_top/u_sd_write/_N2810
 CLMS_150_49/Y3                    td                    0.468       5.133 r       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.555       5.688         u_sd_ctrl_top/u_sd_write/N402
 CLMS_150_49/Y0                    td                    0.285       5.973 r       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.405       6.378         u_sd_ctrl_top/u_sd_write/_N2830
 CLMS_150_45/Y0                    td                    0.196       6.574 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.250       6.824         u_sd_ctrl_top/u_sd_write/N440
 CLMA_150_40/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.824         Logic Levels: 5  
                                                                                   Logic: 1.927ns(45.577%), Route: 2.301ns(54.423%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.725    1002.171         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.405    1002.576                          
 clock uncertainty                                      -0.150    1002.426                          

 Setup time                                             -0.617    1001.809                          

 Data required time                                               1001.809                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.809                          
 Data arrival time                                                   6.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.609
  Launch Clock Delay      :  2.174
  Clock Pessimism Removal :  -0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.728       2.174         ntclkbufg_0      
 CLMA_154_36/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/CLK

 CLMA_154_36/Q2                    tco                   0.224       2.398 f       u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       2.483         u_sd_ctrl_top/u_sd_write/detect_data [4]
 CLMS_154_37/A4                                                            f       u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.483         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.066       2.609         ntclkbufg_0      
 CLMS_154_37/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.405       2.204                          
 clock uncertainty                                       0.000       2.204                          

 Hold time                                              -0.035       2.169                          

 Data required time                                                  2.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.169                          
 Data arrival time                                                   2.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.609
  Launch Clock Delay      :  2.174
  Clock Pessimism Removal :  -0.405

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.728       2.174         ntclkbufg_0      
 CLMA_154_36/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/CLK

 CLMA_154_36/Q1                    tco                   0.224       2.398 f       u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.092       2.490         u_sd_ctrl_top/u_sd_write/detect_done_flag
 CLMS_154_37/C4                                                            f       u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.490         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.066       2.609         ntclkbufg_0      
 CLMS_154_37/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.405       2.204                          
 clock uncertainty                                       0.000       2.204                          

 Hold time                                              -0.034       2.170                          

 Data required time                                                  2.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.170                          
 Data arrival time                                                   2.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.580
  Launch Clock Delay      :  2.145
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.446 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.699       2.145         ntclkbufg_0      
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_162_68/Q3                    tco                   0.221       2.366 f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       2.452         u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt [3]
 CLMA_162_68/D4                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.452         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.037       2.580         ntclkbufg_0      
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       2.145                          
 clock uncertainty                                       0.000       2.145                          

 Hold time                                              -0.034       2.111                          

 Data required time                                                  2.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.111                          
 Data arrival time                                                   2.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N1              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.552       2.487         clk_ref_180deg   
 USCM_56_114/CLK_USCM              td                    0.000       2.487 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        2.240       4.727         ntR153           
 CLMA_158_41/Y0                    td                    0.196       4.923 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        0.946       5.869         nt_sd_clk        
 IOL_179_6/DO                      td                    0.139       6.008 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.008         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    3.056       9.064 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       9.110         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                   9.110         Logic Levels: 7  
                                                                                   Logic: 4.933ns(54.149%), Route: 4.177ns(45.851%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.040       2.583         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q0                    tco                   0.289       2.872 r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.581       3.453         u_sd_ctrl_top/rd_sd_mosi
 CLMA_158_56/Y1                    td                    0.466       3.919 f       u_sd_ctrl_top/N7_6[1]/gateop/F
                                   net (fanout=1)        1.129       5.048         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.139       5.187 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.187         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    3.056       8.243 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       8.290         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   8.290         Logic Levels: 3  
                                                                                   Logic: 3.950ns(69.213%), Route: 1.757ns(30.787%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/CLK
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.543 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      2.040       2.583         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/CLK

 CLMA_158_69/Q2                    tco                   0.290       2.873 r       u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.435       3.308         u_sd_ctrl_top/rd_sd_cs
 CLMA_158_56/Y0                    td                    0.490       3.798 f       u_sd_ctrl_top/N7_6[0]/gateop/F
                                   net (fanout=1)        0.925       4.723         nt_sd_cs         
 IOL_163_5/DO                      td                    0.139       4.862 f       sd_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.862         sd_cs_obuf/ntO   
 IOBS_160_0/PAD                    td                    3.056       7.918 f       sd_cs_obuf/opit_0/O
                                   net (fanout=1)        0.050       7.968         sd_cs            
 N9                                                                        f       sd_cs (port)     

 Data arrival time                                                   7.968         Logic Levels: 3  
                                                                                   Logic: 3.975ns(73.816%), Route: 1.410ns(26.184%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.887       1.934         nt_sd_miso       
 CLMS_154_37/D2                                                            r       u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   1.934         Logic Levels: 2  
                                                                                   Logic: 0.995ns(51.448%), Route: 0.939ns(48.552%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/res_flag/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.917       1.964         nt_sd_miso       
 CLMS_150_29/B0                                                            r       u_sd_ctrl_top/u_sd_write/res_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.964         Logic Levels: 2  
                                                                                   Logic: 0.995ns(50.662%), Route: 0.969ns(49.338%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.913       0.965 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.965         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.082       1.047 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        1.155       2.202         nt_sd_miso       
 CLMA_150_68/C2                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L2

 Data arrival time                                                   2.202         Logic Levels: 2  
                                                                                   Logic: 0.995ns(45.186%), Route: 1.207ns(54.814%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_154_77/CLK         u_data_gen/rd_comp_data[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_154_77/CLK         u_data_gen/rd_comp_data[0]/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_154_81/CLK         u_data_gen/rd_right_cnt[0]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.219
  Launch Clock Delay      :  1.372
  Clock Pessimism Removal :  0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.103       1.372         ntclkbufg_1      
 CLMA_154_28/CLK                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/CLK

 CLMA_154_28/Q0                    tco                   0.221       1.593 f       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.155       1.748         u_sd_ctrl_top/u_sd_write/res_bit_cnt [1]
 CLMS_154_29/Y0                    td                    0.380       2.128 f       u_sd_ctrl_top/u_sd_write/N188_5/gateop_perm/Z
                                   net (fanout=2)        0.170       2.298         u_sd_ctrl_top/u_sd_write/_N2729
 CLMS_150_29/Y3                    td                    0.360       2.658 f       u_sd_ctrl_top/u_sd_write/N321/gateop_perm/Z
                                   net (fanout=6)        0.259       2.917         u_sd_ctrl_top/u_sd_write/N321
                                   td                    0.368       3.285 f       u_sd_ctrl_top/u_sd_write/res_bit_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.285         u_sd_ctrl_top/u_sd_write/_N392
 CLMA_154_28/COUT                  td                    0.044       3.329 r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.329         u_sd_ctrl_top/u_sd_write/_N394
 CLMA_154_32/CIN                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/Cin

 Data arrival time                                                   3.329         Logic Levels: 3  
                                                                                   Logic: 1.373ns(70.158%), Route: 0.584ns(29.842%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.979    1001.219         ntclkbufg_1      
 CLMA_154_32/CLK                                                           r       u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.133    1001.352                          
 clock uncertainty                                      -0.150    1001.202                          

 Setup time                                             -0.132    1001.070                          

 Data required time                                               1001.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.070                          
 Data arrival time                                                   3.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.192
  Launch Clock Delay      :  1.349
  Clock Pessimism Removal :  0.119

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.080       1.349         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.223       1.572 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.075       1.647         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_150_68/Y3                    td                    0.360       2.007 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.181       2.188         u_sd_ctrl_top/u_sd_read/N264
 CLMA_150_60/Y0                    td                    0.380       2.568 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.267       2.835         u_sd_ctrl_top/u_sd_read/_N1635
                                   td                    0.365       3.200 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.200         u_sd_ctrl_top/u_sd_read/_N377
 CLMS_150_57/COUT                  td                    0.044       3.244 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.244         u_sd_ctrl_top/u_sd_read/_N379
                                   td                    0.044       3.288 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.288         u_sd_ctrl_top/u_sd_read/_N381
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.288         Logic Levels: 3  
                                                                                   Logic: 1.416ns(73.027%), Route: 0.523ns(26.973%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.952    1001.192         ntclkbufg_1      
 CLMS_150_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.119    1001.311                          
 clock uncertainty                                      -0.150    1001.161                          

 Setup time                                             -0.128    1001.033                          

 Data required time                                               1001.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.033                          
 Data arrival time                                                   3.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.192
  Launch Clock Delay      :  1.349
  Clock Pessimism Removal :  0.119

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.080       1.349         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q0                    tco                   0.223       1.572 r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.075       1.647         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMA_150_68/Y3                    td                    0.360       2.007 f       u_sd_ctrl_top/u_sd_read/N264_4/gateop_perm/Z
                                   net (fanout=6)        0.181       2.188         u_sd_ctrl_top/u_sd_read/N264
 CLMA_150_60/Y0                    td                    0.380       2.568 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.267       2.835         u_sd_ctrl_top/u_sd_read/_N1635
                                   td                    0.365       3.200 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.200         u_sd_ctrl_top/u_sd_read/_N377
 CLMS_150_57/COUT                  td                    0.044       3.244 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.244         u_sd_ctrl_top/u_sd_read/_N379
 CLMS_150_61/CIN                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.244         Logic Levels: 3  
                                                                                   Logic: 1.372ns(72.401%), Route: 0.523ns(27.599%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240    1000.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000    1000.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.952    1001.192         ntclkbufg_1      
 CLMS_150_61/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.119    1001.311                          
 clock uncertainty                                      -0.150    1001.161                          

 Setup time                                             -0.132    1001.029                          

 Data required time                                               1001.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.029                          
 Data arrival time                                                   3.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.785                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.349
  Launch Clock Delay      :  1.201
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.961       1.201         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q3                    tco                   0.178       1.379 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.061       1.440         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMS_150_69/D4                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.440         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.080       1.349         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.148       1.201                          
 clock uncertainty                                       0.000       1.201                          

 Hold time                                              -0.028       1.173                          

 Data required time                                                  1.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.173                          
 Data arrival time                                                   1.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/I00
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.344
  Launch Clock Delay      :  1.196
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.956       1.196         ntclkbufg_1      
 CLMA_150_56/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_150_56/Q0                    tco                   0.179       1.375 f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059       1.434         u_sd_ctrl_top/u_sd_read/rx_data_cnt [0]
 CLMS_150_57/A0                                                            f       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/I00

 Data arrival time                                                   1.434         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.075       1.344         ntclkbufg_1      
 CLMS_150_57/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.133       1.211                          
 clock uncertainty                                       0.000       1.211                          

 Hold time                                              -0.078       1.133                          

 Data required time                                                  1.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.133                          
 Data arrival time                                                   1.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.349
  Launch Clock Delay      :  1.201
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.240       0.240         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.240 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       0.961       1.201         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_150_69/Q2                    tco                   0.180       1.381 f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.061       1.442         u_sd_ctrl_top/u_sd_read/rx_bit_cnt [2]
 CLMS_150_69/D0                                                            f       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.442         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT1                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.269       0.269         clk_ref_180deg   
 USCM_56_113/CLK_USCM              td                    0.000       0.269 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=34)       1.080       1.349         ntclkbufg_1      
 CLMS_150_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.147       1.202                          
 clock uncertainty                                       0.000       1.202                          

 Hold time                                              -0.065       1.137                          

 Data required time                                                  1.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.137                          
 Data arrival time                                                   1.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/wr_data_t[6]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.208
  Launch Clock Delay      :  1.361
  Clock Pessimism Removal :  0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.092       1.361         ntclkbufg_0      
 CLMA_146_44/CLK                                                           r       u_data_gen/wr_data_t[6]/opit_0_A2Q21/CLK

 CLMA_146_44/Q1                    tco                   0.223       1.584 f       u_data_gen/wr_data_t[6]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.377       1.961         u_data_gen/wr_data_t [6]
 CLMA_146_32/Y1                    td                    0.360       2.321 f       u_data_gen/N5_mux15_8/gateop_perm/Z
                                   net (fanout=1)        0.157       2.478         u_data_gen/_N2884
 CLMA_146_32/Y2                    td                    0.381       2.859 f       u_data_gen/N5_mux15_16/gateop_perm/Z
                                   net (fanout=16)       0.356       3.215         u_data_gen/N5    
 CLMA_146_37/COUT                  td                    0.387       3.602 r       u_sd_ctrl_top/u_sd_write/wr_data_t[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.602         u_data_gen/N7_1.co [8]
                                   td                    0.044       3.646 r       u_sd_ctrl_top/u_sd_write/wr_data_t[10]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.646         u_data_gen/N7_1.co [10]
 CLMA_146_41/COUT                  td                    0.044       3.690 r       u_sd_ctrl_top/u_sd_write/wr_data_t[12]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.690         u_data_gen/N7_1.co [12]
                                   td                    0.044       3.734 r       u_sd_ctrl_top/u_sd_write/wr_data_t[14]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.734         u_data_gen/N7_1.co [14]
 CLMA_146_45/Y2                    td                    0.209       3.943 r       u_data_gen/N7_1.fsub_15/gateop_perm/Y
                                   net (fanout=1)        0.400       4.343         wr_data[15]      
 CLMS_138_53/Y1                    td                    0.347       4.690 f       u_sd_ctrl_top/u_sd_write/N110_32_muxf7/F
                                   net (fanout=1)        0.282       4.972         u_sd_ctrl_top/u_sd_write/N110
 CLMA_146_49/B4                                                            f       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.972         Logic Levels: 6  
                                                                                   Logic: 2.039ns(56.466%), Route: 1.572ns(43.534%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.968    1001.208         ntclkbufg_0      
 CLMA_146_49/CLK                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.133    1001.341                          
 clock uncertainty                                      -0.150    1001.191                          

 Setup time                                             -0.079    1001.112                          

 Data required time                                               1001.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.112                          
 Data arrival time                                                   4.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.214
  Launch Clock Delay      :  1.353
  Clock Pessimism Removal :  0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.084       1.353         ntclkbufg_0      
 CLMA_150_48/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK

 CLMA_150_48/Q2                    tco                   0.223       1.576 f       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.366       1.942         u_sd_ctrl_top/u_sd_write/data_cnt [3]
 CLMS_150_49/Y2                    td                    0.162       2.104 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.160       2.264         u_sd_ctrl_top/u_sd_write/_N2808
 CLMA_154_48/Y0                    td                    0.378       2.642 f       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.168       2.810         u_sd_ctrl_top/u_sd_write/_N2810
 CLMS_150_49/Y3                    td                    0.360       3.170 f       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.352       3.522         u_sd_ctrl_top/u_sd_write/N402
 CLMS_150_49/Y0                    td                    0.226       3.748 f       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.259       4.007         u_sd_ctrl_top/u_sd_write/_N2830
 CLMS_150_45/Y0                    td                    0.150       4.157 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.169       4.326         u_sd_ctrl_top/u_sd_write/N440
 CLMA_150_40/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                   4.326         Logic Levels: 5  
                                                                                   Logic: 1.499ns(50.420%), Route: 1.474ns(49.580%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.974    1001.214         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.133    1001.347                          
 clock uncertainty                                      -0.150    1001.197                          

 Setup time                                             -0.476    1000.721                          

 Data required time                                               1000.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.721                          
 Data arrival time                                                   4.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.214
  Launch Clock Delay      :  1.353
  Clock Pessimism Removal :  0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.084       1.353         ntclkbufg_0      
 CLMA_150_48/CLK                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/CLK

 CLMA_150_48/Q2                    tco                   0.223       1.576 f       u_sd_ctrl_top/u_sd_write/data_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.366       1.942         u_sd_ctrl_top/u_sd_write/data_cnt [3]
 CLMS_150_49/Y2                    td                    0.162       2.104 r       u_sd_ctrl_top/u_sd_write/N402_14/gateop_perm/Z
                                   net (fanout=1)        0.160       2.264         u_sd_ctrl_top/u_sd_write/_N2808
 CLMA_154_48/Y0                    td                    0.378       2.642 f       u_sd_ctrl_top/u_sd_write/N402_16/gateop_perm/Z
                                   net (fanout=1)        0.168       2.810         u_sd_ctrl_top/u_sd_write/_N2810
 CLMS_150_49/Y3                    td                    0.360       3.170 f       u_sd_ctrl_top/u_sd_write/N402_17/gateop_perm/Z
                                   net (fanout=3)        0.352       3.522         u_sd_ctrl_top/u_sd_write/N402
 CLMS_150_49/Y0                    td                    0.226       3.748 f       u_sd_ctrl_top/u_sd_write/N437_1_4/gateop/F
                                   net (fanout=1)        0.259       4.007         u_sd_ctrl_top/u_sd_write/_N2830
 CLMS_150_45/Y0                    td                    0.150       4.157 f       u_sd_ctrl_top/u_sd_write/N440/gateop_perm/Z
                                   net (fanout=4)        0.169       4.326         u_sd_ctrl_top/u_sd_write/N440
 CLMA_150_40/CE                                                            f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.326         Logic Levels: 5  
                                                                                   Logic: 1.499ns(50.420%), Route: 1.474ns(49.580%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000    1000.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.974    1001.214         ntclkbufg_0      
 CLMA_150_40/CLK                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.133    1001.347                          
 clock uncertainty                                      -0.150    1001.197                          

 Setup time                                             -0.476    1000.721                          

 Data required time                                               1000.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.721                          
 Data arrival time                                                   4.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.363
  Launch Clock Delay      :  1.215
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.975       1.215         ntclkbufg_0      
 CLMA_154_36/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/CLK

 CLMA_154_36/Q2                    tco                   0.180       1.395 f       u_sd_ctrl_top/u_sd_write/detect_data[4]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       1.454         u_sd_ctrl_top/u_sd_write/detect_data [4]
 CLMS_154_37/A4                                                            f       u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.454         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.094       1.363         ntclkbufg_0      
 CLMS_154_37/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.133       1.230                          
 clock uncertainty                                       0.000       1.230                          

 Hold time                                              -0.029       1.201                          

 Data required time                                                  1.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.201                          
 Data arrival time                                                   1.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.363
  Launch Clock Delay      :  1.215
  Clock Pessimism Removal :  -0.133

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.975       1.215         ntclkbufg_0      
 CLMA_154_36/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/CLK

 CLMA_154_36/Q1                    tco                   0.180       1.395 f       u_sd_ctrl_top/u_sd_write/detect_done_flag/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.064       1.459         u_sd_ctrl_top/u_sd_write/detect_done_flag
 CLMS_154_37/C4                                                            f       u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.459         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.770%), Route: 0.064ns(26.230%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.094       1.363         ntclkbufg_0      
 CLMS_154_37/CLK                                                           r       u_sd_ctrl_top/u_sd_write/detect_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.133       1.230                          
 clock uncertainty                                       0.000       1.230                          

 Hold time                                              -0.028       1.202                          

 Data required time                                                  1.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.202                          
 Data arrival time                                                   1.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.339
  Launch Clock Delay      :  1.191
  Clock Pessimism Removal :  -0.148

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.240 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      0.951       1.191         ntclkbufg_0      
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_162_68/Q3                    tco                   0.178       1.369 f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       1.428         u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt [3]
 CLMA_162_68/D4                                                            f       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.428         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.070       1.339         ntclkbufg_0      
 CLMA_162_68/CLK                                                           r       u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.148       1.191                          
 clock uncertainty                                       0.000       1.191                          

 Hold time                                              -0.028       1.163                          

 Data required time                                                  1.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.163                          
 Data arrival time                                                   1.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N1              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.272       1.697         clk_ref_180deg   
 USCM_56_114/CLK_USCM              td                    0.000       1.697 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.215       2.912         ntR153           
 CLMA_158_41/Y0                    td                    0.150       3.062 f       u_sd_ctrl_top/N1/gateop_perm/Z
                                   net (fanout=1)        0.661       3.723         nt_sd_clk        
 IOL_179_6/DO                      td                    0.106       3.829 f       sd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.829         sd_clk_obuf/ntO  
 IOBD_177_0/PAD                    td                    2.358       6.187 f       sd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       6.233         sd_clk           
 N10                                                                       f       sd_clk (port)    

 Data arrival time                                                   6.233         Logic Levels: 7  
                                                                                   Logic: 3.804ns(61.030%), Route: 2.429ns(38.970%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/CLK
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.073       1.342         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q0                    tco                   0.221       1.563 f       u_sd_ctrl_top/u_sd_read/sd_mosi/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.372       1.935         u_sd_ctrl_top/rd_sd_mosi
 CLMA_158_56/Y1                    td                    0.359       2.294 f       u_sd_ctrl_top/N7_6[1]/gateop/F
                                   net (fanout=1)        0.792       3.086         nt_sd_mosi       
 IOL_179_5/DO                      td                    0.106       3.192 f       sd_mosi_obuf/opit_1/O
                                   net (fanout=1)        0.000       3.192         sd_mosi_obuf/ntO 
 IOBS_176_0/PAD                    td                    2.358       5.550 f       sd_mosi_obuf/opit_0/O
                                   net (fanout=1)        0.047       5.597         sd_mosi          
 P11                                                                       f       sd_mosi (port)   

 Data arrival time                                                   5.597         Logic Levels: 3  
                                                                                   Logic: 3.044ns(71.539%), Route: 1.211ns(28.461%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/CLK
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_ref          
 USCM_56_112/CLK_USCM              td                    0.000       0.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=126)      1.073       1.342         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/CLK

 CLMA_158_69/Q2                    tco                   0.223       1.565 f       u_sd_ctrl_top/u_sd_read/sd_cs/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.279       1.844         u_sd_ctrl_top/rd_sd_cs
 CLMA_158_56/Y0                    td                    0.378       2.222 f       u_sd_ctrl_top/N7_6[0]/gateop/F
                                   net (fanout=1)        0.645       2.867         nt_sd_cs         
 IOL_163_5/DO                      td                    0.106       2.973 f       sd_cs_obuf/opit_1/O
                                   net (fanout=1)        0.000       2.973         sd_cs_obuf/ntO   
 IOBS_160_0/PAD                    td                    2.358       5.331 f       sd_cs_obuf/opit_0/O
                                   net (fanout=1)        0.050       5.381         sd_cs            
 N9                                                                        f       sd_cs (port)     

 Data arrival time                                                   5.381         Logic Levels: 3  
                                                                                   Logic: 3.065ns(75.885%), Route: 0.974ns(24.115%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.554       1.406         nt_sd_miso       
 CLMS_154_37/D2                                                            r       u_sd_ctrl_top/u_sd_write/detect_data[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   1.406         Logic Levels: 2  
                                                                                   Logic: 0.800ns(56.899%), Route: 0.606ns(43.101%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/res_flag/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.577       1.429         nt_sd_miso       
 CLMS_150_29/B0                                                            r       u_sd_ctrl_top/u_sd_write/res_flag/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.429         Logic Levels: 2  
                                                                                   Logic: 0.800ns(55.983%), Route: 0.629ns(44.017%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M8                                                      0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.052       0.052         sd_miso          
 IOBD_125_0/DIN                    td                    0.734       0.786 r       sd_miso_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.786         sd_miso_ibuf/ntD 
 IOL_127_6/RX_DATA_DD              td                    0.066       0.852 r       sd_miso_ibuf/opit_1/OUT
                                   net (fanout=9)        0.740       1.592         nt_sd_miso       
 CLMA_150_68/C2                                                            r       u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L2

 Data arrival time                                                   1.592         Logic Levels: 2  
                                                                                   Logic: 0.800ns(50.251%), Route: 0.792ns(49.749%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_150_69/CLK         u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_154_77/CLK         u_data_gen/rd_comp_data[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_154_77/CLK         u_data_gen/rd_comp_data[0]/opit_0_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_154_81/CLK         u_data_gen/rd_right_cnt[0]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------+
| Type       | File Name                                                    
+----------------------------------------------------------------------------+
| Input      | D:/ywd1/dm/sd_rw-25g/prj/place_route/top_sd_rw_pnr.adf       
| Output     | D:/ywd1/dm/sd_rw-25g/prj/report_timing/top_sd_rw_rtp.adf     
|            | D:/ywd1/dm/sd_rw-25g/prj/report_timing/top_sd_rw.rtr         
|            | D:/ywd1/dm/sd_rw-25g/prj/report_timing/rtr.db                
+----------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 822 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:6s
Total real time to report_timing completion : 0h:0m:8s
