# URL with username and password for the database storing the data
#For e.g - db-url=jdbc:mysql://10.88.6.23/rtiDDS-mbsuite?user=root&amp;password=root123
#db_url=
#Names of the System Metric Graphs to be included in the reports.
#For e.g - machine_graphs=cpu,memory,network
#machine_graphs=

#machine_graphs=cpu
#,memory,network

PV_SIZE=line
CPU_SPREAD=bar
CPU_UTIL=line
IO_READS=line
IO_WRITES=line
NW_UTIL_1G_VARY_SIZE=line
VARY_PUB=line
NW_UTIL_1G_VARY_PUB=line
MBS_PER_SEC=line
CORE_UTIL=line

WL1_PUB_TPUT=line
WL1_PUB_CPU_UTIL=line
WL1_PUB_CORE_UTIL=line
WL1_PUB_HEAP_UTIL=line
WL1_PUB_NW_UTIL=line
WL1_PUB_MSG_LOSS_ABS=pie

WL1_BKR_CPU_UTIL=line
WL1_BKR_CORE_UTIL=bar
WL1_BKR_HEAP_UTIL=line
WL1_BKR_NW_UTIL=line

WL4_BKR_CPU_UTIL=line
WL4_BKR_CORE_UTIL=bar
WL4_BKR_HEAP_UTIL=line
WL4_BKR_NW_UTIL=line

WL1_PUB_TPUT_10G=line
WL1_PUB_CPU_UTIL_10G=line
WL1_PUB_CORE_UTIL_10G=bar
WL1_PUB_HEAP_UTIL_10G=line
WL1_PUB_NW_UTIL_10G=line
WL1_PUB_MSG_LOSS_ABS_10G=pie

WL1_BKR_CPU_UTIL_10G=line
WL1_BKR_CORE_UTIL_10G=bar
WL1_BKR_HEAP_UTIL_10G=line
WL1_BKR_NW_UTIL_10G=line

WL4_BKR_CPU_UTIL_10G=line
WL4_BKR_CORE_UTIL_10G=bar
WL4_BKR_HEAP_UTIL_10G=line
WL4_BKR_NW_UTIL_10G=line

WL41_BKR_CPU_UTIL_10G=line
WL41_BKR_CORE_UTIL_10G=bar
WL41_BKR_HEAP_UTIL_10G=line
WL41_BKR_NW_UTIL_10G=line

WL41_BKR_CPU_UTIL=line
WL41_BKR_CORE_UTIL=bar
WL41_BKR_HEAP_UTIL=line
WL41_BKR_NW_UTIL=line

WL1_SUB_TPUT=line
WL1_SUB_CPU_UTIL=line
WL1_SUB_CORE_UTIL=line
WL1_SUB_HEAP_UTIL=line
WL1_SUB_NW_UTIL=line

WL1_SUB_TPUT_10G=line
WL1_SUB_CPU_UTIL_10G=line
WL1_SUB_CORE_UTIL_10G=line
WL1_SUB_HEAP_UTIL_10G=line
WL1_SUB_NW_UTIL_10G=line


WL2_PUB_TPUT=line
WL2_PUB_CPU_UTIL=line
WL2_PUB_CORE_UTIL=line
WL2_PUB_HEAP_UTIL=line
WL2_PUB_NW_UTIL=line
WL2_PUB_MSG_LOSS_ABS=pie

WL2_SUB_TPUT=line
WL2_SUB_CPU_UTIL=line
WL2_SUB_CORE_UTIL=line
WL2_SUB_HEAP_UTIL=line
WL2_SUB_NW_UTIL=line

WL2_PUB_TPUT_10G=line
WL2_PUB_CPU_UTIL_10G=line
WL2_PUB_CORE_UTIL_10G=line
WL2_PUB_HEAP_UTIL_10G=line
WL2_PUB_NW_UTIL_10G=line
WL2_PUB_MSG_LOSS_ABS_10G=pie

WL2_SUB_TPUT_10G=line
WL2_SUB_CPU_UTIL_10G=line
WL2_SUB_CORE_UTIL_10G=line
WL2_SUB_HEAP_UTIL_10G=line
WL2_SUB_NW_UTIL_10G=line


WL3_PUB_TPUT=line
WL3_PUB_CPU_UTIL=line
WL3_PUB_CORE_UTIL=line
WL3_PUB_HEAP_UTIL=line
WL3_PUB_NW_UTIL=line
WL3_PUB_MSG_LOSS_ABS=pie
WL3_PUB_MSG_LOSS_STRUCT=line

WL3_SUB_TPUT=line
WL3_SUB_CPU_UTIL=line
WL3_SUB_CORE_UTIL=line
WL3_SUB_HEAP_UTIL=line
WL3_SUB_NW_UTIL=line

WL3_PUB_TPUT_10G=line
WL3_PUB_CPU_UTIL_10G=line
WL3_PUB_CORE_UTIL_10G=line
WL3_PUB_HEAP_UTIL_10G=line
WL3_PUB_NW_UTIL_10G=line

WL3_SUB_TPUT_10G=line
WL3_SUB_CPU_UTIL_10G=line
WL3_SUB_CORE_UTIL_10G=line
WL3_SUB_HEAP_UTIL_10G=line
WL3_SUB_NW_UTIL_10G=line
WL3_PUB_MSG_LOSS_ABS_10G=pie
WL3_PUB_MSG_LOSS_STRUCT_10G=line


WL31_PUB_TPUT=line
WL31_PUB_CPU_UTIL=line
WL31_PUB_CORE_UTIL=line
WL31_PUB_HEAP_UTIL=line
WL31_PUB_NW_UTIL=line
WL31_PUB_MSG_LOSS_ABS=pie
WL31_PUB_MSG_LOSS_STRUCT=line

WL31_SUB_TPUT=line
WL31_SUB_CPU_UTIL=line
WL31_SUB_CORE_UTIL=line
WL31_SUB_HEAP_UTIL=line
WL31_SUB_NW_UTIL=line

WL31_PUB_TPUT_10G=line
WL31_PUB_CPU_UTIL_10G=line
WL31_PUB_CORE_UTIL_10G=line
WL31_PUB_HEAP_UTIL_10G=line
WL31_PUB_NW_UTIL_10G=line
WL31_PUB_MSG_LOSS_ABS_10G=pie
WL31_PUB_MSG_LOSS_STRUCT_10G=line

WL31_SUB_TPUT_10G=line
WL31_SUB_CPU_UTIL_10G=line
WL31_SUB_CORE_UTIL_10G=line
WL31_SUB_HEAP_UTIL_10G=line
WL31_SUB_NW_UTIL_10G=line

WL21_PUB_TPUT=line
WL21_PUB_CPU_UTIL=line
WL21_PUB_CORE_UTIL=line
WL21_PUB_HEAP_UTIL=line
WL21_PUB_NW_UTIL=line
WL21_PUB_MSG_LOSS_ABS=pie
WL21_PUB_MSG_LOSS_STRUCT=line

WL21_SUB_TPUT=line
WL21_SUB_CPU_UTIL=line
WL21_SUB_CORE_UTIL=line
WL21_SUB_HEAP_UTIL=line
WL21_SUB_NW_UTIL=line

WL21_PUB_TPUT_10G=line
WL21_PUB_CPU_UTIL_10G=line
WL21_PUB_CORE_UTIL_10G=line
WL21_PUB_HEAP_UTIL_10G=line
WL21_PUB_NW_UTIL_10G=line
WL21_PUB_MSG_LOSS_ABS_10G=pie
WL21_PUB_MSG_LOSS_STRUCT_10G=line

WL21_SUB_TPUT_10G=line
WL21_SUB_CPU_UTIL_10G=line
WL21_SUB_CORE_UTIL_10G=line
WL21_SUB_HEAP_UTIL_10G=line
WL21_SUB_NW_UTIL_10G=line


WL4_PUB_TPUT=line
WL4_PUB_CPU_UTIL=line
WL4_PUB_CORE_UTIL=bar
WL4_PUB_HEAP_UTIL=line
WL4_PUB_NW_UTIL=line
WL4_PUB_MSG_LOSS_ABS=pie
WL4_PUB_MSG_LOSS_STRUCT=line

WL4_SUB_TPUT=line
WL4_SUB_CPU_UTIL=line
WL4_SUB_CORE_UTIL=bar
WL4_SUB_HEAP_UTIL=line
WL4_SUB_NW_UTIL=line

WL4_PUB_TPUT_10G=line
WL4_PUB_CPU_UTIL_10G=line
WL4_PUB_CORE_UTIL_10G=bar
WL4_PUB_HEAP_UTIL_10G=line
WL4_PUB_NW_UTIL_10G=line
WL4_PUB_MSG_LOSS_ABS_10G=pie
WL4_PUB_MSG_LOSS_STRUCT_10G=line

WL4_SUB_TPUT_10G=line
WL4_SUB_CPU_UTIL_10G=line
WL4_SUB_CORE_UTIL_10G=bar
WL4_SUB_HEAP_UTIL_10G=line
WL4_SUB_NW_UTIL_10G=line

WL41_PUB_TPUT=line
WL41_PUB_CPU_UTIL=line
WL41_PUB_CORE_UTIL=bar
WL41_PUB_HEAP_UTIL=line
WL41_PUB_NW_UTIL=line
WL41_PUB_MSG_LOSS_ABS=pie
WL41_PUB_MSG_LOSS_STRUCT=line

WL41_SUB_TPUT=line
WL41_SUB_CPU_UTIL=line
WL41_SUB_CORE_UTIL=bar
WL41_SUB_HEAP_UTIL=line
WL41_SUB_NW_UTIL=line

WL41_PUB_TPUT_10G=line
WL41_PUB_CPU_UTIL_10G=line
WL41_PUB_CORE_UTIL_10G=bar
WL41_PUB_HEAP_UTIL_10G=line
WL41_PUB_NW_UTIL_10G=line
WL41_PUB_MSG_LOSS_ABS_10G=pie
WL41_PUB_MSG_LOSS_STRUCT_10G=line

WL41_SUB_TPUT_10G=line
WL41_SUB_CPU_UTIL_10G=line
WL41_SUB_CORE_UTIL_10G=bar
WL41_SUB_HEAP_UTIL_10G=line
WL41_SUB_NW_UTIL_10G=line

WL6_PUB_TPUT=line
WL6_PUB_CPU_UTIL=line
WL6_PUB_CORE_UTIL=bar
WL6_PUB_HEAP_UTIL=line
WL6_PUB_NW_UTIL=line
WL6_PUB_MSG_LOSS_ABS=pie
WL6_PUB_MSG_LOSS_STRUCT=line

WL6_SUB_TPUT=line
WL6_SUB_CPU_UTIL=line
WL6_SUB_CORE_UTIL=bar
WL6_SUB_HEAP_UTIL=line
WL6_SUB_NW_UTIL=line

WL6_PUB_TPUT_10G=line
WL6_PUB_CPU_UTIL_10G=line
WL6_PUB_CORE_UTIL_10G=line
WL6_PUB_HEAP_UTIL_10G=line
WL6_PUB_NW_UTIL_10G=line
WL6_PUB_MSG_LOSS_ABS_10G=pie
WL6_PUB_MSG_LOSS_STRUCT_10G=line

WL6_SUB_TPUT_10G=line
WL6_SUB_CPU_UTIL_10G=line
WL6_SUB_CORE_UTIL_10G=line
WL6_SUB_HEAP_UTIL_10G=line
WL6_SUB_NW_UTIL_10G=line

AGG_TPUT=line
AGG_CORE_UTIL=line
AGG_CPU_UTIL=line
AGG_NW_UTIL=line
AGG_PUB_HEAP_UTIL=line
AGG_SUB_HEAP_UTIL=line
AGG_PUB_MSG_LOSS_ABS=pie

AGG_TPUT_10G=line
AGG_CORE_UTIL_10G=line
AGG_CPU_UTIL_10G=line
AGG_NW_UTIL_10G=line
AGG_PUB_HEAP_UTIL_10G=line
AGG_SUB_HEAP_UTIL_10G=line
AGG_PUB_MSG_LOSS_ABS_10G=pie

AGG_VARY_SIZE_TPUT=line
AGG_VARY_SIZE_CORE_UTIL=line
AGG_VARY_SIZE_CPU_UTIL=line
AGG_VARY_SIZE_NW_UTIL=line

AGG_VARY_SIZE_TPUT_10G=line
AGG_VARY_SIZE_CORE_UTIL_10G=line
AGG_VARY_SIZE_CPU_UTIL_10G=line
AGG_VARY_SIZE_NW_UTIL_10G=line

WL4_TPUT=line
WL4_PUB_HEAP_UTIL=line
WL4_SUB_HEAP_UTIL=line
WL4_PUB_NW_UTIL=line
WL4_SUB_NW_UTIL=line

121_LAT_SCATTER=scatter
121_LAT_SCATTER_TRIM=scatter
121_LAT_SCATTER_10G=scatter
121_LAT_SCATTER_TRIM_10G=scatter

121_LAT_PERCENTILE=line
121_LAT_PERCENTILE_TRIM=line
121_LAT_PERCENTILE_10G=line
121_LAT_PERCENTILE_TRIM_10G=line

TPUT_LAT=line
SIZE_LAT=line

TPUT_LAT_10G=line
SIZE_LAT_10G=line

WL7_MLTPUT_PUB_10G=multiline
WL7_MLTPUT_SUB_10G=multiline
WL7_MLNW_BRK_10G=multiline
WL7_MLHEAP_BRK_10G=multiline
WL7_MLCPU_BRK_10G=multibar
WL7_MLCPU_PUB_10G=multibar
WL7_MLCPU_SUB_10G=multibar
WL7_MLHEAP_PUB_10G=multiline
WL7_MLHEAP_SUB_10G=multiline
WL7_MLNW_SUB_10G=multiline
WL7_MLNW_PUB_10G=multiline

WL7_MLTPUT_PUB=multiline
WL7_MLTPUT_SUB=multiline
WL7_MLNW_BRK=multiline
WL7_MLHEAP_BRK=multiline
WL7_MLCPU_BRK=multibar
WL7_MLCPU_PUB=multibar
WL7_MLCPU_SUB=multibar
WL7_MLHEAP_PUB=multiline
WL7_MLHEAP_SUB=multiline
WL7_MLNW_SUB=multiline
WL7_MLNW_PUB=multiline

WL8_MLTPUT_PUB_10G=multiline
WL8_MLTPUT_SUB_10G=multiline
WL8_MLNW_BRK_10G=multiline
WL8_MLHEAP_BRK_10G=multiline
WL8_MLCPU_BRK_10G=multibar
WL8_MLCPU_PUB_10G=multibar
WL8_MLCPU_SUB_10G=multibar
WL8_MLHEAP_PUB_10G=multiline
WL8_MLHEAP_SUB_10G=multiline
WL8_MLNW_SUB_10G=multiline
WL8_MLNW_PUB_10G=multiline

WL8_MLTPUT_PUB=multiline
WL8_MLTPUT_SUB=multiline
WL8_MLNW_BRK=multiline
WL8_MLHEAP_BRK=multiline
WL8_MLCPU_BRK=multibar
WL8_MLCPU_PUB=multibar
WL8_MLCPU_SUB=multibar
WL8_MLHEAP_PUB=multiline
WL8_MLHEAP_SUB=multiline
WL8_MLNW_SUB=multiline
WL8_MLNW_PUB=multiline