This implementation of a simple ALU follows the idea of dedicated sub-modules for arithmetic and logic operations.
It should satisfy the specifications and select signals given in lab 5