\doxysection{FIREWALL\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_i_r_e_w_a_l_l___type_def}{}\label{struct_f_i_r_e_w_a_l_l___type_def}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}


Firewall.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_af0bae84b3787d61507114f8628df0095}{CSSA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_acc70098604b1a4cbaab9f2f2e9bc0a28}{CSL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a1735c661266ae1fa2b9a4afd77bf809f}{NVDSSA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a2c49b8cc15240d51446e553dd9e89bdc}{NVDSL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a32f6d9786dd0a03417d73ec86a688d79}{VDSSA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_acf3b205a6bc3ca42716927867db3ee2a}{VDSL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a9141ec6fb95eee8d1f99a002a769522f}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a3546fb842946529db7bdd384a9b38dbc}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def_a52c4f606198fa54c6cd38aa220f82fbe}{CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Firewall. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a52c4f606198fa54c6cd38aa220f82fbe}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a52c4f606198fa54c6cd38aa220f82fbe} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+CR}

Configuration register, Address offset\+: 0x20 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_acc70098604b1a4cbaab9f2f2e9bc0a28}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSL@{CSL}}
\index{CSL@{CSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSL}{CSL}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_acc70098604b1a4cbaab9f2f2e9bc0a28} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+CSL}

Code Segment Length register, Address offset\+: 0x04 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_af0bae84b3787d61507114f8628df0095}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!CSSA@{CSSA}}
\index{CSSA@{CSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSSA}{CSSA}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_af0bae84b3787d61507114f8628df0095} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+CSSA}

Code Segment Start Address register, Address offset\+: 0x00 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a2c49b8cc15240d51446e553dd9e89bdc}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSL@{NVDSL}}
\index{NVDSL@{NVDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSL}{NVDSL}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a2c49b8cc15240d51446e553dd9e89bdc} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+NVDSL}

NON volatile data Segment Length register, Address offset\+: 0x0C \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a1735c661266ae1fa2b9a4afd77bf809f}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!NVDSSA@{NVDSSA}}
\index{NVDSSA@{NVDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{NVDSSA}{NVDSSA}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a1735c661266ae1fa2b9a4afd77bf809f} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+NVDSSA}

NON volatile data Segment Start Address register, Address offset\+: 0x08 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a9141ec6fb95eee8d1f99a002a769522f}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a9141ec6fb95eee8d1f99a002a769522f} 
uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved1, Address offset\+: 0x18 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a3546fb842946529db7bdd384a9b38dbc}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a3546fb842946529db7bdd384a9b38dbc} 
uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved2, Address offset\+: 0x1C \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_acf3b205a6bc3ca42716927867db3ee2a}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSL@{VDSL}}
\index{VDSL@{VDSL}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSL}{VDSL}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_acf3b205a6bc3ca42716927867db3ee2a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+VDSL}

Volatile data Segment Length register, Address offset\+: 0x14 \Hypertarget{struct_f_i_r_e_w_a_l_l___type_def_a32f6d9786dd0a03417d73ec86a688d79}\index{FIREWALL\_TypeDef@{FIREWALL\_TypeDef}!VDSSA@{VDSSA}}
\index{VDSSA@{VDSSA}!FIREWALL\_TypeDef@{FIREWALL\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VDSSA}{VDSSA}}
{\footnotesize\ttfamily \label{struct_f_i_r_e_w_a_l_l___type_def_a32f6d9786dd0a03417d73ec86a688d79} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIREWALL\+\_\+\+Type\+Def\+::\+VDSSA}

Volatile data Segment Start Address register, Address offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
