Adding x1 -> x5 to mostRecentWrite map (Map(x1 -> x5))
Adding x2 -> x8 to mostRecentWrite map (Map(x1 -> x5, x2 -> x8))
Adding x3 -> x11 to mostRecentWrite map (Map(x1 -> x5, x2 -> x8, x3 -> x11))
Node x36 (RegRead(x1)) has a dram reading its most recent write
Node x37 (RegRead(x3)) has a dram reading its most recent write
DRAM: x38 (List(x36, x37)), dim: x36 = ArgIn, mapping to x36
DRAM: x38 (List(x36, x37)), dim: x37 = ArgIn, mapping to x37
Node x39 (RegRead(x3)) has a dram reading its most recent write
Node x40 (RegRead(x2)) has a dram reading its most recent write
DRAM: x41 (List(x39, x40)), dim: x39 = ArgIn, mapping to x39
DRAM: x41 (List(x39, x40)), dim: x40 = ArgIn, mapping to x40
Node x42 (RegRead(x1)) has a dram reading its most recent write
Node x43 (RegRead(x2)) has a dram reading its most recent write
DRAM: x44 (List(x42, x43)), dim: x42 = ArgIn, mapping to x42
DRAM: x44 (List(x42, x43)), dim: x43 = ArgIn, mapping to x43
    Stms:
      x101 = MemDenseAlias(List(Const(true)),List(x44),List(List(Series(b57, x80, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x88 = CounterChainNew(List(x86))
      x56 = CounterNew(Const(0),x55,Const(16),Const(1))
      x52 = RegRead(x3)
      x93 = SRAMRead(x62,List(b84, b90),Set())
      x78 = MemDenseAlias(List(Const(true)),List(x41),List(List(Series(b50, x76, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x61 = FixMin(Const(16),x60)
      x89 = CounterNew(Const(0),x54,Const(1),Const(1))
      x74 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
      x60 = FixSub(x59,b57)
      x85 = CounterChainNew(List(x83))
      x102 = DenseTransfer(x101,x75,false,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x70 = CounterChainNew(List(x68))
      x92 = SRAMRead(x75,List(b84, b87),Set())
      x65 = MemDenseAlias(List(Const(true)),List(x38),List(List(Series(b57, x63, Const(1), Const(1), false), Series(b50, x64, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x97 = SRAMWrite(x75,x96,List(b84, b87),Set())
      x53 = FixSub(x52,b50)
      x77 = FixAdd(b69,x73)
      x96 = FixAdd(x92,x95)
      x73 = FixMin(Const(16),x72)
      x105 = OpForeach(Set(),x51,Block(Const(())),List(b50),None)
      x64 = FixAdd(b50,x54)
      x59 = RegRead(x1)
      x71 = RegRead(x2)
      x54 = FixMin(Const(16),x53)
      x49 = CounterNew(Const(0),x48,Const(16),Const(1))
      x86 = CounterNew(Const(0),x73,Const(1),Const(4))
      x81 = MemDenseAlias(List(Const(true)),List(x44),List(List(Series(b57, x80, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x76 = FixAdd(b50,x54)
      x98 = OpForeach(Set(),x91,Block(Const(())),List(b90),None)
      x103 = OpForeach(Set(),x70,Block(Const(())),List(b69),None)
      x91 = CounterChainNew(List(x89))
      x66 = DenseTransfer(x65,x62,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x80 = FixAdd(b57,x61)
      x48 = RegRead(x3)
      x63 = FixAdd(b57,x61)
      x95 = FixMul(x93,x94)
      x67 = RegRead(x2)
      x72 = FixSub(x71,b69)
      x99 = OpForeach(Set(),x88,Block(Const(())),List(b87),None)
      x104 = OpForeach(Set(),x58,Block(Const(())),List(b57),None)
      x55 = RegRead(x1)
      x75 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
      x58 = CounterChainNew(List(x56))
      x82 = DenseTransfer(x81,x75,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x51 = CounterChainNew(List(x49))
      x79 = DenseTransfer(x78,x74,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]])
      x94 = SRAMRead(x74,List(b90, b87),Set())
      x68 = CounterNew(Const(0),x67,Const(16),Const(1))
      x62 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
      x83 = CounterNew(Const(0),x61,Const(1),Const(4))
      x100 = OpForeach(Set(),x85,Block(Const(())),List(b84),None)
    Used:
      b69 [Made: true]
      x101 = MemDenseAlias(List(Const(true)),List(x44),List(List(Series(b57, x80, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      () [Made: false]
      x88 = CounterChainNew(List(x86)) [Made: true]
      x56 = CounterNew(Const(0),x55,Const(16),Const(1)) [Made: true]
      x52 = RegRead(x3) [Made: true]
      x93 = SRAMRead(x62,List(b84, b90),Set()) [Made: true]
      b57 [Made: true]
      x78 = MemDenseAlias(List(Const(true)),List(x41),List(List(Series(b50, x76, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      b84 [Made: true]
      x61 = FixMin(Const(16),x60) [Made: true]
      x89 = CounterNew(Const(0),x54,Const(1),Const(1)) [Made: true]
      x1 = ArgInNew(Const(0)) [Made: false]
      x74 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x60 = FixSub(x59,b57) [Made: true]
      x85 = CounterChainNew(List(x83)) [Made: true]
      x102 = DenseTransfer(x101,x75,false,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x38 = DRAMHostNew(List(x36, x37),Const(0)) [Made: false]
      x70 = CounterChainNew(List(x68)) [Made: true]
      x92 = SRAMRead(x75,List(b84, b87),Set()) [Made: true]
      x65 = MemDenseAlias(List(Const(true)),List(x38),List(List(Series(b57, x63, Const(1), Const(1), false), Series(b50, x64, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x97 = SRAMWrite(x75,x96,List(b84, b87),Set()) [Made: true]
      x53 = FixSub(x52,b50) [Made: true]
      x77 = FixAdd(b69,x73) [Made: true]
      x96 = FixAdd(x92,x95) [Made: true]
      x41 = DRAMHostNew(List(x39, x40),Const(0)) [Made: false]
      x73 = FixMin(Const(16),x72) [Made: true]
      x2 = ArgInNew(Const(0)) [Made: false]
      x64 = FixAdd(b50,x54) [Made: true]
      x44 = DRAMHostNew(List(x42, x43),Const(0)) [Made: false]
      x59 = RegRead(x1) [Made: true]
      x71 = RegRead(x2) [Made: true]
      x54 = FixMin(Const(16),x53) [Made: true]
      x49 = CounterNew(Const(0),x48,Const(16),Const(1)) [Made: true]
      x86 = CounterNew(Const(0),x73,Const(1),Const(4)) [Made: true]
      x81 = MemDenseAlias(List(Const(true)),List(x44),List(List(Series(b57, x80, Const(1), Const(1), false), Series(b69, x77, Const(1), Const(1), false))),Fix[TRUE,_24,_8],DRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x76 = FixAdd(b50,x54) [Made: true]
      x98 = OpForeach(Set(),x91,Block(Const(())),List(b90),None) [Made: true]
      x103 = OpForeach(Set(),x70,Block(Const(())),List(b69),None) [Made: true]
      x91 = CounterChainNew(List(x89)) [Made: true]
      x66 = DenseTransfer(x65,x62,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x3 = ArgInNew(Const(0)) [Made: false]
      x80 = FixAdd(b57,x61) [Made: true]
      x48 = RegRead(x3) [Made: true]
      x63 = FixAdd(b57,x61) [Made: true]
      x95 = FixMul(x93,x94) [Made: true]
      b50 [Made: true]
      x67 = RegRead(x2) [Made: true]
      x72 = FixSub(x71,b69) [Made: true]
      x99 = OpForeach(Set(),x88,Block(Const(())),List(b87),None) [Made: true]
      b87 [Made: true]
      x104 = OpForeach(Set(),x58,Block(Const(())),List(b57),None) [Made: true]
      x55 = RegRead(x1) [Made: true]
      x75 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x58 = CounterChainNew(List(x56)) [Made: true]
      x82 = DenseTransfer(x81,x75,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x51 = CounterChainNew(List(x49)) [Made: true]
      x79 = DenseTransfer(x78,x74,true,false,Set(),Fix[TRUE,_24,_8],SRAM2[Fix[TRUE,_24,_8]],DRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      x94 = SRAMRead(x74,List(b90, b87),Set()) [Made: true]
      x68 = CounterNew(Const(0),x67,Const(16),Const(1)) [Made: true]
      x62 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]]) [Made: true]
      b90 [Made: true]
      x83 = CounterNew(Const(0),x61,Const(1),Const(4)) [Made: true]
      x100 = OpForeach(Set(),x85,Block(Const(())),List(b84),None) [Made: true]
