
UART_Interface.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d0  08003e04  08003e04  00013e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040d4  080040d4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080040d4  080040d4  000140d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040dc  080040dc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040dc  080040dc  000140dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040e0  080040e0  000140e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080040e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000cc  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000013c  2000013c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b540  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a97  00000000  00000000  0002b5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000808  00000000  00000000  0002d078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000770  00000000  00000000  0002d880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022363  00000000  00000000  0002dff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009b2c  00000000  00000000  00050353  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0799  00000000  00000000  00059e7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012a618  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002798  00000000  00000000  0012a66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003dec 	.word	0x08003dec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003dec 	.word	0x08003dec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fd35 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f92d 	bl	80007d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 fa05 	bl	8000984 <MX_GPIO_Init>
  MX_ADC1_Init();
 800057a:	f000 f987 	bl	800088c <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800057e:	f000 f9d7 	bl	8000930 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint32_t adcValue = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	607b      	str	r3, [r7, #4]
  volatile HAL_StatusTypeDef adcPoolResult;

  HAL_ADC_Start(&hadc1);
 8000586:	487c      	ldr	r0, [pc, #496]	; (8000778 <main+0x210>)
 8000588:	f000 fe02 	bl	8001190 <HAL_ADC_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  printf(get_BlueLed() == 1 ? "\r\nBlueLed ON, with button, number SWT4!\r\n" : "\r\nBlueLed OFF, with button, number SWT4!\r\n");
 800058c:	f000 fb56 	bl	8000c3c <get_BlueLed>
 8000590:	4603      	mov	r3, r0
 8000592:	2b01      	cmp	r3, #1
 8000594:	d101      	bne.n	800059a <main+0x32>
 8000596:	4b79      	ldr	r3, [pc, #484]	; (800077c <main+0x214>)
 8000598:	e000      	b.n	800059c <main+0x34>
 800059a:	4b79      	ldr	r3, [pc, #484]	; (8000780 <main+0x218>)
 800059c:	4618      	mov	r0, r3
 800059e:	f002 fccf 	bl	8002f40 <iprintf>
	  printf(get_RedLed() == 1 ? "\r\nRedLed ON, with button, number SWT5!\r\n" : "\r\nRedLed OFF, with button, number SWT5!\r\n");
 80005a2:	f000 fb57 	bl	8000c54 <get_RedLed>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d101      	bne.n	80005b0 <main+0x48>
 80005ac:	4b75      	ldr	r3, [pc, #468]	; (8000784 <main+0x21c>)
 80005ae:	e000      	b.n	80005b2 <main+0x4a>
 80005b0:	4b75      	ldr	r3, [pc, #468]	; (8000788 <main+0x220>)
 80005b2:	4618      	mov	r0, r3
 80005b4:	f002 fcc4 	bl	8002f40 <iprintf>
	  printf(get_OrangeLed() == 1 ? "\r\nOrangeLed ON, with button, number SWT3!\r\n" : "\r\nOrangeLed OFF, with button, number SWT3!\r\n");
 80005b8:	f000 fb58 	bl	8000c6c <get_OrangeLed>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b01      	cmp	r3, #1
 80005c0:	d101      	bne.n	80005c6 <main+0x5e>
 80005c2:	4b72      	ldr	r3, [pc, #456]	; (800078c <main+0x224>)
 80005c4:	e000      	b.n	80005c8 <main+0x60>
 80005c6:	4b72      	ldr	r3, [pc, #456]	; (8000790 <main+0x228>)
 80005c8:	4618      	mov	r0, r3
 80005ca:	f002 fcb9 	bl	8002f40 <iprintf>
	  printf(get_GreenLed() == 1 ? "\r\nGreenLed ON, with button, number SWT1!\r\n" : "\r\nGreenLed OFF, with button, number SWT1!\r\n");
 80005ce:	f000 fb59 	bl	8000c84 <get_GreenLed>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d101      	bne.n	80005dc <main+0x74>
 80005d8:	4b6e      	ldr	r3, [pc, #440]	; (8000794 <main+0x22c>)
 80005da:	e000      	b.n	80005de <main+0x76>
 80005dc:	4b6e      	ldr	r3, [pc, #440]	; (8000798 <main+0x230>)
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 fcae 	bl	8002f40 <iprintf>

	  uint8_t rcvBuf;
	  HAL_StatusTypeDef result;

	  result = HAL_UART_Receive(&huart3, &rcvBuf, sizeof(rcvBuf), 10);
 80005e4:	1c79      	adds	r1, r7, #1
 80005e6:	230a      	movs	r3, #10
 80005e8:	2201      	movs	r2, #1
 80005ea:	486c      	ldr	r0, [pc, #432]	; (800079c <main+0x234>)
 80005ec:	f002 f99d 	bl	800292a <HAL_UART_Receive>
 80005f0:	4603      	mov	r3, r0
 80005f2:	70fb      	strb	r3, [r7, #3]

	  if (result == HAL_OK)
 80005f4:	78fb      	ldrb	r3, [r7, #3]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	f040 8087 	bne.w	800070a <main+0x1a2>
	  {
		  switch (rcvBuf)
 80005fc:	787b      	ldrb	r3, [r7, #1]
 80005fe:	3b30      	subs	r3, #48	; 0x30
 8000600:	2b07      	cmp	r3, #7
 8000602:	d87b      	bhi.n	80006fc <main+0x194>
 8000604:	a201      	add	r2, pc, #4	; (adr r2, 800060c <main+0xa4>)
 8000606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800060a:	bf00      	nop
 800060c:	08000647 	.word	0x08000647
 8000610:	0800062d 	.word	0x0800062d
 8000614:	0800067b 	.word	0x0800067b
 8000618:	08000661 	.word	0x08000661
 800061c:	080006af 	.word	0x080006af
 8000620:	08000695 	.word	0x08000695
 8000624:	080006e3 	.word	0x080006e3
 8000628:	080006c9 	.word	0x080006c9
		  {
		  	  case '1':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000632:	485b      	ldr	r0, [pc, #364]	; (80007a0 <main+0x238>)
 8000634:	f001 fbfa 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg0, strlen(msg0), 10);
 8000638:	230a      	movs	r3, #10
 800063a:	220c      	movs	r2, #12
 800063c:	4959      	ldr	r1, [pc, #356]	; (80007a4 <main+0x23c>)
 800063e:	4857      	ldr	r0, [pc, #348]	; (800079c <main+0x234>)
 8000640:	f002 f8e1 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 8000644:	e062      	b.n	800070c <main+0x1a4>

		  	  case '0':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800064c:	4854      	ldr	r0, [pc, #336]	; (80007a0 <main+0x238>)
 800064e:	f001 fbed 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg1, strlen(msg1), 10);
 8000652:	230a      	movs	r3, #10
 8000654:	220d      	movs	r2, #13
 8000656:	4954      	ldr	r1, [pc, #336]	; (80007a8 <main+0x240>)
 8000658:	4850      	ldr	r0, [pc, #320]	; (800079c <main+0x234>)
 800065a:	f002 f8d4 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 800065e:	e055      	b.n	800070c <main+0x1a4>

		  	  case '3':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000666:	484e      	ldr	r0, [pc, #312]	; (80007a0 <main+0x238>)
 8000668:	f001 fbe0 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg2, strlen(msg2), 10);
 800066c:	230a      	movs	r3, #10
 800066e:	220b      	movs	r2, #11
 8000670:	494e      	ldr	r1, [pc, #312]	; (80007ac <main+0x244>)
 8000672:	484a      	ldr	r0, [pc, #296]	; (800079c <main+0x234>)
 8000674:	f002 f8c7 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 8000678:	e048      	b.n	800070c <main+0x1a4>

		  	  case '2':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000680:	4847      	ldr	r0, [pc, #284]	; (80007a0 <main+0x238>)
 8000682:	f001 fbd3 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg3, strlen(msg3), 10);
 8000686:	230a      	movs	r3, #10
 8000688:	220c      	movs	r2, #12
 800068a:	4949      	ldr	r1, [pc, #292]	; (80007b0 <main+0x248>)
 800068c:	4843      	ldr	r0, [pc, #268]	; (800079c <main+0x234>)
 800068e:	f002 f8ba 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 8000692:	e03b      	b.n	800070c <main+0x1a4>

		  	  case '5':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800069a:	4841      	ldr	r0, [pc, #260]	; (80007a0 <main+0x238>)
 800069c:	f001 fbc6 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg4, strlen(msg4), 10);
 80006a0:	230a      	movs	r3, #10
 80006a2:	220d      	movs	r2, #13
 80006a4:	4943      	ldr	r1, [pc, #268]	; (80007b4 <main+0x24c>)
 80006a6:	483d      	ldr	r0, [pc, #244]	; (800079c <main+0x234>)
 80006a8:	f002 f8ad 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 80006ac:	e02e      	b.n	800070c <main+0x1a4>

		  	  case '4':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006b4:	483a      	ldr	r0, [pc, #232]	; (80007a0 <main+0x238>)
 80006b6:	f001 fbb9 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg5, strlen(msg5), 10);
 80006ba:	230a      	movs	r3, #10
 80006bc:	220e      	movs	r2, #14
 80006be:	493e      	ldr	r1, [pc, #248]	; (80007b8 <main+0x250>)
 80006c0:	4836      	ldr	r0, [pc, #216]	; (800079c <main+0x234>)
 80006c2:	f002 f8a0 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 80006c6:	e021      	b.n	800070c <main+0x1a4>

		  	  case '7':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ce:	4834      	ldr	r0, [pc, #208]	; (80007a0 <main+0x238>)
 80006d0:	f001 fbac 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg6, strlen(msg6), 10);
 80006d4:	230a      	movs	r3, #10
 80006d6:	220e      	movs	r2, #14
 80006d8:	4938      	ldr	r1, [pc, #224]	; (80007bc <main+0x254>)
 80006da:	4830      	ldr	r0, [pc, #192]	; (800079c <main+0x234>)
 80006dc:	f002 f893 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 80006e0:	e014      	b.n	800070c <main+0x1a4>

		  	  case '6':
		  		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80006e2:	2200      	movs	r2, #0
 80006e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e8:	482d      	ldr	r0, [pc, #180]	; (80007a0 <main+0x238>)
 80006ea:	f001 fb9f 	bl	8001e2c <HAL_GPIO_WritePin>
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)msg7, strlen(msg7), 10);
 80006ee:	230a      	movs	r3, #10
 80006f0:	220f      	movs	r2, #15
 80006f2:	4933      	ldr	r1, [pc, #204]	; (80007c0 <main+0x258>)
 80006f4:	4829      	ldr	r0, [pc, #164]	; (800079c <main+0x234>)
 80006f6:	f002 f886 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 80006fa:	e007      	b.n	800070c <main+0x1a4>

		  	  default:
		  		  HAL_UART_Transmit(&huart3, (uint8_t *)"Error, Sorry(", 13+2, 10);
 80006fc:	230a      	movs	r3, #10
 80006fe:	220f      	movs	r2, #15
 8000700:	4930      	ldr	r1, [pc, #192]	; (80007c4 <main+0x25c>)
 8000702:	4826      	ldr	r0, [pc, #152]	; (800079c <main+0x234>)
 8000704:	f002 f87f 	bl	8002806 <HAL_UART_Transmit>
		  		  break;
 8000708:	e000      	b.n	800070c <main+0x1a4>
		  }
	  }
 800070a:	bf00      	nop

	  adcPoolResult = HAL_ADC_PollForConversion(&hadc1, 1);
 800070c:	2101      	movs	r1, #1
 800070e:	481a      	ldr	r0, [pc, #104]	; (8000778 <main+0x210>)
 8000710:	f000 fe10 	bl	8001334 <HAL_ADC_PollForConversion>
 8000714:	4603      	mov	r3, r0
 8000716:	70bb      	strb	r3, [r7, #2]

	  if (adcPoolResult == HAL_OK) // Ext. TempSensor
 8000718:	78bb      	ldrb	r3, [r7, #2]
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b00      	cmp	r3, #0
 800071e:	f47f af35 	bne.w	800058c <main+0x24>
	  {
	  	  adcValue = HAL_ADC_GetValue(&hadc1); // -24C = 2.5 V; 100C  = 0.02V;
 8000722:	4815      	ldr	r0, [pc, #84]	; (8000778 <main+0x210>)
 8000724:	f000 fe91 	bl	800144a <HAL_ADC_GetValue>
 8000728:	6078      	str	r0, [r7, #4]

	  if(adcValue >= 2000)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000730:	d30e      	bcc.n	8000750 <main+0x1e8>
	  {
		  printf("\r\nTemperature from ext. TempSensor: ~%lu C\r\n", (adcValue / 100) - 5);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4a24      	ldr	r2, [pc, #144]	; (80007c8 <main+0x260>)
 8000736:	fba2 2303 	umull	r2, r3, r2, r3
 800073a:	095b      	lsrs	r3, r3, #5
 800073c:	3b05      	subs	r3, #5
 800073e:	4619      	mov	r1, r3
 8000740:	4822      	ldr	r0, [pc, #136]	; (80007cc <main+0x264>)
 8000742:	f002 fbfd 	bl	8002f40 <iprintf>
		  HAL_Delay(5000);
 8000746:	f241 3088 	movw	r0, #5000	; 0x1388
 800074a:	f000 fcb9 	bl	80010c0 <HAL_Delay>
 800074e:	e71d      	b.n	800058c <main+0x24>
	  } else if (adcValue < 2000)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000756:	f4bf af19 	bcs.w	800058c <main+0x24>
	  {
		  printf("\r\nTemperature from ext. TempSensor: ~%lu C\r\n", (adcValue / 100) + 5);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a1a      	ldr	r2, [pc, #104]	; (80007c8 <main+0x260>)
 800075e:	fba2 2303 	umull	r2, r3, r2, r3
 8000762:	095b      	lsrs	r3, r3, #5
 8000764:	3305      	adds	r3, #5
 8000766:	4619      	mov	r1, r3
 8000768:	4818      	ldr	r0, [pc, #96]	; (80007cc <main+0x264>)
 800076a:	f002 fbe9 	bl	8002f40 <iprintf>
		  HAL_Delay(5000);
 800076e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000772:	f000 fca5 	bl	80010c0 <HAL_Delay>
  {
 8000776:	e709      	b.n	800058c <main+0x24>
 8000778:	200000e0 	.word	0x200000e0
 800077c:	08003e04 	.word	0x08003e04
 8000780:	08003e30 	.word	0x08003e30
 8000784:	08003e5c 	.word	0x08003e5c
 8000788:	08003e88 	.word	0x08003e88
 800078c:	08003eb4 	.word	0x08003eb4
 8000790:	08003ee0 	.word	0x08003ee0
 8000794:	08003f10 	.word	0x08003f10
 8000798:	08003f3c 	.word	0x08003f3c
 800079c:	2000009c 	.word	0x2000009c
 80007a0:	40020c00 	.word	0x40020c00
 80007a4:	08003f68 	.word	0x08003f68
 80007a8:	08003f78 	.word	0x08003f78
 80007ac:	08003f88 	.word	0x08003f88
 80007b0:	08003f94 	.word	0x08003f94
 80007b4:	08003fa4 	.word	0x08003fa4
 80007b8:	08003fb4 	.word	0x08003fb4
 80007bc:	08003fc4 	.word	0x08003fc4
 80007c0:	08003fd4 	.word	0x08003fd4
 80007c4:	08003fe4 	.word	0x08003fe4
 80007c8:	51eb851f 	.word	0x51eb851f
 80007cc:	08003ff4 	.word	0x08003ff4

080007d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b094      	sub	sp, #80	; 0x50
 80007d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d6:	f107 0320 	add.w	r3, r7, #32
 80007da:	2230      	movs	r2, #48	; 0x30
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f002 fba6 	bl	8002f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f4:	2300      	movs	r3, #0
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	4b22      	ldr	r3, [pc, #136]	; (8000884 <SystemClock_Config+0xb4>)
 80007fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fc:	4a21      	ldr	r2, [pc, #132]	; (8000884 <SystemClock_Config+0xb4>)
 80007fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000802:	6413      	str	r3, [r2, #64]	; 0x40
 8000804:	4b1f      	ldr	r3, [pc, #124]	; (8000884 <SystemClock_Config+0xb4>)
 8000806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000808:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000810:	2300      	movs	r3, #0
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <SystemClock_Config+0xb8>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a1b      	ldr	r2, [pc, #108]	; (8000888 <SystemClock_Config+0xb8>)
 800081a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800081e:	6013      	str	r3, [r2, #0]
 8000820:	4b19      	ldr	r3, [pc, #100]	; (8000888 <SystemClock_Config+0xb8>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800082c:	2302      	movs	r3, #2
 800082e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000830:	2301      	movs	r3, #1
 8000832:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000834:	2310      	movs	r3, #16
 8000836:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000838:	2300      	movs	r3, #0
 800083a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083c:	f107 0320 	add.w	r3, r7, #32
 8000840:	4618      	mov	r0, r3
 8000842:	f001 fb4b 	bl	8001edc <HAL_RCC_OscConfig>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800084c:	f000 f93c 	bl	8000ac8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000850:	230f      	movs	r3, #15
 8000852:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000854:	2300      	movs	r3, #0
 8000856:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000858:	2300      	movs	r3, #0
 800085a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f001 fdae 	bl	80023cc <HAL_RCC_ClockConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000876:	f000 f927 	bl	8000ac8 <Error_Handler>
  }
}
 800087a:	bf00      	nop
 800087c:	3750      	adds	r7, #80	; 0x50
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	40007000 	.word	0x40007000

0800088c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000892:	463b      	mov	r3, r7
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800089e:	4b21      	ldr	r3, [pc, #132]	; (8000924 <MX_ADC1_Init+0x98>)
 80008a0:	4a21      	ldr	r2, [pc, #132]	; (8000928 <MX_ADC1_Init+0x9c>)
 80008a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80008a4:	4b1f      	ldr	r3, [pc, #124]	; (8000924 <MX_ADC1_Init+0x98>)
 80008a6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80008aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008ac:	4b1d      	ldr	r3, [pc, #116]	; (8000924 <MX_ADC1_Init+0x98>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80008b2:	4b1c      	ldr	r3, [pc, #112]	; (8000924 <MX_ADC1_Init+0x98>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80008b8:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <MX_ADC1_Init+0x98>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <MX_ADC1_Init+0x98>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c6:	4b17      	ldr	r3, [pc, #92]	; (8000924 <MX_ADC1_Init+0x98>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008cc:	4b15      	ldr	r3, [pc, #84]	; (8000924 <MX_ADC1_Init+0x98>)
 80008ce:	4a17      	ldr	r2, [pc, #92]	; (800092c <MX_ADC1_Init+0xa0>)
 80008d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008d2:	4b14      	ldr	r3, [pc, #80]	; (8000924 <MX_ADC1_Init+0x98>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008d8:	4b12      	ldr	r3, [pc, #72]	; (8000924 <MX_ADC1_Init+0x98>)
 80008da:	2201      	movs	r2, #1
 80008dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008de:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_ADC1_Init+0x98>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <MX_ADC1_Init+0x98>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008ec:	480d      	ldr	r0, [pc, #52]	; (8000924 <MX_ADC1_Init+0x98>)
 80008ee:	f000 fc0b 	bl	8001108 <HAL_ADC_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008f8:	f000 f8e6 	bl	8000ac8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80008fc:	2309      	movs	r3, #9
 80008fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000900:	2301      	movs	r3, #1
 8000902:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000904:	2307      	movs	r3, #7
 8000906:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000908:	463b      	mov	r3, r7
 800090a:	4619      	mov	r1, r3
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_ADC1_Init+0x98>)
 800090e:	f000 fda9 	bl	8001464 <HAL_ADC_ConfigChannel>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000918:	f000 f8d6 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200000e0 	.word	0x200000e0
 8000928:	40012000 	.word	0x40012000
 800092c:	0f000001 	.word	0x0f000001

08000930 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000936:	4a12      	ldr	r2, [pc, #72]	; (8000980 <MX_USART3_UART_Init+0x50>)
 8000938:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000968:	f001 ff00 	bl	800276c <HAL_UART_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000972:	f000 f8a9 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	2000009c 	.word	0x2000009c
 8000980:	40004800 	.word	0x40004800

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	613b      	str	r3, [r7, #16]
 800099e:	4b3d      	ldr	r3, [pc, #244]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	4a3c      	ldr	r2, [pc, #240]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009a4:	f043 0302 	orr.w	r3, r3, #2
 80009a8:	6313      	str	r3, [r2, #48]	; 0x30
 80009aa:	4b3a      	ldr	r3, [pc, #232]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	f003 0302 	and.w	r3, r3, #2
 80009b2:	613b      	str	r3, [r7, #16]
 80009b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	4b36      	ldr	r3, [pc, #216]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	4a35      	ldr	r2, [pc, #212]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009c0:	f043 0308 	orr.w	r3, r3, #8
 80009c4:	6313      	str	r3, [r2, #48]	; 0x30
 80009c6:	4b33      	ldr	r3, [pc, #204]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	f003 0308 	and.w	r3, r3, #8
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	4b2f      	ldr	r3, [pc, #188]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a2e      	ldr	r2, [pc, #184]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009dc:	f043 0304 	orr.w	r3, r3, #4
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b2c      	ldr	r3, [pc, #176]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0304 	and.w	r3, r3, #4
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	607b      	str	r3, [r7, #4]
 80009f2:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a27      	ldr	r2, [pc, #156]	; (8000a94 <MX_GPIO_Init+0x110>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b25      	ldr	r3, [pc, #148]	; (8000a94 <MX_GPIO_Init+0x110>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000a10:	4821      	ldr	r0, [pc, #132]	; (8000a98 <MX_GPIO_Init+0x114>)
 8000a12:	f001 fa0b 	bl	8001e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a16:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a28:	f107 0314 	add.w	r3, r7, #20
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	481a      	ldr	r0, [pc, #104]	; (8000a98 <MX_GPIO_Init+0x114>)
 8000a30:	f001 f848 	bl	8001ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8000a34:	f44f 6334 	mov.w	r3, #2880	; 0xb40
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a3a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4814      	ldr	r0, [pc, #80]	; (8000a9c <MX_GPIO_Init+0x118>)
 8000a4c:	f001 f83a 	bl	8001ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a56:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	480e      	ldr	r0, [pc, #56]	; (8000aa0 <MX_GPIO_Init+0x11c>)
 8000a68:	f001 f82c 	bl	8001ac4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2100      	movs	r1, #0
 8000a70:	2017      	movs	r0, #23
 8000a72:	f000 fff0 	bl	8001a56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a76:	2017      	movs	r0, #23
 8000a78:	f001 f809 	bl	8001a8e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2028      	movs	r0, #40	; 0x28
 8000a82:	f000 ffe8 	bl	8001a56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a86:	2028      	movs	r0, #40	; 0x28
 8000a88:	f001 f801 	bl	8001a8e <HAL_NVIC_EnableIRQ>

}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	; 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40023800 	.word	0x40023800
 8000a98:	40020c00 	.word	0x40020c00
 8000a9c:	40020800 	.word	0x40020800
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000aac:	1d39      	adds	r1, r7, #4
 8000aae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <__io_putchar+0x20>)
 8000ab6:	f001 fea6 	bl	8002806 <HAL_UART_Transmit>

  return ch;
 8000aba:	687b      	ldr	r3, [r7, #4]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	2000009c 	.word	0x2000009c

08000ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
}
 8000ace:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <Error_Handler+0x8>
	...

08000ad4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <HAL_MspInit+0x4c>)
 8000ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae2:	4a0f      	ldr	r2, [pc, #60]	; (8000b20 <HAL_MspInit+0x4c>)
 8000ae4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aea:	4b0d      	ldr	r3, [pc, #52]	; (8000b20 <HAL_MspInit+0x4c>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <HAL_MspInit+0x4c>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	4a08      	ldr	r2, [pc, #32]	; (8000b20 <HAL_MspInit+0x4c>)
 8000b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b04:	6413      	str	r3, [r2, #64]	; 0x40
 8000b06:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <HAL_MspInit+0x4c>)
 8000b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b12:	bf00      	nop
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	40023800 	.word	0x40023800

08000b24 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08a      	sub	sp, #40	; 0x28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a17      	ldr	r2, [pc, #92]	; (8000ba0 <HAL_ADC_MspInit+0x7c>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d127      	bne.n	8000b96 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]
 8000b4a:	4b16      	ldr	r3, [pc, #88]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b4e:	4a15      	ldr	r2, [pc, #84]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b54:	6453      	str	r3, [r2, #68]	; 0x44
 8000b56:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b5e:	613b      	str	r3, [r7, #16]
 8000b60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b6c:	f043 0302 	orr.w	r3, r3, #2
 8000b70:	6313      	str	r3, [r2, #48]	; 0x30
 8000b72:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <HAL_ADC_MspInit+0x80>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	f003 0302 	and.w	r3, r3, #2
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b82:	2303      	movs	r3, #3
 8000b84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8a:	f107 0314 	add.w	r3, r7, #20
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4805      	ldr	r0, [pc, #20]	; (8000ba8 <HAL_ADC_MspInit+0x84>)
 8000b92:	f000 ff97 	bl	8001ac4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b96:	bf00      	nop
 8000b98:	3728      	adds	r7, #40	; 0x28
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40012000 	.word	0x40012000
 8000ba4:	40023800 	.word	0x40023800
 8000ba8:	40020400 	.word	0x40020400

08000bac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	; 0x28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a19      	ldr	r2, [pc, #100]	; (8000c30 <HAL_UART_MspInit+0x84>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d12c      	bne.n	8000c28 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	4a17      	ldr	r2, [pc, #92]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf2:	4a10      	ldr	r2, [pc, #64]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000bf4:	f043 0308 	orr.w	r3, r3, #8
 8000bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <HAL_UART_MspInit+0x88>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	f003 0308 	and.w	r3, r3, #8
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c06:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c14:	2303      	movs	r3, #3
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c18:	2307      	movs	r3, #7
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4805      	ldr	r0, [pc, #20]	; (8000c38 <HAL_UART_MspInit+0x8c>)
 8000c24:	f000 ff4e 	bl	8001ac4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c28:	bf00      	nop
 8000c2a:	3728      	adds	r7, #40	; 0x28
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40004800 	.word	0x40004800
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020c00 	.word	0x40020c00

08000c3c <get_BlueLed>:

/******************************************************************************/
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
	uint8_t get_BlueLed(void)
		{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
			return BlueLed;
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <get_BlueLed+0x14>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
		}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	2000008c 	.word	0x2000008c

08000c54 <get_RedLed>:

	uint8_t get_RedLed(void)
		{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
			return RedLed;
 8000c58:	4b03      	ldr	r3, [pc, #12]	; (8000c68 <get_RedLed+0x14>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
		}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	2000008d 	.word	0x2000008d

08000c6c <get_OrangeLed>:

	uint8_t get_OrangeLed(void)
		{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
			return OrangeLed;
 8000c70:	4b03      	ldr	r3, [pc, #12]	; (8000c80 <get_OrangeLed+0x14>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
		}
 8000c74:	4618      	mov	r0, r3
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	2000008e 	.word	0x2000008e

08000c84 <get_GreenLed>:

	uint8_t get_GreenLed(void)
		{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
			return GreenLed;
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <get_GreenLed+0x14>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
		}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	2000008f 	.word	0x2000008f

08000c9c <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <NMI_Handler+0x4>

08000ca2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ca6:	e7fe      	b.n	8000ca6 <HardFault_Handler+0x4>

08000ca8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cac:	e7fe      	b.n	8000cac <MemManage_Handler+0x4>

08000cae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb2:	e7fe      	b.n	8000cb2 <BusFault_Handler+0x4>

08000cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cb8:	e7fe      	b.n	8000cb8 <UsageFault_Handler+0x4>

08000cba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cbe:	bf00      	nop
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ce8:	f000 f9ca 	bl	8001080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	uint8_t get_pin6 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8000cf6:	2140      	movs	r1, #64	; 0x40
 8000cf8:	482c      	ldr	r0, [pc, #176]	; (8000dac <EXTI9_5_IRQHandler+0xbc>)
 8000cfa:	f001 f87f 	bl	8001dfc <HAL_GPIO_ReadPin>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	71fb      	strb	r3, [r7, #7]
    uint8_t get_pin8 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8);
 8000d02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d06:	4829      	ldr	r0, [pc, #164]	; (8000dac <EXTI9_5_IRQHandler+0xbc>)
 8000d08:	f001 f878 	bl	8001dfc <HAL_GPIO_ReadPin>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	71bb      	strb	r3, [r7, #6]
    uint8_t get_pin9 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	4825      	ldr	r0, [pc, #148]	; (8000dac <EXTI9_5_IRQHandler+0xbc>)
 8000d16:	f001 f871 	bl	8001dfc <HAL_GPIO_ReadPin>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	717b      	strb	r3, [r7, #5]

    if(get_pin6 == 0)
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d10f      	bne.n	8000d44 <EXTI9_5_IRQHandler+0x54>
    {
    	HAL_GPIO_TogglePin (GPIOD, GPIO_PIN_15);
 8000d24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d28:	4821      	ldr	r0, [pc, #132]	; (8000db0 <EXTI9_5_IRQHandler+0xc0>)
 8000d2a:	f001 f898 	bl	8001e5e <HAL_GPIO_TogglePin>
    	BlueLed = !BlueLed;
 8000d2e:	4b21      	ldr	r3, [pc, #132]	; (8000db4 <EXTI9_5_IRQHandler+0xc4>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	bf0c      	ite	eq
 8000d36:	2301      	moveq	r3, #1
 8000d38:	2300      	movne	r3, #0
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	4b1d      	ldr	r3, [pc, #116]	; (8000db4 <EXTI9_5_IRQHandler+0xc4>)
 8000d40:	701a      	strb	r2, [r3, #0]
 8000d42:	e024      	b.n	8000d8e <EXTI9_5_IRQHandler+0x9e>
    } else if (get_pin8 == 0)
 8000d44:	79bb      	ldrb	r3, [r7, #6]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10f      	bne.n	8000d6a <EXTI9_5_IRQHandler+0x7a>
    {
    	HAL_GPIO_TogglePin (GPIOD, GPIO_PIN_14);
 8000d4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d4e:	4818      	ldr	r0, [pc, #96]	; (8000db0 <EXTI9_5_IRQHandler+0xc0>)
 8000d50:	f001 f885 	bl	8001e5e <HAL_GPIO_TogglePin>
    	RedLed = !RedLed;
 8000d54:	4b18      	ldr	r3, [pc, #96]	; (8000db8 <EXTI9_5_IRQHandler+0xc8>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	bf0c      	ite	eq
 8000d5c:	2301      	moveq	r3, #1
 8000d5e:	2300      	movne	r3, #0
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	461a      	mov	r2, r3
 8000d64:	4b14      	ldr	r3, [pc, #80]	; (8000db8 <EXTI9_5_IRQHandler+0xc8>)
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	e011      	b.n	8000d8e <EXTI9_5_IRQHandler+0x9e>
    } else if (get_pin9 == 0)
 8000d6a:	797b      	ldrb	r3, [r7, #5]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d10e      	bne.n	8000d8e <EXTI9_5_IRQHandler+0x9e>
    {
    	HAL_GPIO_TogglePin (GPIOD, GPIO_PIN_13);
 8000d70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d74:	480e      	ldr	r0, [pc, #56]	; (8000db0 <EXTI9_5_IRQHandler+0xc0>)
 8000d76:	f001 f872 	bl	8001e5e <HAL_GPIO_TogglePin>
    	OrangeLed = !OrangeLed;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <EXTI9_5_IRQHandler+0xcc>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	bf0c      	ite	eq
 8000d82:	2301      	moveq	r3, #1
 8000d84:	2300      	movne	r3, #0
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <EXTI9_5_IRQHandler+0xcc>)
 8000d8c:	701a      	strb	r2, [r3, #0]
    }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000d8e:	2040      	movs	r0, #64	; 0x40
 8000d90:	f001 f880 	bl	8001e94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000d94:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000d98:	f001 f87c 	bl	8001e94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000d9c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000da0:	f001 f878 	bl	8001e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40020800 	.word	0x40020800
 8000db0:	40020c00 	.word	0x40020c00
 8000db4:	2000008c 	.word	0x2000008c
 8000db8:	2000008d 	.word	0x2000008d
 8000dbc:	2000008e 	.word	0x2000008e

08000dc0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	uint8_t get_pin11 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11);
 8000dc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dca:	4811      	ldr	r0, [pc, #68]	; (8000e10 <EXTI15_10_IRQHandler+0x50>)
 8000dcc:	f001 f816 	bl	8001dfc <HAL_GPIO_ReadPin>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]

	if(get_pin11 == 0)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d10e      	bne.n	8000df8 <EXTI15_10_IRQHandler+0x38>
	{
	     HAL_GPIO_TogglePin (GPIOD, GPIO_PIN_12);
 8000dda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dde:	480d      	ldr	r0, [pc, #52]	; (8000e14 <EXTI15_10_IRQHandler+0x54>)
 8000de0:	f001 f83d 	bl	8001e5e <HAL_GPIO_TogglePin>
	     GreenLed = !GreenLed;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <EXTI15_10_IRQHandler+0x58>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	bf0c      	ite	eq
 8000dec:	2301      	moveq	r3, #1
 8000dee:	2300      	movne	r3, #0
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <EXTI15_10_IRQHandler+0x58>)
 8000df6:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8000df8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dfc:	f001 f84a 	bl	8001e94 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8000e00:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000e04:	f001 f846 	bl	8001e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40020800 	.word	0x40020800
 8000e14:	40020c00 	.word	0x40020c00
 8000e18:	2000008f 	.word	0x2000008f

08000e1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	e00a      	b.n	8000e44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e2e:	f3af 8000 	nop.w
 8000e32:	4601      	mov	r1, r0
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	1c5a      	adds	r2, r3, #1
 8000e38:	60ba      	str	r2, [r7, #8]
 8000e3a:	b2ca      	uxtb	r2, r1
 8000e3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	dbf0      	blt.n	8000e2e <_read+0x12>
	}

return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b086      	sub	sp, #24
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	60f8      	str	r0, [r7, #12]
 8000e5e:	60b9      	str	r1, [r7, #8]
 8000e60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	e009      	b.n	8000e7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	1c5a      	adds	r2, r3, #1
 8000e6c:	60ba      	str	r2, [r7, #8]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f7ff fe17 	bl	8000aa4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbf1      	blt.n	8000e68 <_write+0x12>
	}
	return len;
 8000e84:	687b      	ldr	r3, [r7, #4]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <_close>:

int _close(int file)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
	return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000eb6:	605a      	str	r2, [r3, #4]
	return 0;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <_isatty>:

int _isatty(int file)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
	return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	; (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	; (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f001 ffd8 	bl	8002edc <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	; (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20020000 	.word	0x20020000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	20000090 	.word	0x20000090
 8000f60:	20000140 	.word	0x20000140

08000f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <SystemInit+0x20>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f6e:	4a05      	ldr	r2, [pc, #20]	; (8000f84 <SystemInit+0x20>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f8c:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f8e:	490e      	ldr	r1, [pc, #56]	; (8000fc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f90:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f94:	e002      	b.n	8000f9c <LoopCopyDataInit>

08000f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9a:	3304      	adds	r3, #4

08000f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa0:	d3f9      	bcc.n	8000f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fa4:	4c0b      	ldr	r4, [pc, #44]	; (8000fd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa8:	e001      	b.n	8000fae <LoopFillZerobss>

08000faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fac:	3204      	adds	r2, #4

08000fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb0:	d3fb      	bcc.n	8000faa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fb2:	f7ff ffd7 	bl	8000f64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f001 ff97 	bl	8002ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f7ff fad5 	bl	8000568 <main>
  bx  lr    
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000fc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000fcc:	080040e4 	.word	0x080040e4
  ldr r2, =_sbss
 8000fd0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000fd4:	2000013c 	.word	0x2000013c

08000fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	; (800101c <HAL_Init+0x40>)
 8000fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fec:	4b0b      	ldr	r3, [pc, #44]	; (800101c <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <HAL_Init+0x40>)
 8000ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <HAL_Init+0x40>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <HAL_Init+0x40>)
 8000ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 fd1b 	bl	8001a40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	200f      	movs	r0, #15
 800100c:	f000 f808 	bl	8001020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fd60 	bl	8000ad4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023c00 	.word	0x40023c00

08001020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_InitTick+0x54>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <HAL_InitTick+0x58>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001036:	fbb3 f3f1 	udiv	r3, r3, r1
 800103a:	fbb2 f3f3 	udiv	r3, r2, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 fd33 	bl	8001aaa <HAL_SYSTICK_Config>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e00e      	b.n	800106c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d80a      	bhi.n	800106a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001054:	2200      	movs	r2, #0
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800105c:	f000 fcfb 	bl	8001a56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001060:	4a06      	ldr	r2, [pc, #24]	; (800107c <HAL_InitTick+0x5c>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000000 	.word	0x20000000
 8001078:	20000008 	.word	0x20000008
 800107c:	20000004 	.word	0x20000004

08001080 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_IncTick+0x20>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	461a      	mov	r2, r3
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <HAL_IncTick+0x24>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4413      	add	r3, r2
 8001090:	4a04      	ldr	r2, [pc, #16]	; (80010a4 <HAL_IncTick+0x24>)
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	20000008 	.word	0x20000008
 80010a4:	20000128 	.word	0x20000128

080010a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  return uwTick;
 80010ac:	4b03      	ldr	r3, [pc, #12]	; (80010bc <HAL_GetTick+0x14>)
 80010ae:	681b      	ldr	r3, [r3, #0]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	20000128 	.word	0x20000128

080010c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c8:	f7ff ffee 	bl	80010a8 <HAL_GetTick>
 80010cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010d8:	d005      	beq.n	80010e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010da:	4b0a      	ldr	r3, [pc, #40]	; (8001104 <HAL_Delay+0x44>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	4413      	add	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010e6:	bf00      	nop
 80010e8:	f7ff ffde 	bl	80010a8 <HAL_GetTick>
 80010ec:	4602      	mov	r2, r0
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	1ad3      	subs	r3, r2, r3
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d8f7      	bhi.n	80010e8 <HAL_Delay+0x28>
  {
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000008 	.word	0x20000008

08001108 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001110:	2300      	movs	r3, #0
 8001112:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e033      	b.n	8001186 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	2b00      	cmp	r3, #0
 8001124:	d109      	bne.n	800113a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff fcfc 	bl	8000b24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	f003 0310 	and.w	r3, r3, #16
 8001142:	2b00      	cmp	r3, #0
 8001144:	d118      	bne.n	8001178 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800114e:	f023 0302 	bic.w	r3, r3, #2
 8001152:	f043 0202 	orr.w	r2, r3, #2
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f000 faa4 	bl	80016a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116a:	f023 0303 	bic.w	r3, r3, #3
 800116e:	f043 0201 	orr.w	r2, r3, #1
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	641a      	str	r2, [r3, #64]	; 0x40
 8001176:	e001      	b.n	800117c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2200      	movs	r2, #0
 8001180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001184:	7bfb      	ldrb	r3, [r7, #15]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d101      	bne.n	80011aa <HAL_ADC_Start+0x1a>
 80011a6:	2302      	movs	r3, #2
 80011a8:	e0b2      	b.n	8001310 <HAL_ADC_Start+0x180>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2201      	movs	r2, #1
 80011ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d018      	beq.n	80011f2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689a      	ldr	r2, [r3, #8]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f042 0201 	orr.w	r2, r2, #1
 80011ce:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011d0:	4b52      	ldr	r3, [pc, #328]	; (800131c <HAL_ADC_Start+0x18c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a52      	ldr	r2, [pc, #328]	; (8001320 <HAL_ADC_Start+0x190>)
 80011d6:	fba2 2303 	umull	r2, r3, r2, r3
 80011da:	0c9a      	lsrs	r2, r3, #18
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011e4:	e002      	b.n	80011ec <HAL_ADC_Start+0x5c>
    {
      counter--;
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	3b01      	subs	r3, #1
 80011ea:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f9      	bne.n	80011e6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d17a      	bne.n	80012f6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001208:	f023 0301 	bic.w	r3, r3, #1
 800120c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800121e:	2b00      	cmp	r3, #0
 8001220:	d007      	beq.n	8001232 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800122a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001236:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800123a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800123e:	d106      	bne.n	800124e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001244:	f023 0206 	bic.w	r2, r3, #6
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	645a      	str	r2, [r3, #68]	; 0x44
 800124c:	e002      	b.n	8001254 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800125c:	4b31      	ldr	r3, [pc, #196]	; (8001324 <HAL_ADC_Start+0x194>)
 800125e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001268:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f003 031f 	and.w	r3, r3, #31
 8001272:	2b00      	cmp	r3, #0
 8001274:	d12a      	bne.n	80012cc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a2b      	ldr	r2, [pc, #172]	; (8001328 <HAL_ADC_Start+0x198>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d015      	beq.n	80012ac <HAL_ADC_Start+0x11c>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a29      	ldr	r2, [pc, #164]	; (800132c <HAL_ADC_Start+0x19c>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d105      	bne.n	8001296 <HAL_ADC_Start+0x106>
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <HAL_ADC_Start+0x194>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f003 031f 	and.w	r3, r3, #31
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00a      	beq.n	80012ac <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a25      	ldr	r2, [pc, #148]	; (8001330 <HAL_ADC_Start+0x1a0>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d136      	bne.n	800130e <HAL_ADC_Start+0x17e>
 80012a0:	4b20      	ldr	r3, [pc, #128]	; (8001324 <HAL_ADC_Start+0x194>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 0310 	and.w	r3, r3, #16
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d130      	bne.n	800130e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d129      	bne.n	800130e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689a      	ldr	r2, [r3, #8]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c8:	609a      	str	r2, [r3, #8]
 80012ca:	e020      	b.n	800130e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a15      	ldr	r2, [pc, #84]	; (8001328 <HAL_ADC_Start+0x198>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d11b      	bne.n	800130e <HAL_ADC_Start+0x17e>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d114      	bne.n	800130e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012f2:	609a      	str	r2, [r3, #8]
 80012f4:	e00b      	b.n	800130e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fa:	f043 0210 	orr.w	r2, r3, #16
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001306:	f043 0201 	orr.w	r2, r3, #1
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	20000000 	.word	0x20000000
 8001320:	431bde83 	.word	0x431bde83
 8001324:	40012300 	.word	0x40012300
 8001328:	40012000 	.word	0x40012000
 800132c:	40012100 	.word	0x40012100
 8001330:	40012200 	.word	0x40012200

08001334 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800133e:	2300      	movs	r3, #0
 8001340:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800134c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001350:	d113      	bne.n	800137a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800135c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001360:	d10b      	bne.n	800137a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f043 0220 	orr.w	r2, r3, #32
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e063      	b.n	8001442 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800137a:	f7ff fe95 	bl	80010a8 <HAL_GetTick>
 800137e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001380:	e021      	b.n	80013c6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001388:	d01d      	beq.n	80013c6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d007      	beq.n	80013a0 <HAL_ADC_PollForConversion+0x6c>
 8001390:	f7ff fe8a 	bl	80010a8 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d212      	bcs.n	80013c6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d00b      	beq.n	80013c6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	f043 0204 	orr.w	r2, r3, #4
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e03d      	b.n	8001442 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d1d6      	bne.n	8001382 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f06f 0212 	mvn.w	r2, #18
 80013dc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d123      	bne.n	8001440 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d11f      	bne.n	8001440 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800140a:	2b00      	cmp	r3, #0
 800140c:	d006      	beq.n	800141c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001418:	2b00      	cmp	r3, #0
 800141a:	d111      	bne.n	8001440 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001420:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d105      	bne.n	8001440 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	f043 0201 	orr.w	r2, r3, #1
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}

0800144a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800146e:	2300      	movs	r3, #0
 8001470:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001478:	2b01      	cmp	r3, #1
 800147a:	d101      	bne.n	8001480 <HAL_ADC_ConfigChannel+0x1c>
 800147c:	2302      	movs	r3, #2
 800147e:	e105      	b.n	800168c <HAL_ADC_ConfigChannel+0x228>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b09      	cmp	r3, #9
 800148e:	d925      	bls.n	80014dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	68d9      	ldr	r1, [r3, #12]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	b29b      	uxth	r3, r3
 800149c:	461a      	mov	r2, r3
 800149e:	4613      	mov	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	3b1e      	subs	r3, #30
 80014a6:	2207      	movs	r2, #7
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	43da      	mvns	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	400a      	ands	r2, r1
 80014b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68d9      	ldr	r1, [r3, #12]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	4603      	mov	r3, r0
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	4403      	add	r3, r0
 80014ce:	3b1e      	subs	r3, #30
 80014d0:	409a      	lsls	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	430a      	orrs	r2, r1
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	e022      	b.n	8001522 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6919      	ldr	r1, [r3, #16]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	4613      	mov	r3, r2
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	4413      	add	r3, r2
 80014f0:	2207      	movs	r2, #7
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	43da      	mvns	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	400a      	ands	r2, r1
 80014fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6919      	ldr	r1, [r3, #16]
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	689a      	ldr	r2, [r3, #8]
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	b29b      	uxth	r3, r3
 8001510:	4618      	mov	r0, r3
 8001512:	4603      	mov	r3, r0
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4403      	add	r3, r0
 8001518:	409a      	lsls	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	430a      	orrs	r2, r1
 8001520:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	2b06      	cmp	r3, #6
 8001528:	d824      	bhi.n	8001574 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	3b05      	subs	r3, #5
 800153c:	221f      	movs	r2, #31
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	43da      	mvns	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	400a      	ands	r2, r1
 800154a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	b29b      	uxth	r3, r3
 8001558:	4618      	mov	r0, r3
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	4613      	mov	r3, r2
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	3b05      	subs	r3, #5
 8001566:	fa00 f203 	lsl.w	r2, r0, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	635a      	str	r2, [r3, #52]	; 0x34
 8001572:	e04c      	b.n	800160e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	2b0c      	cmp	r3, #12
 800157a:	d824      	bhi.n	80015c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	3b23      	subs	r3, #35	; 0x23
 800158e:	221f      	movs	r2, #31
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43da      	mvns	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	400a      	ands	r2, r1
 800159c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	4618      	mov	r0, r3
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	3b23      	subs	r3, #35	; 0x23
 80015b8:	fa00 f203 	lsl.w	r2, r0, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	631a      	str	r2, [r3, #48]	; 0x30
 80015c4:	e023      	b.n	800160e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3b41      	subs	r3, #65	; 0x41
 80015d8:	221f      	movs	r2, #31
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43da      	mvns	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	400a      	ands	r2, r1
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	3b41      	subs	r3, #65	; 0x41
 8001602:	fa00 f203 	lsl.w	r2, r0, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	430a      	orrs	r2, r1
 800160c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800160e:	4b22      	ldr	r3, [pc, #136]	; (8001698 <HAL_ADC_ConfigChannel+0x234>)
 8001610:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a21      	ldr	r2, [pc, #132]	; (800169c <HAL_ADC_ConfigChannel+0x238>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d109      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x1cc>
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b12      	cmp	r3, #18
 8001622:	d105      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a19      	ldr	r2, [pc, #100]	; (800169c <HAL_ADC_ConfigChannel+0x238>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d123      	bne.n	8001682 <HAL_ADC_ConfigChannel+0x21e>
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b10      	cmp	r3, #16
 8001640:	d003      	beq.n	800164a <HAL_ADC_ConfigChannel+0x1e6>
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	2b11      	cmp	r3, #17
 8001648:	d11b      	bne.n	8001682 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2b10      	cmp	r3, #16
 800165c:	d111      	bne.n	8001682 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <HAL_ADC_ConfigChannel+0x23c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a10      	ldr	r2, [pc, #64]	; (80016a4 <HAL_ADC_ConfigChannel+0x240>)
 8001664:	fba2 2303 	umull	r2, r3, r2, r3
 8001668:	0c9a      	lsrs	r2, r3, #18
 800166a:	4613      	mov	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001674:	e002      	b.n	800167c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	3b01      	subs	r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f9      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800168a:	2300      	movs	r3, #0
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	40012300 	.word	0x40012300
 800169c:	40012000 	.word	0x40012000
 80016a0:	20000000 	.word	0x20000000
 80016a4:	431bde83 	.word	0x431bde83

080016a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016b0:	4b79      	ldr	r3, [pc, #484]	; (8001898 <ADC_Init+0x1f0>)
 80016b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	431a      	orrs	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	685a      	ldr	r2, [r3, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	6859      	ldr	r1, [r3, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	021a      	lsls	r2, r3, #8
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	689a      	ldr	r2, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	430a      	orrs	r2, r1
 8001712:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001722:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6899      	ldr	r1, [r3, #8]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	430a      	orrs	r2, r1
 8001734:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800173a:	4a58      	ldr	r2, [pc, #352]	; (800189c <ADC_Init+0x1f4>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d022      	beq.n	8001786 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800174e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	6899      	ldr	r1, [r3, #8]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	430a      	orrs	r2, r1
 8001760:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001770:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	6899      	ldr	r1, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	430a      	orrs	r2, r1
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	e00f      	b.n	80017a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80017a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f022 0202 	bic.w	r2, r2, #2
 80017b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6899      	ldr	r1, [r3, #8]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	7e1b      	ldrb	r3, [r3, #24]
 80017c0:	005a      	lsls	r2, r3, #1
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d01b      	beq.n	800180c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80017f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6859      	ldr	r1, [r3, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	3b01      	subs	r3, #1
 8001800:	035a      	lsls	r2, r3, #13
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	430a      	orrs	r2, r1
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	e007      	b.n	800181c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800181a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800182a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	3b01      	subs	r3, #1
 8001838:	051a      	lsls	r2, r3, #20
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001850:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6899      	ldr	r1, [r3, #8]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800185e:	025a      	lsls	r2, r3, #9
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	430a      	orrs	r2, r1
 8001866:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001876:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6899      	ldr	r1, [r3, #8]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	029a      	lsls	r2, r3, #10
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	609a      	str	r2, [r3, #8]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	40012300 	.word	0x40012300
 800189c:	0f000001 	.word	0x0f000001

080018a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018bc:	4013      	ands	r3, r2
 80018be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d2:	4a04      	ldr	r2, [pc, #16]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	60d3      	str	r3, [r2, #12]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ec:	4b04      	ldr	r3, [pc, #16]	; (8001900 <__NVIC_GetPriorityGrouping+0x18>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 0307 	and.w	r3, r3, #7
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	db0b      	blt.n	800192e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	f003 021f 	and.w	r2, r3, #31
 800191c:	4907      	ldr	r1, [pc, #28]	; (800193c <__NVIC_EnableIRQ+0x38>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	095b      	lsrs	r3, r3, #5
 8001924:	2001      	movs	r0, #1
 8001926:	fa00 f202 	lsl.w	r2, r0, r2
 800192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000e100 	.word	0xe000e100

08001940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	6039      	str	r1, [r7, #0]
 800194a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	2b00      	cmp	r3, #0
 8001952:	db0a      	blt.n	800196a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	b2da      	uxtb	r2, r3
 8001958:	490c      	ldr	r1, [pc, #48]	; (800198c <__NVIC_SetPriority+0x4c>)
 800195a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195e:	0112      	lsls	r2, r2, #4
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	440b      	add	r3, r1
 8001964:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001968:	e00a      	b.n	8001980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4908      	ldr	r1, [pc, #32]	; (8001990 <__NVIC_SetPriority+0x50>)
 8001970:	79fb      	ldrb	r3, [r7, #7]
 8001972:	f003 030f 	and.w	r3, r3, #15
 8001976:	3b04      	subs	r3, #4
 8001978:	0112      	lsls	r2, r2, #4
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	440b      	add	r3, r1
 800197e:	761a      	strb	r2, [r3, #24]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr
 800198c:	e000e100 	.word	0xe000e100
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001994:	b480      	push	{r7}
 8001996:	b089      	sub	sp, #36	; 0x24
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	f003 0307 	and.w	r3, r3, #7
 80019a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f1c3 0307 	rsb	r3, r3, #7
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	bf28      	it	cs
 80019b2:	2304      	movcs	r3, #4
 80019b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3304      	adds	r3, #4
 80019ba:	2b06      	cmp	r3, #6
 80019bc:	d902      	bls.n	80019c4 <NVIC_EncodePriority+0x30>
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	3b03      	subs	r3, #3
 80019c2:	e000      	b.n	80019c6 <NVIC_EncodePriority+0x32>
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019cc:	69bb      	ldr	r3, [r7, #24]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	43da      	mvns	r2, r3
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	401a      	ands	r2, r3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	fa01 f303 	lsl.w	r3, r1, r3
 80019e6:	43d9      	mvns	r1, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019ec:	4313      	orrs	r3, r2
         );
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3724      	adds	r7, #36	; 0x24
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3b01      	subs	r3, #1
 8001a08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a0c:	d301      	bcc.n	8001a12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e00f      	b.n	8001a32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a12:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <SysTick_Config+0x40>)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a1a:	210f      	movs	r1, #15
 8001a1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a20:	f7ff ff8e 	bl	8001940 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a24:	4b05      	ldr	r3, [pc, #20]	; (8001a3c <SysTick_Config+0x40>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a2a:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <SysTick_Config+0x40>)
 8001a2c:	2207      	movs	r2, #7
 8001a2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	e000e010 	.word	0xe000e010

08001a40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff ff29 	bl	80018a0 <__NVIC_SetPriorityGrouping>
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b086      	sub	sp, #24
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
 8001a62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a68:	f7ff ff3e 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 8001a6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	6978      	ldr	r0, [r7, #20]
 8001a74:	f7ff ff8e 	bl	8001994 <NVIC_EncodePriority>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a7e:	4611      	mov	r1, r2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff ff5d 	bl	8001940 <__NVIC_SetPriority>
}
 8001a86:	bf00      	nop
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b082      	sub	sp, #8
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff31 	bl	8001904 <__NVIC_EnableIRQ>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ffa2 	bl	80019fc <SysTick_Config>
 8001ab8:	4603      	mov	r3, r0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b089      	sub	sp, #36	; 0x24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	e16b      	b.n	8001db8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	f040 815a 	bne.w	8001db2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d005      	beq.n	8001b16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d130      	bne.n	8001b78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	2203      	movs	r2, #3
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	43db      	mvns	r3, r3
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 0201 	and.w	r2, r3, #1
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0303 	and.w	r3, r3, #3
 8001b80:	2b03      	cmp	r3, #3
 8001b82:	d017      	beq.n	8001bb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	2203      	movs	r2, #3
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69ba      	ldr	r2, [r7, #24]
 8001bb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0303 	and.w	r3, r3, #3
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d123      	bne.n	8001c08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	08da      	lsrs	r2, r3, #3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3208      	adds	r2, #8
 8001bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	220f      	movs	r2, #15
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	691a      	ldr	r2, [r3, #16]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	009b      	lsls	r3, r3, #2
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	08da      	lsrs	r2, r3, #3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	3208      	adds	r2, #8
 8001c02:	69b9      	ldr	r1, [r7, #24]
 8001c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	2203      	movs	r2, #3
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	69ba      	ldr	r2, [r7, #24]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f003 0203 	and.w	r2, r3, #3
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 80b4 	beq.w	8001db2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	4b60      	ldr	r3, [pc, #384]	; (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c52:	4a5f      	ldr	r2, [pc, #380]	; (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c58:	6453      	str	r3, [r2, #68]	; 0x44
 8001c5a:	4b5d      	ldr	r3, [pc, #372]	; (8001dd0 <HAL_GPIO_Init+0x30c>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c66:	4a5b      	ldr	r2, [pc, #364]	; (8001dd4 <HAL_GPIO_Init+0x310>)
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	089b      	lsrs	r3, r3, #2
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	220f      	movs	r2, #15
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43db      	mvns	r3, r3
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	4013      	ands	r3, r2
 8001c88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a52      	ldr	r2, [pc, #328]	; (8001dd8 <HAL_GPIO_Init+0x314>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d02b      	beq.n	8001cea <HAL_GPIO_Init+0x226>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a51      	ldr	r2, [pc, #324]	; (8001ddc <HAL_GPIO_Init+0x318>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d025      	beq.n	8001ce6 <HAL_GPIO_Init+0x222>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a50      	ldr	r2, [pc, #320]	; (8001de0 <HAL_GPIO_Init+0x31c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d01f      	beq.n	8001ce2 <HAL_GPIO_Init+0x21e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4f      	ldr	r2, [pc, #316]	; (8001de4 <HAL_GPIO_Init+0x320>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d019      	beq.n	8001cde <HAL_GPIO_Init+0x21a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4e      	ldr	r2, [pc, #312]	; (8001de8 <HAL_GPIO_Init+0x324>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <HAL_GPIO_Init+0x216>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4d      	ldr	r2, [pc, #308]	; (8001dec <HAL_GPIO_Init+0x328>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00d      	beq.n	8001cd6 <HAL_GPIO_Init+0x212>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4c      	ldr	r2, [pc, #304]	; (8001df0 <HAL_GPIO_Init+0x32c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d007      	beq.n	8001cd2 <HAL_GPIO_Init+0x20e>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a4b      	ldr	r2, [pc, #300]	; (8001df4 <HAL_GPIO_Init+0x330>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <HAL_GPIO_Init+0x20a>
 8001cca:	2307      	movs	r3, #7
 8001ccc:	e00e      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cce:	2308      	movs	r3, #8
 8001cd0:	e00c      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cd2:	2306      	movs	r3, #6
 8001cd4:	e00a      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cd6:	2305      	movs	r3, #5
 8001cd8:	e008      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cda:	2304      	movs	r3, #4
 8001cdc:	e006      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e004      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	e002      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <HAL_GPIO_Init+0x228>
 8001cea:	2300      	movs	r3, #0
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	f002 0203 	and.w	r2, r2, #3
 8001cf2:	0092      	lsls	r2, r2, #2
 8001cf4:	4093      	lsls	r3, r2
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cfc:	4935      	ldr	r1, [pc, #212]	; (8001dd4 <HAL_GPIO_Init+0x310>)
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	089b      	lsrs	r3, r3, #2
 8001d02:	3302      	adds	r3, #2
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4013      	ands	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d26:	69ba      	ldr	r2, [r7, #24]
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d2e:	4a32      	ldr	r2, [pc, #200]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001d34:	4b30      	ldr	r3, [pc, #192]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4013      	ands	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d58:	4a27      	ldr	r2, [pc, #156]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d5e:	4b26      	ldr	r3, [pc, #152]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	43db      	mvns	r3, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d82:	4a1d      	ldr	r2, [pc, #116]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d88:	4b1b      	ldr	r3, [pc, #108]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001dac:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <HAL_GPIO_Init+0x334>)
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3301      	adds	r3, #1
 8001db6:	61fb      	str	r3, [r7, #28]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	2b0f      	cmp	r3, #15
 8001dbc:	f67f ae90 	bls.w	8001ae0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dc0:	bf00      	nop
 8001dc2:	bf00      	nop
 8001dc4:	3724      	adds	r7, #36	; 0x24
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40013800 	.word	0x40013800
 8001dd8:	40020000 	.word	0x40020000
 8001ddc:	40020400 	.word	0x40020400
 8001de0:	40020800 	.word	0x40020800
 8001de4:	40020c00 	.word	0x40020c00
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40021400 	.word	0x40021400
 8001df0:	40021800 	.word	0x40021800
 8001df4:	40021c00 	.word	0x40021c00
 8001df8:	40013c00 	.word	0x40013c00

08001dfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	691a      	ldr	r2, [r3, #16]
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
 8001e18:	e001      	b.n	8001e1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3714      	adds	r7, #20
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e3c:	787b      	ldrb	r3, [r7, #1]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e42:	887a      	ldrh	r2, [r7, #2]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e48:	e003      	b.n	8001e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e4a:	887b      	ldrh	r3, [r7, #2]
 8001e4c:	041a      	lsls	r2, r3, #16
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	619a      	str	r2, [r3, #24]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b085      	sub	sp, #20
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	460b      	mov	r3, r1
 8001e68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	695b      	ldr	r3, [r3, #20]
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e70:	887a      	ldrh	r2, [r7, #2]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	4013      	ands	r3, r2
 8001e76:	041a      	lsls	r2, r3, #16
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43d9      	mvns	r1, r3
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	400b      	ands	r3, r1
 8001e80:	431a      	orrs	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	619a      	str	r2, [r3, #24]
}
 8001e86:	bf00      	nop
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001e9e:	4b08      	ldr	r3, [pc, #32]	; (8001ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ea0:	695a      	ldr	r2, [r3, #20]
 8001ea2:	88fb      	ldrh	r3, [r7, #6]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d006      	beq.n	8001eb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001eaa:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001eac:	88fb      	ldrh	r3, [r7, #6]
 8001eae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f000 f806 	bl	8001ec4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40013c00 	.word	0x40013c00

08001ec4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
	...

08001edc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e264      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d075      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001efa:	4ba3      	ldr	r3, [pc, #652]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d00c      	beq.n	8001f20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f06:	4ba0      	ldr	r3, [pc, #640]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d112      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f12:	4b9d      	ldr	r3, [pc, #628]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1e:	d10b      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	4b99      	ldr	r3, [pc, #612]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d05b      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x108>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d157      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e23f      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f40:	d106      	bne.n	8001f50 <HAL_RCC_OscConfig+0x74>
 8001f42:	4b91      	ldr	r3, [pc, #580]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a90      	ldr	r2, [pc, #576]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	e01d      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f58:	d10c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x98>
 8001f5a:	4b8b      	ldr	r3, [pc, #556]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a8a      	ldr	r2, [pc, #552]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4b88      	ldr	r3, [pc, #544]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a87      	ldr	r2, [pc, #540]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e00b      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f74:	4b84      	ldr	r3, [pc, #528]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a83      	ldr	r2, [pc, #524]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	4b81      	ldr	r3, [pc, #516]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a80      	ldr	r2, [pc, #512]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d013      	beq.n	8001fbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f94:	f7ff f888 	bl	80010a8 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f9c:	f7ff f884 	bl	80010a8 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b64      	cmp	r3, #100	; 0x64
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e204      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	4b76      	ldr	r3, [pc, #472]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0xc0>
 8001fba:	e014      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7ff f874 	bl	80010a8 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff f870 	bl	80010a8 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	; 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e1f0      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd6:	4b6c      	ldr	r3, [pc, #432]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xe8>
 8001fe2:	e000      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d063      	beq.n	80020ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ff2:	4b65      	ldr	r3, [pc, #404]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00b      	beq.n	8002016 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ffe:	4b62      	ldr	r3, [pc, #392]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002006:	2b08      	cmp	r3, #8
 8002008:	d11c      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200a:	4b5f      	ldr	r3, [pc, #380]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002016:	4b5c      	ldr	r3, [pc, #368]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d005      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d001      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e1c4      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202e:	4b56      	ldr	r3, [pc, #344]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4952      	ldr	r1, [pc, #328]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002042:	e03a      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204c:	4b4f      	ldr	r3, [pc, #316]	; (800218c <HAL_RCC_OscConfig+0x2b0>)
 800204e:	2201      	movs	r2, #1
 8002050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7ff f829 	bl	80010a8 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205a:	f7ff f825 	bl	80010a8 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e1a5      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206c:	4b46      	ldr	r3, [pc, #280]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b43      	ldr	r3, [pc, #268]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4940      	ldr	r1, [pc, #256]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002088:	4313      	orrs	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
 800208c:	e015      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208e:	4b3f      	ldr	r3, [pc, #252]	; (800218c <HAL_RCC_OscConfig+0x2b0>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff f808 	bl	80010a8 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800209c:	f7ff f804 	bl	80010a8 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e184      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ae:	4b36      	ldr	r3, [pc, #216]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d030      	beq.n	8002128 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d016      	beq.n	80020fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ce:	4b30      	ldr	r3, [pc, #192]	; (8002190 <HAL_RCC_OscConfig+0x2b4>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d4:	f7fe ffe8 	bl	80010a8 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020dc:	f7fe ffe4 	bl	80010a8 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e164      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ee:	4b26      	ldr	r3, [pc, #152]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 80020f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCC_OscConfig+0x200>
 80020fa:	e015      	b.n	8002128 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fc:	4b24      	ldr	r3, [pc, #144]	; (8002190 <HAL_RCC_OscConfig+0x2b4>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7fe ffd1 	bl	80010a8 <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	e008      	b.n	800211c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210a:	f7fe ffcd 	bl	80010a8 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d901      	bls.n	800211c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e14d      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800211c:	4b1a      	ldr	r3, [pc, #104]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800211e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1f0      	bne.n	800210a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	f000 80a0 	beq.w	8002276 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002136:	2300      	movs	r3, #0
 8002138:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800213a:	4b13      	ldr	r3, [pc, #76]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10f      	bne.n	8002166 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	4a0e      	ldr	r2, [pc, #56]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002154:	6413      	str	r3, [r2, #64]	; 0x40
 8002156:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <HAL_RCC_OscConfig+0x2ac>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002162:	2301      	movs	r3, #1
 8002164:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002166:	4b0b      	ldr	r3, [pc, #44]	; (8002194 <HAL_RCC_OscConfig+0x2b8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d121      	bne.n	80021b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002172:	4b08      	ldr	r3, [pc, #32]	; (8002194 <HAL_RCC_OscConfig+0x2b8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a07      	ldr	r2, [pc, #28]	; (8002194 <HAL_RCC_OscConfig+0x2b8>)
 8002178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800217c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800217e:	f7fe ff93 	bl	80010a8 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	e011      	b.n	80021aa <HAL_RCC_OscConfig+0x2ce>
 8002186:	bf00      	nop
 8002188:	40023800 	.word	0x40023800
 800218c:	42470000 	.word	0x42470000
 8002190:	42470e80 	.word	0x42470e80
 8002194:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002198:	f7fe ff86 	bl	80010a8 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e106      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021aa:	4b85      	ldr	r3, [pc, #532]	; (80023c0 <HAL_RCC_OscConfig+0x4e4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0f0      	beq.n	8002198 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d106      	bne.n	80021cc <HAL_RCC_OscConfig+0x2f0>
 80021be:	4b81      	ldr	r3, [pc, #516]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c2:	4a80      	ldr	r2, [pc, #512]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021c4:	f043 0301 	orr.w	r3, r3, #1
 80021c8:	6713      	str	r3, [r2, #112]	; 0x70
 80021ca:	e01c      	b.n	8002206 <HAL_RCC_OscConfig+0x32a>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	d10c      	bne.n	80021ee <HAL_RCC_OscConfig+0x312>
 80021d4:	4b7b      	ldr	r3, [pc, #492]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d8:	4a7a      	ldr	r2, [pc, #488]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021da:	f043 0304 	orr.w	r3, r3, #4
 80021de:	6713      	str	r3, [r2, #112]	; 0x70
 80021e0:	4b78      	ldr	r3, [pc, #480]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e4:	4a77      	ldr	r2, [pc, #476]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6713      	str	r3, [r2, #112]	; 0x70
 80021ec:	e00b      	b.n	8002206 <HAL_RCC_OscConfig+0x32a>
 80021ee:	4b75      	ldr	r3, [pc, #468]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f2:	4a74      	ldr	r2, [pc, #464]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021f4:	f023 0301 	bic.w	r3, r3, #1
 80021f8:	6713      	str	r3, [r2, #112]	; 0x70
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80021fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021fe:	4a71      	ldr	r2, [pc, #452]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 8002200:	f023 0304 	bic.w	r3, r3, #4
 8002204:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d015      	beq.n	800223a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800220e:	f7fe ff4b 	bl	80010a8 <HAL_GetTick>
 8002212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002214:	e00a      	b.n	800222c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002216:	f7fe ff47 	bl	80010a8 <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	f241 3288 	movw	r2, #5000	; 0x1388
 8002224:	4293      	cmp	r3, r2
 8002226:	d901      	bls.n	800222c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002228:	2303      	movs	r3, #3
 800222a:	e0c5      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222c:	4b65      	ldr	r3, [pc, #404]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 800222e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0ee      	beq.n	8002216 <HAL_RCC_OscConfig+0x33a>
 8002238:	e014      	b.n	8002264 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223a:	f7fe ff35 	bl	80010a8 <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7fe ff31 	bl	80010a8 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e0af      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002258:	4b5a      	ldr	r3, [pc, #360]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 800225a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1ee      	bne.n	8002242 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002264:	7dfb      	ldrb	r3, [r7, #23]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d105      	bne.n	8002276 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226a:	4b56      	ldr	r3, [pc, #344]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	4a55      	ldr	r2, [pc, #340]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 8002270:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002274:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 809b 	beq.w	80023b6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002280:	4b50      	ldr	r3, [pc, #320]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 030c 	and.w	r3, r3, #12
 8002288:	2b08      	cmp	r3, #8
 800228a:	d05c      	beq.n	8002346 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d141      	bne.n	8002318 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002294:	4b4c      	ldr	r3, [pc, #304]	; (80023c8 <HAL_RCC_OscConfig+0x4ec>)
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7fe ff05 	bl	80010a8 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a2:	f7fe ff01 	bl	80010a8 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e081      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b4:	4b43      	ldr	r3, [pc, #268]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1f0      	bne.n	80022a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69da      	ldr	r2, [r3, #28]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	431a      	orrs	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	019b      	lsls	r3, r3, #6
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d6:	085b      	lsrs	r3, r3, #1
 80022d8:	3b01      	subs	r3, #1
 80022da:	041b      	lsls	r3, r3, #16
 80022dc:	431a      	orrs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e2:	061b      	lsls	r3, r3, #24
 80022e4:	4937      	ldr	r1, [pc, #220]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022ea:	4b37      	ldr	r3, [pc, #220]	; (80023c8 <HAL_RCC_OscConfig+0x4ec>)
 80022ec:	2201      	movs	r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f0:	f7fe feda 	bl	80010a8 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f8:	f7fe fed6 	bl	80010a8 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e056      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800230a:	4b2e      	ldr	r3, [pc, #184]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d0f0      	beq.n	80022f8 <HAL_RCC_OscConfig+0x41c>
 8002316:	e04e      	b.n	80023b6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002318:	4b2b      	ldr	r3, [pc, #172]	; (80023c8 <HAL_RCC_OscConfig+0x4ec>)
 800231a:	2200      	movs	r2, #0
 800231c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800231e:	f7fe fec3 	bl	80010a8 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002326:	f7fe febf 	bl	80010a8 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e03f      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002338:	4b22      	ldr	r3, [pc, #136]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1f0      	bne.n	8002326 <HAL_RCC_OscConfig+0x44a>
 8002344:	e037      	b.n	80023b6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e032      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002352:	4b1c      	ldr	r3, [pc, #112]	; (80023c4 <HAL_RCC_OscConfig+0x4e8>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d028      	beq.n	80023b2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800236a:	429a      	cmp	r2, r3
 800236c:	d121      	bne.n	80023b2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002378:	429a      	cmp	r2, r3
 800237a:	d11a      	bne.n	80023b2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002382:	4013      	ands	r3, r2
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002388:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800238a:	4293      	cmp	r3, r2
 800238c:	d111      	bne.n	80023b2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	3b01      	subs	r3, #1
 800239c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800239e:	429a      	cmp	r2, r3
 80023a0:	d107      	bne.n	80023b2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ac:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d001      	beq.n	80023b6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3718      	adds	r7, #24
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40007000 	.word	0x40007000
 80023c4:	40023800 	.word	0x40023800
 80023c8:	42470060 	.word	0x42470060

080023cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0cc      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023e0:	4b68      	ldr	r3, [pc, #416]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d90c      	bls.n	8002408 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ee:	4b65      	ldr	r3, [pc, #404]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b63      	ldr	r3, [pc, #396]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0b8      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b59      	ldr	r3, [pc, #356]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a58      	ldr	r2, [pc, #352]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800242a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002438:	4b53      	ldr	r3, [pc, #332]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	4a52      	ldr	r2, [pc, #328]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002442:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002444:	4b50      	ldr	r3, [pc, #320]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	494d      	ldr	r1, [pc, #308]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	4313      	orrs	r3, r2
 8002454:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d044      	beq.n	80024ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	4b47      	ldr	r3, [pc, #284]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d119      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e07f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d003      	beq.n	800248a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002486:	2b03      	cmp	r3, #3
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248a:	4b3f      	ldr	r3, [pc, #252]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d109      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e06f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249a:	4b3b      	ldr	r3, [pc, #236]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e067      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024aa:	4b37      	ldr	r3, [pc, #220]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f023 0203 	bic.w	r2, r3, #3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	4934      	ldr	r1, [pc, #208]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024bc:	f7fe fdf4 	bl	80010a8 <HAL_GetTick>
 80024c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c2:	e00a      	b.n	80024da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c4:	f7fe fdf0 	bl	80010a8 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e04f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 020c 	and.w	r2, r3, #12
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d1eb      	bne.n	80024c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024ec:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d20c      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e032      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4916      	ldr	r1, [pc, #88]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	490e      	ldr	r1, [pc, #56]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002552:	f000 f821 	bl	8002598 <HAL_RCC_GetSysClockFreq>
 8002556:	4602      	mov	r2, r0
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	490a      	ldr	r1, [pc, #40]	; (800258c <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	5ccb      	ldrb	r3, [r1, r3]
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	4a09      	ldr	r2, [pc, #36]	; (8002590 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_RCC_ClockConfig+0x1c8>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fd54 	bl	8001020 <HAL_InitTick>

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40023c00 	.word	0x40023c00
 8002588:	40023800 	.word	0x40023800
 800258c:	08004024 	.word	0x08004024
 8002590:	20000000 	.word	0x20000000
 8002594:	20000004 	.word	0x20000004

08002598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002598:	b5b0      	push	{r4, r5, r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800259e:	2100      	movs	r1, #0
 80025a0:	6079      	str	r1, [r7, #4]
 80025a2:	2100      	movs	r1, #0
 80025a4:	60f9      	str	r1, [r7, #12]
 80025a6:	2100      	movs	r1, #0
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80025aa:	2100      	movs	r1, #0
 80025ac:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ae:	4952      	ldr	r1, [pc, #328]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80025b0:	6889      	ldr	r1, [r1, #8]
 80025b2:	f001 010c 	and.w	r1, r1, #12
 80025b6:	2908      	cmp	r1, #8
 80025b8:	d00d      	beq.n	80025d6 <HAL_RCC_GetSysClockFreq+0x3e>
 80025ba:	2908      	cmp	r1, #8
 80025bc:	f200 8094 	bhi.w	80026e8 <HAL_RCC_GetSysClockFreq+0x150>
 80025c0:	2900      	cmp	r1, #0
 80025c2:	d002      	beq.n	80025ca <HAL_RCC_GetSysClockFreq+0x32>
 80025c4:	2904      	cmp	r1, #4
 80025c6:	d003      	beq.n	80025d0 <HAL_RCC_GetSysClockFreq+0x38>
 80025c8:	e08e      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ca:	4b4c      	ldr	r3, [pc, #304]	; (80026fc <HAL_RCC_GetSysClockFreq+0x164>)
 80025cc:	60bb      	str	r3, [r7, #8]
       break;
 80025ce:	e08e      	b.n	80026ee <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025d0:	4b4b      	ldr	r3, [pc, #300]	; (8002700 <HAL_RCC_GetSysClockFreq+0x168>)
 80025d2:	60bb      	str	r3, [r7, #8]
      break;
 80025d4:	e08b      	b.n	80026ee <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d6:	4948      	ldr	r1, [pc, #288]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80025d8:	6849      	ldr	r1, [r1, #4]
 80025da:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80025de:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025e0:	4945      	ldr	r1, [pc, #276]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80025e2:	6849      	ldr	r1, [r1, #4]
 80025e4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80025e8:	2900      	cmp	r1, #0
 80025ea:	d024      	beq.n	8002636 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ec:	4942      	ldr	r1, [pc, #264]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80025ee:	6849      	ldr	r1, [r1, #4]
 80025f0:	0989      	lsrs	r1, r1, #6
 80025f2:	4608      	mov	r0, r1
 80025f4:	f04f 0100 	mov.w	r1, #0
 80025f8:	f240 14ff 	movw	r4, #511	; 0x1ff
 80025fc:	f04f 0500 	mov.w	r5, #0
 8002600:	ea00 0204 	and.w	r2, r0, r4
 8002604:	ea01 0305 	and.w	r3, r1, r5
 8002608:	493d      	ldr	r1, [pc, #244]	; (8002700 <HAL_RCC_GetSysClockFreq+0x168>)
 800260a:	fb01 f003 	mul.w	r0, r1, r3
 800260e:	2100      	movs	r1, #0
 8002610:	fb01 f102 	mul.w	r1, r1, r2
 8002614:	1844      	adds	r4, r0, r1
 8002616:	493a      	ldr	r1, [pc, #232]	; (8002700 <HAL_RCC_GetSysClockFreq+0x168>)
 8002618:	fba2 0101 	umull	r0, r1, r2, r1
 800261c:	1863      	adds	r3, r4, r1
 800261e:	4619      	mov	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	461a      	mov	r2, r3
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	f7fd fe22 	bl	8000270 <__aeabi_uldivmod>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4613      	mov	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	e04a      	b.n	80026cc <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002636:	4b30      	ldr	r3, [pc, #192]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	099b      	lsrs	r3, r3, #6
 800263c:	461a      	mov	r2, r3
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002646:	f04f 0100 	mov.w	r1, #0
 800264a:	ea02 0400 	and.w	r4, r2, r0
 800264e:	ea03 0501 	and.w	r5, r3, r1
 8002652:	4620      	mov	r0, r4
 8002654:	4629      	mov	r1, r5
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	f04f 0300 	mov.w	r3, #0
 800265e:	014b      	lsls	r3, r1, #5
 8002660:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002664:	0142      	lsls	r2, r0, #5
 8002666:	4610      	mov	r0, r2
 8002668:	4619      	mov	r1, r3
 800266a:	1b00      	subs	r0, r0, r4
 800266c:	eb61 0105 	sbc.w	r1, r1, r5
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	018b      	lsls	r3, r1, #6
 800267a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800267e:	0182      	lsls	r2, r0, #6
 8002680:	1a12      	subs	r2, r2, r0
 8002682:	eb63 0301 	sbc.w	r3, r3, r1
 8002686:	f04f 0000 	mov.w	r0, #0
 800268a:	f04f 0100 	mov.w	r1, #0
 800268e:	00d9      	lsls	r1, r3, #3
 8002690:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002694:	00d0      	lsls	r0, r2, #3
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	1912      	adds	r2, r2, r4
 800269c:	eb45 0303 	adc.w	r3, r5, r3
 80026a0:	f04f 0000 	mov.w	r0, #0
 80026a4:	f04f 0100 	mov.w	r1, #0
 80026a8:	0299      	lsls	r1, r3, #10
 80026aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80026ae:	0290      	lsls	r0, r2, #10
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	461a      	mov	r2, r3
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	f7fd fdd6 	bl	8000270 <__aeabi_uldivmod>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4613      	mov	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x160>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	0c1b      	lsrs	r3, r3, #16
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	3301      	adds	r3, #1
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e4:	60bb      	str	r3, [r7, #8]
      break;
 80026e6:	e002      	b.n	80026ee <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80026e8:	4b04      	ldr	r3, [pc, #16]	; (80026fc <HAL_RCC_GetSysClockFreq+0x164>)
 80026ea:	60bb      	str	r3, [r7, #8]
      break;
 80026ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026ee:	68bb      	ldr	r3, [r7, #8]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bdb0      	pop	{r4, r5, r7, pc}
 80026f8:	40023800 	.word	0x40023800
 80026fc:	00f42400 	.word	0x00f42400
 8002700:	017d7840 	.word	0x017d7840

08002704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b03      	ldr	r3, [pc, #12]	; (8002718 <HAL_RCC_GetHCLKFreq+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20000000 	.word	0x20000000

0800271c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002720:	f7ff fff0 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b05      	ldr	r3, [pc, #20]	; (800273c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	0a9b      	lsrs	r3, r3, #10
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	4903      	ldr	r1, [pc, #12]	; (8002740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40023800 	.word	0x40023800
 8002740:	08004034 	.word	0x08004034

08002744 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002748:	f7ff ffdc 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 800274c:	4602      	mov	r2, r0
 800274e:	4b05      	ldr	r3, [pc, #20]	; (8002764 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	0b5b      	lsrs	r3, r3, #13
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	4903      	ldr	r1, [pc, #12]	; (8002768 <HAL_RCC_GetPCLK2Freq+0x24>)
 800275a:	5ccb      	ldrb	r3, [r1, r3]
 800275c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002760:	4618      	mov	r0, r3
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40023800 	.word	0x40023800
 8002768:	08004034 	.word	0x08004034

0800276c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e03f      	b.n	80027fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d106      	bne.n	8002798 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7fe fa0a 	bl	8000bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2224      	movs	r2, #36	; 0x24
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68da      	ldr	r2, [r3, #12]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 f9cb 	bl	8002b4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2220      	movs	r2, #32
 80027f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b08a      	sub	sp, #40	; 0x28
 800280a:	af02      	add	r7, sp, #8
 800280c:	60f8      	str	r0, [r7, #12]
 800280e:	60b9      	str	r1, [r7, #8]
 8002810:	603b      	str	r3, [r7, #0]
 8002812:	4613      	mov	r3, r2
 8002814:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b20      	cmp	r3, #32
 8002824:	d17c      	bne.n	8002920 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d002      	beq.n	8002832 <HAL_UART_Transmit+0x2c>
 800282c:	88fb      	ldrh	r3, [r7, #6]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e075      	b.n	8002922 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800283c:	2b01      	cmp	r3, #1
 800283e:	d101      	bne.n	8002844 <HAL_UART_Transmit+0x3e>
 8002840:	2302      	movs	r3, #2
 8002842:	e06e      	b.n	8002922 <HAL_UART_Transmit+0x11c>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2221      	movs	r2, #33	; 0x21
 8002856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800285a:	f7fe fc25 	bl	80010a8 <HAL_GetTick>
 800285e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	88fa      	ldrh	r2, [r7, #6]
 8002864:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	88fa      	ldrh	r2, [r7, #6]
 800286a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002874:	d108      	bne.n	8002888 <HAL_UART_Transmit+0x82>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d104      	bne.n	8002888 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800287e:	2300      	movs	r3, #0
 8002880:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	e003      	b.n	8002890 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800288c:	2300      	movs	r3, #0
 800288e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002898:	e02a      	b.n	80028f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	2200      	movs	r2, #0
 80028a2:	2180      	movs	r1, #128	; 0x80
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f000 f8e2 	bl	8002a6e <UART_WaitOnFlagUntilTimeout>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e036      	b.n	8002922 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10b      	bne.n	80028d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	3302      	adds	r3, #2
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	e007      	b.n	80028e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	3301      	adds	r3, #1
 80028e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b01      	subs	r3, #1
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1cf      	bne.n	800289a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2200      	movs	r2, #0
 8002902:	2140      	movs	r1, #64	; 0x40
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f8b2 	bl	8002a6e <UART_WaitOnFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e006      	b.n	8002922 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	e000      	b.n	8002922 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002920:	2302      	movs	r3, #2
  }
}
 8002922:	4618      	mov	r0, r3
 8002924:	3720      	adds	r7, #32
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b08a      	sub	sp, #40	; 0x28
 800292e:	af02      	add	r7, sp, #8
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	603b      	str	r3, [r7, #0]
 8002936:	4613      	mov	r3, r2
 8002938:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800293a:	2300      	movs	r3, #0
 800293c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b20      	cmp	r3, #32
 8002948:	f040 808c 	bne.w	8002a64 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <HAL_UART_Receive+0x2e>
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d101      	bne.n	800295c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002958:	2301      	movs	r3, #1
 800295a:	e084      	b.n	8002a66 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_UART_Receive+0x40>
 8002966:	2302      	movs	r3, #2
 8002968:	e07d      	b.n	8002a66 <HAL_UART_Receive+0x13c>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2222      	movs	r2, #34	; 0x22
 800297c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002986:	f7fe fb8f 	bl	80010a8 <HAL_GetTick>
 800298a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	88fa      	ldrh	r2, [r7, #6]
 8002996:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a0:	d108      	bne.n	80029b4 <HAL_UART_Receive+0x8a>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d104      	bne.n	80029b4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	61bb      	str	r3, [r7, #24]
 80029b2:	e003      	b.n	80029bc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80029c4:	e043      	b.n	8002a4e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2200      	movs	r2, #0
 80029ce:	2120      	movs	r1, #32
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f84c 	bl	8002a6e <UART_WaitOnFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e042      	b.n	8002a66 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10c      	bne.n	8002a00 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	3302      	adds	r3, #2
 80029fc:	61bb      	str	r3, [r7, #24]
 80029fe:	e01f      	b.n	8002a40 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a08:	d007      	beq.n	8002a1a <HAL_UART_Receive+0xf0>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10a      	bne.n	8002a28 <HAL_UART_Receive+0xfe>
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	691b      	ldr	r3, [r3, #16]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d106      	bne.n	8002a28 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	701a      	strb	r2, [r3, #0]
 8002a26:	e008      	b.n	8002a3a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	3b01      	subs	r3, #1
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1b6      	bne.n	80029c6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	e000      	b.n	8002a66 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002a64:	2302      	movs	r3, #2
  }
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3720      	adds	r7, #32
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b090      	sub	sp, #64	; 0x40
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	603b      	str	r3, [r7, #0]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7e:	e050      	b.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a86:	d04c      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0x30>
 8002a8e:	f7fe fb0b 	bl	80010a8 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d241      	bcs.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa8:	e853 3f00 	ldrex	r3, [r3]
 8002aac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	330c      	adds	r3, #12
 8002abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002abe:	637a      	str	r2, [r7, #52]	; 0x34
 8002ac0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ac4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ac6:	e841 2300 	strex	r3, r2, [r1]
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1e5      	bne.n	8002a9e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3314      	adds	r3, #20
 8002ad8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	e853 3f00 	ldrex	r3, [r3]
 8002ae0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3314      	adds	r3, #20
 8002af0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002af2:	623a      	str	r2, [r7, #32]
 8002af4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af6:	69f9      	ldr	r1, [r7, #28]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	e841 2300 	strex	r3, r2, [r1]
 8002afe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1e5      	bne.n	8002ad2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e00f      	b.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	bf0c      	ite	eq
 8002b32:	2301      	moveq	r3, #1
 8002b34:	2300      	movne	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d09f      	beq.n	8002a80 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3740      	adds	r7, #64	; 0x40
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b50:	b09f      	sub	sp, #124	; 0x7c
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b62:	68d9      	ldr	r1, [r3, #12]
 8002b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	ea40 0301 	orr.w	r3, r0, r1
 8002b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b90:	f021 010c 	bic.w	r1, r1, #12
 8002b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b9a:	430b      	orrs	r3, r1
 8002b9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002baa:	6999      	ldr	r1, [r3, #24]
 8002bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	ea40 0301 	orr.w	r3, r0, r1
 8002bb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4bc5      	ldr	r3, [pc, #788]	; (8002ed0 <UART_SetConfig+0x384>)
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d004      	beq.n	8002bca <UART_SetConfig+0x7e>
 8002bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4bc3      	ldr	r3, [pc, #780]	; (8002ed4 <UART_SetConfig+0x388>)
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d103      	bne.n	8002bd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bca:	f7ff fdbb 	bl	8002744 <HAL_RCC_GetPCLK2Freq>
 8002bce:	6778      	str	r0, [r7, #116]	; 0x74
 8002bd0:	e002      	b.n	8002bd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bd2:	f7ff fda3 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 8002bd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be0:	f040 80b6 	bne.w	8002d50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002be6:	461c      	mov	r4, r3
 8002be8:	f04f 0500 	mov.w	r5, #0
 8002bec:	4622      	mov	r2, r4
 8002bee:	462b      	mov	r3, r5
 8002bf0:	1891      	adds	r1, r2, r2
 8002bf2:	6439      	str	r1, [r7, #64]	; 0x40
 8002bf4:	415b      	adcs	r3, r3
 8002bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8002bf8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002bfc:	1912      	adds	r2, r2, r4
 8002bfe:	eb45 0303 	adc.w	r3, r5, r3
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	00d9      	lsls	r1, r3, #3
 8002c0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c10:	00d0      	lsls	r0, r2, #3
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	1911      	adds	r1, r2, r4
 8002c18:	6639      	str	r1, [r7, #96]	; 0x60
 8002c1a:	416b      	adcs	r3, r5
 8002c1c:	667b      	str	r3, [r7, #100]	; 0x64
 8002c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	1891      	adds	r1, r2, r2
 8002c2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c2c:	415b      	adcs	r3, r3
 8002c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002c38:	f7fd fb1a 	bl	8000270 <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4ba5      	ldr	r3, [pc, #660]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002c42:	fba3 2302 	umull	r2, r3, r3, r2
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	011e      	lsls	r6, r3, #4
 8002c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c4c:	461c      	mov	r4, r3
 8002c4e:	f04f 0500 	mov.w	r5, #0
 8002c52:	4622      	mov	r2, r4
 8002c54:	462b      	mov	r3, r5
 8002c56:	1891      	adds	r1, r2, r2
 8002c58:	6339      	str	r1, [r7, #48]	; 0x30
 8002c5a:	415b      	adcs	r3, r3
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8002c5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002c62:	1912      	adds	r2, r2, r4
 8002c64:	eb45 0303 	adc.w	r3, r5, r3
 8002c68:	f04f 0000 	mov.w	r0, #0
 8002c6c:	f04f 0100 	mov.w	r1, #0
 8002c70:	00d9      	lsls	r1, r3, #3
 8002c72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c76:	00d0      	lsls	r0, r2, #3
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	1911      	adds	r1, r2, r4
 8002c7e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c80:	416b      	adcs	r3, r5
 8002c82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	1891      	adds	r1, r2, r2
 8002c90:	62b9      	str	r1, [r7, #40]	; 0x28
 8002c92:	415b      	adcs	r3, r3
 8002c94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002c9e:	f7fd fae7 	bl	8000270 <__aeabi_uldivmod>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4b8c      	ldr	r3, [pc, #560]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cac:	095b      	lsrs	r3, r3, #5
 8002cae:	2164      	movs	r1, #100	; 0x64
 8002cb0:	fb01 f303 	mul.w	r3, r1, r3
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	3332      	adds	r3, #50	; 0x32
 8002cba:	4a87      	ldr	r2, [pc, #540]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	095b      	lsrs	r3, r3, #5
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002cc8:	441e      	add	r6, r3
 8002cca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f04f 0100 	mov.w	r1, #0
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	1894      	adds	r4, r2, r2
 8002cd8:	623c      	str	r4, [r7, #32]
 8002cda:	415b      	adcs	r3, r3
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ce2:	1812      	adds	r2, r2, r0
 8002ce4:	eb41 0303 	adc.w	r3, r1, r3
 8002ce8:	f04f 0400 	mov.w	r4, #0
 8002cec:	f04f 0500 	mov.w	r5, #0
 8002cf0:	00dd      	lsls	r5, r3, #3
 8002cf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002cf6:	00d4      	lsls	r4, r2, #3
 8002cf8:	4622      	mov	r2, r4
 8002cfa:	462b      	mov	r3, r5
 8002cfc:	1814      	adds	r4, r2, r0
 8002cfe:	653c      	str	r4, [r7, #80]	; 0x50
 8002d00:	414b      	adcs	r3, r1
 8002d02:	657b      	str	r3, [r7, #84]	; 0x54
 8002d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	1891      	adds	r1, r2, r2
 8002d10:	61b9      	str	r1, [r7, #24]
 8002d12:	415b      	adcs	r3, r3
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002d1e:	f7fd faa7 	bl	8000270 <__aeabi_uldivmod>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	4b6c      	ldr	r3, [pc, #432]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002d28:	fba3 1302 	umull	r1, r3, r3, r2
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	2164      	movs	r1, #100	; 0x64
 8002d30:	fb01 f303 	mul.w	r3, r1, r3
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	3332      	adds	r3, #50	; 0x32
 8002d3a:	4a67      	ldr	r2, [pc, #412]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d40:	095b      	lsrs	r3, r3, #5
 8002d42:	f003 0207 	and.w	r2, r3, #7
 8002d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4432      	add	r2, r6
 8002d4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d4e:	e0b9      	b.n	8002ec4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d52:	461c      	mov	r4, r3
 8002d54:	f04f 0500 	mov.w	r5, #0
 8002d58:	4622      	mov	r2, r4
 8002d5a:	462b      	mov	r3, r5
 8002d5c:	1891      	adds	r1, r2, r2
 8002d5e:	6139      	str	r1, [r7, #16]
 8002d60:	415b      	adcs	r3, r3
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d68:	1912      	adds	r2, r2, r4
 8002d6a:	eb45 0303 	adc.w	r3, r5, r3
 8002d6e:	f04f 0000 	mov.w	r0, #0
 8002d72:	f04f 0100 	mov.w	r1, #0
 8002d76:	00d9      	lsls	r1, r3, #3
 8002d78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d7c:	00d0      	lsls	r0, r2, #3
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	eb12 0804 	adds.w	r8, r2, r4
 8002d86:	eb43 0905 	adc.w	r9, r3, r5
 8002d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f04f 0100 	mov.w	r1, #0
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	f04f 0300 	mov.w	r3, #0
 8002d9c:	008b      	lsls	r3, r1, #2
 8002d9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002da2:	0082      	lsls	r2, r0, #2
 8002da4:	4640      	mov	r0, r8
 8002da6:	4649      	mov	r1, r9
 8002da8:	f7fd fa62 	bl	8000270 <__aeabi_uldivmod>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	4b49      	ldr	r3, [pc, #292]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002db2:	fba3 2302 	umull	r2, r3, r3, r2
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	011e      	lsls	r6, r3, #4
 8002dba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f04f 0100 	mov.w	r1, #0
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	1894      	adds	r4, r2, r2
 8002dc8:	60bc      	str	r4, [r7, #8]
 8002dca:	415b      	adcs	r3, r3
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd2:	1812      	adds	r2, r2, r0
 8002dd4:	eb41 0303 	adc.w	r3, r1, r3
 8002dd8:	f04f 0400 	mov.w	r4, #0
 8002ddc:	f04f 0500 	mov.w	r5, #0
 8002de0:	00dd      	lsls	r5, r3, #3
 8002de2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002de6:	00d4      	lsls	r4, r2, #3
 8002de8:	4622      	mov	r2, r4
 8002dea:	462b      	mov	r3, r5
 8002dec:	1814      	adds	r4, r2, r0
 8002dee:	64bc      	str	r4, [r7, #72]	; 0x48
 8002df0:	414b      	adcs	r3, r1
 8002df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f04f 0100 	mov.w	r1, #0
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	008b      	lsls	r3, r1, #2
 8002e08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e0c:	0082      	lsls	r2, r0, #2
 8002e0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002e12:	f7fd fa2d 	bl	8000270 <__aeabi_uldivmod>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e20:	095b      	lsrs	r3, r3, #5
 8002e22:	2164      	movs	r1, #100	; 0x64
 8002e24:	fb01 f303 	mul.w	r3, r1, r3
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	3332      	adds	r3, #50	; 0x32
 8002e2e:	4a2a      	ldr	r2, [pc, #168]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e30:	fba2 2303 	umull	r2, r3, r2, r3
 8002e34:	095b      	lsrs	r3, r3, #5
 8002e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e3a:	441e      	add	r6, r3
 8002e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f04f 0100 	mov.w	r1, #0
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	1894      	adds	r4, r2, r2
 8002e4a:	603c      	str	r4, [r7, #0]
 8002e4c:	415b      	adcs	r3, r3
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e54:	1812      	adds	r2, r2, r0
 8002e56:	eb41 0303 	adc.w	r3, r1, r3
 8002e5a:	f04f 0400 	mov.w	r4, #0
 8002e5e:	f04f 0500 	mov.w	r5, #0
 8002e62:	00dd      	lsls	r5, r3, #3
 8002e64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e68:	00d4      	lsls	r4, r2, #3
 8002e6a:	4622      	mov	r2, r4
 8002e6c:	462b      	mov	r3, r5
 8002e6e:	eb12 0a00 	adds.w	sl, r2, r0
 8002e72:	eb43 0b01 	adc.w	fp, r3, r1
 8002e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f04f 0100 	mov.w	r1, #0
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	008b      	lsls	r3, r1, #2
 8002e8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e8e:	0082      	lsls	r2, r0, #2
 8002e90:	4650      	mov	r0, sl
 8002e92:	4659      	mov	r1, fp
 8002e94:	f7fd f9ec 	bl	8000270 <__aeabi_uldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4b0e      	ldr	r3, [pc, #56]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	2164      	movs	r1, #100	; 0x64
 8002ea6:	fb01 f303 	mul.w	r3, r1, r3
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	3332      	adds	r3, #50	; 0x32
 8002eb0:	4a09      	ldr	r2, [pc, #36]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb6:	095b      	lsrs	r3, r3, #5
 8002eb8:	f003 020f 	and.w	r2, r3, #15
 8002ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4432      	add	r2, r6
 8002ec2:	609a      	str	r2, [r3, #8]
}
 8002ec4:	bf00      	nop
 8002ec6:	377c      	adds	r7, #124	; 0x7c
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ece:	bf00      	nop
 8002ed0:	40011000 	.word	0x40011000
 8002ed4:	40011400 	.word	0x40011400
 8002ed8:	51eb851f 	.word	0x51eb851f

08002edc <__errno>:
 8002edc:	4b01      	ldr	r3, [pc, #4]	; (8002ee4 <__errno+0x8>)
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	2000000c 	.word	0x2000000c

08002ee8 <__libc_init_array>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	4d0d      	ldr	r5, [pc, #52]	; (8002f20 <__libc_init_array+0x38>)
 8002eec:	4c0d      	ldr	r4, [pc, #52]	; (8002f24 <__libc_init_array+0x3c>)
 8002eee:	1b64      	subs	r4, r4, r5
 8002ef0:	10a4      	asrs	r4, r4, #2
 8002ef2:	2600      	movs	r6, #0
 8002ef4:	42a6      	cmp	r6, r4
 8002ef6:	d109      	bne.n	8002f0c <__libc_init_array+0x24>
 8002ef8:	4d0b      	ldr	r5, [pc, #44]	; (8002f28 <__libc_init_array+0x40>)
 8002efa:	4c0c      	ldr	r4, [pc, #48]	; (8002f2c <__libc_init_array+0x44>)
 8002efc:	f000 ff76 	bl	8003dec <_init>
 8002f00:	1b64      	subs	r4, r4, r5
 8002f02:	10a4      	asrs	r4, r4, #2
 8002f04:	2600      	movs	r6, #0
 8002f06:	42a6      	cmp	r6, r4
 8002f08:	d105      	bne.n	8002f16 <__libc_init_array+0x2e>
 8002f0a:	bd70      	pop	{r4, r5, r6, pc}
 8002f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f10:	4798      	blx	r3
 8002f12:	3601      	adds	r6, #1
 8002f14:	e7ee      	b.n	8002ef4 <__libc_init_array+0xc>
 8002f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f1a:	4798      	blx	r3
 8002f1c:	3601      	adds	r6, #1
 8002f1e:	e7f2      	b.n	8002f06 <__libc_init_array+0x1e>
 8002f20:	080040dc 	.word	0x080040dc
 8002f24:	080040dc 	.word	0x080040dc
 8002f28:	080040dc 	.word	0x080040dc
 8002f2c:	080040e0 	.word	0x080040e0

08002f30 <memset>:
 8002f30:	4402      	add	r2, r0
 8002f32:	4603      	mov	r3, r0
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d100      	bne.n	8002f3a <memset+0xa>
 8002f38:	4770      	bx	lr
 8002f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f3e:	e7f9      	b.n	8002f34 <memset+0x4>

08002f40 <iprintf>:
 8002f40:	b40f      	push	{r0, r1, r2, r3}
 8002f42:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <iprintf+0x2c>)
 8002f44:	b513      	push	{r0, r1, r4, lr}
 8002f46:	681c      	ldr	r4, [r3, #0]
 8002f48:	b124      	cbz	r4, 8002f54 <iprintf+0x14>
 8002f4a:	69a3      	ldr	r3, [r4, #24]
 8002f4c:	b913      	cbnz	r3, 8002f54 <iprintf+0x14>
 8002f4e:	4620      	mov	r0, r4
 8002f50:	f000 f866 	bl	8003020 <__sinit>
 8002f54:	ab05      	add	r3, sp, #20
 8002f56:	9a04      	ldr	r2, [sp, #16]
 8002f58:	68a1      	ldr	r1, [r4, #8]
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	4620      	mov	r0, r4
 8002f5e:	f000 f983 	bl	8003268 <_vfiprintf_r>
 8002f62:	b002      	add	sp, #8
 8002f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f68:	b004      	add	sp, #16
 8002f6a:	4770      	bx	lr
 8002f6c:	2000000c 	.word	0x2000000c

08002f70 <std>:
 8002f70:	2300      	movs	r3, #0
 8002f72:	b510      	push	{r4, lr}
 8002f74:	4604      	mov	r4, r0
 8002f76:	e9c0 3300 	strd	r3, r3, [r0]
 8002f7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f7e:	6083      	str	r3, [r0, #8]
 8002f80:	8181      	strh	r1, [r0, #12]
 8002f82:	6643      	str	r3, [r0, #100]	; 0x64
 8002f84:	81c2      	strh	r2, [r0, #14]
 8002f86:	6183      	str	r3, [r0, #24]
 8002f88:	4619      	mov	r1, r3
 8002f8a:	2208      	movs	r2, #8
 8002f8c:	305c      	adds	r0, #92	; 0x5c
 8002f8e:	f7ff ffcf 	bl	8002f30 <memset>
 8002f92:	4b05      	ldr	r3, [pc, #20]	; (8002fa8 <std+0x38>)
 8002f94:	6263      	str	r3, [r4, #36]	; 0x24
 8002f96:	4b05      	ldr	r3, [pc, #20]	; (8002fac <std+0x3c>)
 8002f98:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f9a:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <std+0x40>)
 8002f9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002f9e:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <std+0x44>)
 8002fa0:	6224      	str	r4, [r4, #32]
 8002fa2:	6323      	str	r3, [r4, #48]	; 0x30
 8002fa4:	bd10      	pop	{r4, pc}
 8002fa6:	bf00      	nop
 8002fa8:	08003811 	.word	0x08003811
 8002fac:	08003833 	.word	0x08003833
 8002fb0:	0800386b 	.word	0x0800386b
 8002fb4:	0800388f 	.word	0x0800388f

08002fb8 <_cleanup_r>:
 8002fb8:	4901      	ldr	r1, [pc, #4]	; (8002fc0 <_cleanup_r+0x8>)
 8002fba:	f000 b8af 	b.w	800311c <_fwalk_reent>
 8002fbe:	bf00      	nop
 8002fc0:	08003b69 	.word	0x08003b69

08002fc4 <__sfmoreglue>:
 8002fc4:	b570      	push	{r4, r5, r6, lr}
 8002fc6:	1e4a      	subs	r2, r1, #1
 8002fc8:	2568      	movs	r5, #104	; 0x68
 8002fca:	4355      	muls	r5, r2
 8002fcc:	460e      	mov	r6, r1
 8002fce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002fd2:	f000 f8c5 	bl	8003160 <_malloc_r>
 8002fd6:	4604      	mov	r4, r0
 8002fd8:	b140      	cbz	r0, 8002fec <__sfmoreglue+0x28>
 8002fda:	2100      	movs	r1, #0
 8002fdc:	e9c0 1600 	strd	r1, r6, [r0]
 8002fe0:	300c      	adds	r0, #12
 8002fe2:	60a0      	str	r0, [r4, #8]
 8002fe4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002fe8:	f7ff ffa2 	bl	8002f30 <memset>
 8002fec:	4620      	mov	r0, r4
 8002fee:	bd70      	pop	{r4, r5, r6, pc}

08002ff0 <__sfp_lock_acquire>:
 8002ff0:	4801      	ldr	r0, [pc, #4]	; (8002ff8 <__sfp_lock_acquire+0x8>)
 8002ff2:	f000 b8b3 	b.w	800315c <__retarget_lock_acquire_recursive>
 8002ff6:	bf00      	nop
 8002ff8:	20000134 	.word	0x20000134

08002ffc <__sfp_lock_release>:
 8002ffc:	4801      	ldr	r0, [pc, #4]	; (8003004 <__sfp_lock_release+0x8>)
 8002ffe:	f000 b8ae 	b.w	800315e <__retarget_lock_release_recursive>
 8003002:	bf00      	nop
 8003004:	20000134 	.word	0x20000134

08003008 <__sinit_lock_acquire>:
 8003008:	4801      	ldr	r0, [pc, #4]	; (8003010 <__sinit_lock_acquire+0x8>)
 800300a:	f000 b8a7 	b.w	800315c <__retarget_lock_acquire_recursive>
 800300e:	bf00      	nop
 8003010:	2000012f 	.word	0x2000012f

08003014 <__sinit_lock_release>:
 8003014:	4801      	ldr	r0, [pc, #4]	; (800301c <__sinit_lock_release+0x8>)
 8003016:	f000 b8a2 	b.w	800315e <__retarget_lock_release_recursive>
 800301a:	bf00      	nop
 800301c:	2000012f 	.word	0x2000012f

08003020 <__sinit>:
 8003020:	b510      	push	{r4, lr}
 8003022:	4604      	mov	r4, r0
 8003024:	f7ff fff0 	bl	8003008 <__sinit_lock_acquire>
 8003028:	69a3      	ldr	r3, [r4, #24]
 800302a:	b11b      	cbz	r3, 8003034 <__sinit+0x14>
 800302c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003030:	f7ff bff0 	b.w	8003014 <__sinit_lock_release>
 8003034:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003038:	6523      	str	r3, [r4, #80]	; 0x50
 800303a:	4b13      	ldr	r3, [pc, #76]	; (8003088 <__sinit+0x68>)
 800303c:	4a13      	ldr	r2, [pc, #76]	; (800308c <__sinit+0x6c>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	62a2      	str	r2, [r4, #40]	; 0x28
 8003042:	42a3      	cmp	r3, r4
 8003044:	bf04      	itt	eq
 8003046:	2301      	moveq	r3, #1
 8003048:	61a3      	streq	r3, [r4, #24]
 800304a:	4620      	mov	r0, r4
 800304c:	f000 f820 	bl	8003090 <__sfp>
 8003050:	6060      	str	r0, [r4, #4]
 8003052:	4620      	mov	r0, r4
 8003054:	f000 f81c 	bl	8003090 <__sfp>
 8003058:	60a0      	str	r0, [r4, #8]
 800305a:	4620      	mov	r0, r4
 800305c:	f000 f818 	bl	8003090 <__sfp>
 8003060:	2200      	movs	r2, #0
 8003062:	60e0      	str	r0, [r4, #12]
 8003064:	2104      	movs	r1, #4
 8003066:	6860      	ldr	r0, [r4, #4]
 8003068:	f7ff ff82 	bl	8002f70 <std>
 800306c:	68a0      	ldr	r0, [r4, #8]
 800306e:	2201      	movs	r2, #1
 8003070:	2109      	movs	r1, #9
 8003072:	f7ff ff7d 	bl	8002f70 <std>
 8003076:	68e0      	ldr	r0, [r4, #12]
 8003078:	2202      	movs	r2, #2
 800307a:	2112      	movs	r1, #18
 800307c:	f7ff ff78 	bl	8002f70 <std>
 8003080:	2301      	movs	r3, #1
 8003082:	61a3      	str	r3, [r4, #24]
 8003084:	e7d2      	b.n	800302c <__sinit+0xc>
 8003086:	bf00      	nop
 8003088:	0800403c 	.word	0x0800403c
 800308c:	08002fb9 	.word	0x08002fb9

08003090 <__sfp>:
 8003090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003092:	4607      	mov	r7, r0
 8003094:	f7ff ffac 	bl	8002ff0 <__sfp_lock_acquire>
 8003098:	4b1e      	ldr	r3, [pc, #120]	; (8003114 <__sfp+0x84>)
 800309a:	681e      	ldr	r6, [r3, #0]
 800309c:	69b3      	ldr	r3, [r6, #24]
 800309e:	b913      	cbnz	r3, 80030a6 <__sfp+0x16>
 80030a0:	4630      	mov	r0, r6
 80030a2:	f7ff ffbd 	bl	8003020 <__sinit>
 80030a6:	3648      	adds	r6, #72	; 0x48
 80030a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80030ac:	3b01      	subs	r3, #1
 80030ae:	d503      	bpl.n	80030b8 <__sfp+0x28>
 80030b0:	6833      	ldr	r3, [r6, #0]
 80030b2:	b30b      	cbz	r3, 80030f8 <__sfp+0x68>
 80030b4:	6836      	ldr	r6, [r6, #0]
 80030b6:	e7f7      	b.n	80030a8 <__sfp+0x18>
 80030b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80030bc:	b9d5      	cbnz	r5, 80030f4 <__sfp+0x64>
 80030be:	4b16      	ldr	r3, [pc, #88]	; (8003118 <__sfp+0x88>)
 80030c0:	60e3      	str	r3, [r4, #12]
 80030c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80030c6:	6665      	str	r5, [r4, #100]	; 0x64
 80030c8:	f000 f847 	bl	800315a <__retarget_lock_init_recursive>
 80030cc:	f7ff ff96 	bl	8002ffc <__sfp_lock_release>
 80030d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80030d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80030d8:	6025      	str	r5, [r4, #0]
 80030da:	61a5      	str	r5, [r4, #24]
 80030dc:	2208      	movs	r2, #8
 80030de:	4629      	mov	r1, r5
 80030e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80030e4:	f7ff ff24 	bl	8002f30 <memset>
 80030e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80030ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80030f0:	4620      	mov	r0, r4
 80030f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030f4:	3468      	adds	r4, #104	; 0x68
 80030f6:	e7d9      	b.n	80030ac <__sfp+0x1c>
 80030f8:	2104      	movs	r1, #4
 80030fa:	4638      	mov	r0, r7
 80030fc:	f7ff ff62 	bl	8002fc4 <__sfmoreglue>
 8003100:	4604      	mov	r4, r0
 8003102:	6030      	str	r0, [r6, #0]
 8003104:	2800      	cmp	r0, #0
 8003106:	d1d5      	bne.n	80030b4 <__sfp+0x24>
 8003108:	f7ff ff78 	bl	8002ffc <__sfp_lock_release>
 800310c:	230c      	movs	r3, #12
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	e7ee      	b.n	80030f0 <__sfp+0x60>
 8003112:	bf00      	nop
 8003114:	0800403c 	.word	0x0800403c
 8003118:	ffff0001 	.word	0xffff0001

0800311c <_fwalk_reent>:
 800311c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003120:	4606      	mov	r6, r0
 8003122:	4688      	mov	r8, r1
 8003124:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003128:	2700      	movs	r7, #0
 800312a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800312e:	f1b9 0901 	subs.w	r9, r9, #1
 8003132:	d505      	bpl.n	8003140 <_fwalk_reent+0x24>
 8003134:	6824      	ldr	r4, [r4, #0]
 8003136:	2c00      	cmp	r4, #0
 8003138:	d1f7      	bne.n	800312a <_fwalk_reent+0xe>
 800313a:	4638      	mov	r0, r7
 800313c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003140:	89ab      	ldrh	r3, [r5, #12]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d907      	bls.n	8003156 <_fwalk_reent+0x3a>
 8003146:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800314a:	3301      	adds	r3, #1
 800314c:	d003      	beq.n	8003156 <_fwalk_reent+0x3a>
 800314e:	4629      	mov	r1, r5
 8003150:	4630      	mov	r0, r6
 8003152:	47c0      	blx	r8
 8003154:	4307      	orrs	r7, r0
 8003156:	3568      	adds	r5, #104	; 0x68
 8003158:	e7e9      	b.n	800312e <_fwalk_reent+0x12>

0800315a <__retarget_lock_init_recursive>:
 800315a:	4770      	bx	lr

0800315c <__retarget_lock_acquire_recursive>:
 800315c:	4770      	bx	lr

0800315e <__retarget_lock_release_recursive>:
 800315e:	4770      	bx	lr

08003160 <_malloc_r>:
 8003160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003162:	1ccd      	adds	r5, r1, #3
 8003164:	f025 0503 	bic.w	r5, r5, #3
 8003168:	3508      	adds	r5, #8
 800316a:	2d0c      	cmp	r5, #12
 800316c:	bf38      	it	cc
 800316e:	250c      	movcc	r5, #12
 8003170:	2d00      	cmp	r5, #0
 8003172:	4606      	mov	r6, r0
 8003174:	db01      	blt.n	800317a <_malloc_r+0x1a>
 8003176:	42a9      	cmp	r1, r5
 8003178:	d903      	bls.n	8003182 <_malloc_r+0x22>
 800317a:	230c      	movs	r3, #12
 800317c:	6033      	str	r3, [r6, #0]
 800317e:	2000      	movs	r0, #0
 8003180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003182:	f000 fda3 	bl	8003ccc <__malloc_lock>
 8003186:	4921      	ldr	r1, [pc, #132]	; (800320c <_malloc_r+0xac>)
 8003188:	680a      	ldr	r2, [r1, #0]
 800318a:	4614      	mov	r4, r2
 800318c:	b99c      	cbnz	r4, 80031b6 <_malloc_r+0x56>
 800318e:	4f20      	ldr	r7, [pc, #128]	; (8003210 <_malloc_r+0xb0>)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	b923      	cbnz	r3, 800319e <_malloc_r+0x3e>
 8003194:	4621      	mov	r1, r4
 8003196:	4630      	mov	r0, r6
 8003198:	f000 fb2a 	bl	80037f0 <_sbrk_r>
 800319c:	6038      	str	r0, [r7, #0]
 800319e:	4629      	mov	r1, r5
 80031a0:	4630      	mov	r0, r6
 80031a2:	f000 fb25 	bl	80037f0 <_sbrk_r>
 80031a6:	1c43      	adds	r3, r0, #1
 80031a8:	d123      	bne.n	80031f2 <_malloc_r+0x92>
 80031aa:	230c      	movs	r3, #12
 80031ac:	6033      	str	r3, [r6, #0]
 80031ae:	4630      	mov	r0, r6
 80031b0:	f000 fd92 	bl	8003cd8 <__malloc_unlock>
 80031b4:	e7e3      	b.n	800317e <_malloc_r+0x1e>
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	1b5b      	subs	r3, r3, r5
 80031ba:	d417      	bmi.n	80031ec <_malloc_r+0x8c>
 80031bc:	2b0b      	cmp	r3, #11
 80031be:	d903      	bls.n	80031c8 <_malloc_r+0x68>
 80031c0:	6023      	str	r3, [r4, #0]
 80031c2:	441c      	add	r4, r3
 80031c4:	6025      	str	r5, [r4, #0]
 80031c6:	e004      	b.n	80031d2 <_malloc_r+0x72>
 80031c8:	6863      	ldr	r3, [r4, #4]
 80031ca:	42a2      	cmp	r2, r4
 80031cc:	bf0c      	ite	eq
 80031ce:	600b      	streq	r3, [r1, #0]
 80031d0:	6053      	strne	r3, [r2, #4]
 80031d2:	4630      	mov	r0, r6
 80031d4:	f000 fd80 	bl	8003cd8 <__malloc_unlock>
 80031d8:	f104 000b 	add.w	r0, r4, #11
 80031dc:	1d23      	adds	r3, r4, #4
 80031de:	f020 0007 	bic.w	r0, r0, #7
 80031e2:	1ac2      	subs	r2, r0, r3
 80031e4:	d0cc      	beq.n	8003180 <_malloc_r+0x20>
 80031e6:	1a1b      	subs	r3, r3, r0
 80031e8:	50a3      	str	r3, [r4, r2]
 80031ea:	e7c9      	b.n	8003180 <_malloc_r+0x20>
 80031ec:	4622      	mov	r2, r4
 80031ee:	6864      	ldr	r4, [r4, #4]
 80031f0:	e7cc      	b.n	800318c <_malloc_r+0x2c>
 80031f2:	1cc4      	adds	r4, r0, #3
 80031f4:	f024 0403 	bic.w	r4, r4, #3
 80031f8:	42a0      	cmp	r0, r4
 80031fa:	d0e3      	beq.n	80031c4 <_malloc_r+0x64>
 80031fc:	1a21      	subs	r1, r4, r0
 80031fe:	4630      	mov	r0, r6
 8003200:	f000 faf6 	bl	80037f0 <_sbrk_r>
 8003204:	3001      	adds	r0, #1
 8003206:	d1dd      	bne.n	80031c4 <_malloc_r+0x64>
 8003208:	e7cf      	b.n	80031aa <_malloc_r+0x4a>
 800320a:	bf00      	nop
 800320c:	20000094 	.word	0x20000094
 8003210:	20000098 	.word	0x20000098

08003214 <__sfputc_r>:
 8003214:	6893      	ldr	r3, [r2, #8]
 8003216:	3b01      	subs	r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	b410      	push	{r4}
 800321c:	6093      	str	r3, [r2, #8]
 800321e:	da08      	bge.n	8003232 <__sfputc_r+0x1e>
 8003220:	6994      	ldr	r4, [r2, #24]
 8003222:	42a3      	cmp	r3, r4
 8003224:	db01      	blt.n	800322a <__sfputc_r+0x16>
 8003226:	290a      	cmp	r1, #10
 8003228:	d103      	bne.n	8003232 <__sfputc_r+0x1e>
 800322a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800322e:	f000 bb33 	b.w	8003898 <__swbuf_r>
 8003232:	6813      	ldr	r3, [r2, #0]
 8003234:	1c58      	adds	r0, r3, #1
 8003236:	6010      	str	r0, [r2, #0]
 8003238:	7019      	strb	r1, [r3, #0]
 800323a:	4608      	mov	r0, r1
 800323c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003240:	4770      	bx	lr

08003242 <__sfputs_r>:
 8003242:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003244:	4606      	mov	r6, r0
 8003246:	460f      	mov	r7, r1
 8003248:	4614      	mov	r4, r2
 800324a:	18d5      	adds	r5, r2, r3
 800324c:	42ac      	cmp	r4, r5
 800324e:	d101      	bne.n	8003254 <__sfputs_r+0x12>
 8003250:	2000      	movs	r0, #0
 8003252:	e007      	b.n	8003264 <__sfputs_r+0x22>
 8003254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003258:	463a      	mov	r2, r7
 800325a:	4630      	mov	r0, r6
 800325c:	f7ff ffda 	bl	8003214 <__sfputc_r>
 8003260:	1c43      	adds	r3, r0, #1
 8003262:	d1f3      	bne.n	800324c <__sfputs_r+0xa>
 8003264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003268 <_vfiprintf_r>:
 8003268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800326c:	460d      	mov	r5, r1
 800326e:	b09d      	sub	sp, #116	; 0x74
 8003270:	4614      	mov	r4, r2
 8003272:	4698      	mov	r8, r3
 8003274:	4606      	mov	r6, r0
 8003276:	b118      	cbz	r0, 8003280 <_vfiprintf_r+0x18>
 8003278:	6983      	ldr	r3, [r0, #24]
 800327a:	b90b      	cbnz	r3, 8003280 <_vfiprintf_r+0x18>
 800327c:	f7ff fed0 	bl	8003020 <__sinit>
 8003280:	4b89      	ldr	r3, [pc, #548]	; (80034a8 <_vfiprintf_r+0x240>)
 8003282:	429d      	cmp	r5, r3
 8003284:	d11b      	bne.n	80032be <_vfiprintf_r+0x56>
 8003286:	6875      	ldr	r5, [r6, #4]
 8003288:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800328a:	07d9      	lsls	r1, r3, #31
 800328c:	d405      	bmi.n	800329a <_vfiprintf_r+0x32>
 800328e:	89ab      	ldrh	r3, [r5, #12]
 8003290:	059a      	lsls	r2, r3, #22
 8003292:	d402      	bmi.n	800329a <_vfiprintf_r+0x32>
 8003294:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003296:	f7ff ff61 	bl	800315c <__retarget_lock_acquire_recursive>
 800329a:	89ab      	ldrh	r3, [r5, #12]
 800329c:	071b      	lsls	r3, r3, #28
 800329e:	d501      	bpl.n	80032a4 <_vfiprintf_r+0x3c>
 80032a0:	692b      	ldr	r3, [r5, #16]
 80032a2:	b9eb      	cbnz	r3, 80032e0 <_vfiprintf_r+0x78>
 80032a4:	4629      	mov	r1, r5
 80032a6:	4630      	mov	r0, r6
 80032a8:	f000 fb5a 	bl	8003960 <__swsetup_r>
 80032ac:	b1c0      	cbz	r0, 80032e0 <_vfiprintf_r+0x78>
 80032ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032b0:	07dc      	lsls	r4, r3, #31
 80032b2:	d50e      	bpl.n	80032d2 <_vfiprintf_r+0x6a>
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032b8:	b01d      	add	sp, #116	; 0x74
 80032ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032be:	4b7b      	ldr	r3, [pc, #492]	; (80034ac <_vfiprintf_r+0x244>)
 80032c0:	429d      	cmp	r5, r3
 80032c2:	d101      	bne.n	80032c8 <_vfiprintf_r+0x60>
 80032c4:	68b5      	ldr	r5, [r6, #8]
 80032c6:	e7df      	b.n	8003288 <_vfiprintf_r+0x20>
 80032c8:	4b79      	ldr	r3, [pc, #484]	; (80034b0 <_vfiprintf_r+0x248>)
 80032ca:	429d      	cmp	r5, r3
 80032cc:	bf08      	it	eq
 80032ce:	68f5      	ldreq	r5, [r6, #12]
 80032d0:	e7da      	b.n	8003288 <_vfiprintf_r+0x20>
 80032d2:	89ab      	ldrh	r3, [r5, #12]
 80032d4:	0598      	lsls	r0, r3, #22
 80032d6:	d4ed      	bmi.n	80032b4 <_vfiprintf_r+0x4c>
 80032d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032da:	f7ff ff40 	bl	800315e <__retarget_lock_release_recursive>
 80032de:	e7e9      	b.n	80032b4 <_vfiprintf_r+0x4c>
 80032e0:	2300      	movs	r3, #0
 80032e2:	9309      	str	r3, [sp, #36]	; 0x24
 80032e4:	2320      	movs	r3, #32
 80032e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80032ee:	2330      	movs	r3, #48	; 0x30
 80032f0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80034b4 <_vfiprintf_r+0x24c>
 80032f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032f8:	f04f 0901 	mov.w	r9, #1
 80032fc:	4623      	mov	r3, r4
 80032fe:	469a      	mov	sl, r3
 8003300:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003304:	b10a      	cbz	r2, 800330a <_vfiprintf_r+0xa2>
 8003306:	2a25      	cmp	r2, #37	; 0x25
 8003308:	d1f9      	bne.n	80032fe <_vfiprintf_r+0x96>
 800330a:	ebba 0b04 	subs.w	fp, sl, r4
 800330e:	d00b      	beq.n	8003328 <_vfiprintf_r+0xc0>
 8003310:	465b      	mov	r3, fp
 8003312:	4622      	mov	r2, r4
 8003314:	4629      	mov	r1, r5
 8003316:	4630      	mov	r0, r6
 8003318:	f7ff ff93 	bl	8003242 <__sfputs_r>
 800331c:	3001      	adds	r0, #1
 800331e:	f000 80aa 	beq.w	8003476 <_vfiprintf_r+0x20e>
 8003322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003324:	445a      	add	r2, fp
 8003326:	9209      	str	r2, [sp, #36]	; 0x24
 8003328:	f89a 3000 	ldrb.w	r3, [sl]
 800332c:	2b00      	cmp	r3, #0
 800332e:	f000 80a2 	beq.w	8003476 <_vfiprintf_r+0x20e>
 8003332:	2300      	movs	r3, #0
 8003334:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800333c:	f10a 0a01 	add.w	sl, sl, #1
 8003340:	9304      	str	r3, [sp, #16]
 8003342:	9307      	str	r3, [sp, #28]
 8003344:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003348:	931a      	str	r3, [sp, #104]	; 0x68
 800334a:	4654      	mov	r4, sl
 800334c:	2205      	movs	r2, #5
 800334e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003352:	4858      	ldr	r0, [pc, #352]	; (80034b4 <_vfiprintf_r+0x24c>)
 8003354:	f7fc ff3c 	bl	80001d0 <memchr>
 8003358:	9a04      	ldr	r2, [sp, #16]
 800335a:	b9d8      	cbnz	r0, 8003394 <_vfiprintf_r+0x12c>
 800335c:	06d1      	lsls	r1, r2, #27
 800335e:	bf44      	itt	mi
 8003360:	2320      	movmi	r3, #32
 8003362:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003366:	0713      	lsls	r3, r2, #28
 8003368:	bf44      	itt	mi
 800336a:	232b      	movmi	r3, #43	; 0x2b
 800336c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003370:	f89a 3000 	ldrb.w	r3, [sl]
 8003374:	2b2a      	cmp	r3, #42	; 0x2a
 8003376:	d015      	beq.n	80033a4 <_vfiprintf_r+0x13c>
 8003378:	9a07      	ldr	r2, [sp, #28]
 800337a:	4654      	mov	r4, sl
 800337c:	2000      	movs	r0, #0
 800337e:	f04f 0c0a 	mov.w	ip, #10
 8003382:	4621      	mov	r1, r4
 8003384:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003388:	3b30      	subs	r3, #48	; 0x30
 800338a:	2b09      	cmp	r3, #9
 800338c:	d94e      	bls.n	800342c <_vfiprintf_r+0x1c4>
 800338e:	b1b0      	cbz	r0, 80033be <_vfiprintf_r+0x156>
 8003390:	9207      	str	r2, [sp, #28]
 8003392:	e014      	b.n	80033be <_vfiprintf_r+0x156>
 8003394:	eba0 0308 	sub.w	r3, r0, r8
 8003398:	fa09 f303 	lsl.w	r3, r9, r3
 800339c:	4313      	orrs	r3, r2
 800339e:	9304      	str	r3, [sp, #16]
 80033a0:	46a2      	mov	sl, r4
 80033a2:	e7d2      	b.n	800334a <_vfiprintf_r+0xe2>
 80033a4:	9b03      	ldr	r3, [sp, #12]
 80033a6:	1d19      	adds	r1, r3, #4
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	9103      	str	r1, [sp, #12]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	bfbb      	ittet	lt
 80033b0:	425b      	neglt	r3, r3
 80033b2:	f042 0202 	orrlt.w	r2, r2, #2
 80033b6:	9307      	strge	r3, [sp, #28]
 80033b8:	9307      	strlt	r3, [sp, #28]
 80033ba:	bfb8      	it	lt
 80033bc:	9204      	strlt	r2, [sp, #16]
 80033be:	7823      	ldrb	r3, [r4, #0]
 80033c0:	2b2e      	cmp	r3, #46	; 0x2e
 80033c2:	d10c      	bne.n	80033de <_vfiprintf_r+0x176>
 80033c4:	7863      	ldrb	r3, [r4, #1]
 80033c6:	2b2a      	cmp	r3, #42	; 0x2a
 80033c8:	d135      	bne.n	8003436 <_vfiprintf_r+0x1ce>
 80033ca:	9b03      	ldr	r3, [sp, #12]
 80033cc:	1d1a      	adds	r2, r3, #4
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	9203      	str	r2, [sp, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bfb8      	it	lt
 80033d6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80033da:	3402      	adds	r4, #2
 80033dc:	9305      	str	r3, [sp, #20]
 80033de:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80034c4 <_vfiprintf_r+0x25c>
 80033e2:	7821      	ldrb	r1, [r4, #0]
 80033e4:	2203      	movs	r2, #3
 80033e6:	4650      	mov	r0, sl
 80033e8:	f7fc fef2 	bl	80001d0 <memchr>
 80033ec:	b140      	cbz	r0, 8003400 <_vfiprintf_r+0x198>
 80033ee:	2340      	movs	r3, #64	; 0x40
 80033f0:	eba0 000a 	sub.w	r0, r0, sl
 80033f4:	fa03 f000 	lsl.w	r0, r3, r0
 80033f8:	9b04      	ldr	r3, [sp, #16]
 80033fa:	4303      	orrs	r3, r0
 80033fc:	3401      	adds	r4, #1
 80033fe:	9304      	str	r3, [sp, #16]
 8003400:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003404:	482c      	ldr	r0, [pc, #176]	; (80034b8 <_vfiprintf_r+0x250>)
 8003406:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800340a:	2206      	movs	r2, #6
 800340c:	f7fc fee0 	bl	80001d0 <memchr>
 8003410:	2800      	cmp	r0, #0
 8003412:	d03f      	beq.n	8003494 <_vfiprintf_r+0x22c>
 8003414:	4b29      	ldr	r3, [pc, #164]	; (80034bc <_vfiprintf_r+0x254>)
 8003416:	bb1b      	cbnz	r3, 8003460 <_vfiprintf_r+0x1f8>
 8003418:	9b03      	ldr	r3, [sp, #12]
 800341a:	3307      	adds	r3, #7
 800341c:	f023 0307 	bic.w	r3, r3, #7
 8003420:	3308      	adds	r3, #8
 8003422:	9303      	str	r3, [sp, #12]
 8003424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003426:	443b      	add	r3, r7
 8003428:	9309      	str	r3, [sp, #36]	; 0x24
 800342a:	e767      	b.n	80032fc <_vfiprintf_r+0x94>
 800342c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003430:	460c      	mov	r4, r1
 8003432:	2001      	movs	r0, #1
 8003434:	e7a5      	b.n	8003382 <_vfiprintf_r+0x11a>
 8003436:	2300      	movs	r3, #0
 8003438:	3401      	adds	r4, #1
 800343a:	9305      	str	r3, [sp, #20]
 800343c:	4619      	mov	r1, r3
 800343e:	f04f 0c0a 	mov.w	ip, #10
 8003442:	4620      	mov	r0, r4
 8003444:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003448:	3a30      	subs	r2, #48	; 0x30
 800344a:	2a09      	cmp	r2, #9
 800344c:	d903      	bls.n	8003456 <_vfiprintf_r+0x1ee>
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0c5      	beq.n	80033de <_vfiprintf_r+0x176>
 8003452:	9105      	str	r1, [sp, #20]
 8003454:	e7c3      	b.n	80033de <_vfiprintf_r+0x176>
 8003456:	fb0c 2101 	mla	r1, ip, r1, r2
 800345a:	4604      	mov	r4, r0
 800345c:	2301      	movs	r3, #1
 800345e:	e7f0      	b.n	8003442 <_vfiprintf_r+0x1da>
 8003460:	ab03      	add	r3, sp, #12
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	462a      	mov	r2, r5
 8003466:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <_vfiprintf_r+0x258>)
 8003468:	a904      	add	r1, sp, #16
 800346a:	4630      	mov	r0, r6
 800346c:	f3af 8000 	nop.w
 8003470:	4607      	mov	r7, r0
 8003472:	1c78      	adds	r0, r7, #1
 8003474:	d1d6      	bne.n	8003424 <_vfiprintf_r+0x1bc>
 8003476:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003478:	07d9      	lsls	r1, r3, #31
 800347a:	d405      	bmi.n	8003488 <_vfiprintf_r+0x220>
 800347c:	89ab      	ldrh	r3, [r5, #12]
 800347e:	059a      	lsls	r2, r3, #22
 8003480:	d402      	bmi.n	8003488 <_vfiprintf_r+0x220>
 8003482:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003484:	f7ff fe6b 	bl	800315e <__retarget_lock_release_recursive>
 8003488:	89ab      	ldrh	r3, [r5, #12]
 800348a:	065b      	lsls	r3, r3, #25
 800348c:	f53f af12 	bmi.w	80032b4 <_vfiprintf_r+0x4c>
 8003490:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003492:	e711      	b.n	80032b8 <_vfiprintf_r+0x50>
 8003494:	ab03      	add	r3, sp, #12
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	462a      	mov	r2, r5
 800349a:	4b09      	ldr	r3, [pc, #36]	; (80034c0 <_vfiprintf_r+0x258>)
 800349c:	a904      	add	r1, sp, #16
 800349e:	4630      	mov	r0, r6
 80034a0:	f000 f880 	bl	80035a4 <_printf_i>
 80034a4:	e7e4      	b.n	8003470 <_vfiprintf_r+0x208>
 80034a6:	bf00      	nop
 80034a8:	08004060 	.word	0x08004060
 80034ac:	08004080 	.word	0x08004080
 80034b0:	08004040 	.word	0x08004040
 80034b4:	080040a0 	.word	0x080040a0
 80034b8:	080040aa 	.word	0x080040aa
 80034bc:	00000000 	.word	0x00000000
 80034c0:	08003243 	.word	0x08003243
 80034c4:	080040a6 	.word	0x080040a6

080034c8 <_printf_common>:
 80034c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034cc:	4616      	mov	r6, r2
 80034ce:	4699      	mov	r9, r3
 80034d0:	688a      	ldr	r2, [r1, #8]
 80034d2:	690b      	ldr	r3, [r1, #16]
 80034d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d8:	4293      	cmp	r3, r2
 80034da:	bfb8      	it	lt
 80034dc:	4613      	movlt	r3, r2
 80034de:	6033      	str	r3, [r6, #0]
 80034e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034e4:	4607      	mov	r7, r0
 80034e6:	460c      	mov	r4, r1
 80034e8:	b10a      	cbz	r2, 80034ee <_printf_common+0x26>
 80034ea:	3301      	adds	r3, #1
 80034ec:	6033      	str	r3, [r6, #0]
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	0699      	lsls	r1, r3, #26
 80034f2:	bf42      	ittt	mi
 80034f4:	6833      	ldrmi	r3, [r6, #0]
 80034f6:	3302      	addmi	r3, #2
 80034f8:	6033      	strmi	r3, [r6, #0]
 80034fa:	6825      	ldr	r5, [r4, #0]
 80034fc:	f015 0506 	ands.w	r5, r5, #6
 8003500:	d106      	bne.n	8003510 <_printf_common+0x48>
 8003502:	f104 0a19 	add.w	sl, r4, #25
 8003506:	68e3      	ldr	r3, [r4, #12]
 8003508:	6832      	ldr	r2, [r6, #0]
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	42ab      	cmp	r3, r5
 800350e:	dc26      	bgt.n	800355e <_printf_common+0x96>
 8003510:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003514:	1e13      	subs	r3, r2, #0
 8003516:	6822      	ldr	r2, [r4, #0]
 8003518:	bf18      	it	ne
 800351a:	2301      	movne	r3, #1
 800351c:	0692      	lsls	r2, r2, #26
 800351e:	d42b      	bmi.n	8003578 <_printf_common+0xb0>
 8003520:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003524:	4649      	mov	r1, r9
 8003526:	4638      	mov	r0, r7
 8003528:	47c0      	blx	r8
 800352a:	3001      	adds	r0, #1
 800352c:	d01e      	beq.n	800356c <_printf_common+0xa4>
 800352e:	6823      	ldr	r3, [r4, #0]
 8003530:	68e5      	ldr	r5, [r4, #12]
 8003532:	6832      	ldr	r2, [r6, #0]
 8003534:	f003 0306 	and.w	r3, r3, #6
 8003538:	2b04      	cmp	r3, #4
 800353a:	bf08      	it	eq
 800353c:	1aad      	subeq	r5, r5, r2
 800353e:	68a3      	ldr	r3, [r4, #8]
 8003540:	6922      	ldr	r2, [r4, #16]
 8003542:	bf0c      	ite	eq
 8003544:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003548:	2500      	movne	r5, #0
 800354a:	4293      	cmp	r3, r2
 800354c:	bfc4      	itt	gt
 800354e:	1a9b      	subgt	r3, r3, r2
 8003550:	18ed      	addgt	r5, r5, r3
 8003552:	2600      	movs	r6, #0
 8003554:	341a      	adds	r4, #26
 8003556:	42b5      	cmp	r5, r6
 8003558:	d11a      	bne.n	8003590 <_printf_common+0xc8>
 800355a:	2000      	movs	r0, #0
 800355c:	e008      	b.n	8003570 <_printf_common+0xa8>
 800355e:	2301      	movs	r3, #1
 8003560:	4652      	mov	r2, sl
 8003562:	4649      	mov	r1, r9
 8003564:	4638      	mov	r0, r7
 8003566:	47c0      	blx	r8
 8003568:	3001      	adds	r0, #1
 800356a:	d103      	bne.n	8003574 <_printf_common+0xac>
 800356c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003574:	3501      	adds	r5, #1
 8003576:	e7c6      	b.n	8003506 <_printf_common+0x3e>
 8003578:	18e1      	adds	r1, r4, r3
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	2030      	movs	r0, #48	; 0x30
 800357e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003582:	4422      	add	r2, r4
 8003584:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003588:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800358c:	3302      	adds	r3, #2
 800358e:	e7c7      	b.n	8003520 <_printf_common+0x58>
 8003590:	2301      	movs	r3, #1
 8003592:	4622      	mov	r2, r4
 8003594:	4649      	mov	r1, r9
 8003596:	4638      	mov	r0, r7
 8003598:	47c0      	blx	r8
 800359a:	3001      	adds	r0, #1
 800359c:	d0e6      	beq.n	800356c <_printf_common+0xa4>
 800359e:	3601      	adds	r6, #1
 80035a0:	e7d9      	b.n	8003556 <_printf_common+0x8e>
	...

080035a4 <_printf_i>:
 80035a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035a8:	460c      	mov	r4, r1
 80035aa:	4691      	mov	r9, r2
 80035ac:	7e27      	ldrb	r7, [r4, #24]
 80035ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 80035b0:	2f78      	cmp	r7, #120	; 0x78
 80035b2:	4680      	mov	r8, r0
 80035b4:	469a      	mov	sl, r3
 80035b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035ba:	d807      	bhi.n	80035cc <_printf_i+0x28>
 80035bc:	2f62      	cmp	r7, #98	; 0x62
 80035be:	d80a      	bhi.n	80035d6 <_printf_i+0x32>
 80035c0:	2f00      	cmp	r7, #0
 80035c2:	f000 80d8 	beq.w	8003776 <_printf_i+0x1d2>
 80035c6:	2f58      	cmp	r7, #88	; 0x58
 80035c8:	f000 80a3 	beq.w	8003712 <_printf_i+0x16e>
 80035cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80035d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035d4:	e03a      	b.n	800364c <_printf_i+0xa8>
 80035d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035da:	2b15      	cmp	r3, #21
 80035dc:	d8f6      	bhi.n	80035cc <_printf_i+0x28>
 80035de:	a001      	add	r0, pc, #4	; (adr r0, 80035e4 <_printf_i+0x40>)
 80035e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80035e4:	0800363d 	.word	0x0800363d
 80035e8:	08003651 	.word	0x08003651
 80035ec:	080035cd 	.word	0x080035cd
 80035f0:	080035cd 	.word	0x080035cd
 80035f4:	080035cd 	.word	0x080035cd
 80035f8:	080035cd 	.word	0x080035cd
 80035fc:	08003651 	.word	0x08003651
 8003600:	080035cd 	.word	0x080035cd
 8003604:	080035cd 	.word	0x080035cd
 8003608:	080035cd 	.word	0x080035cd
 800360c:	080035cd 	.word	0x080035cd
 8003610:	0800375d 	.word	0x0800375d
 8003614:	08003681 	.word	0x08003681
 8003618:	0800373f 	.word	0x0800373f
 800361c:	080035cd 	.word	0x080035cd
 8003620:	080035cd 	.word	0x080035cd
 8003624:	0800377f 	.word	0x0800377f
 8003628:	080035cd 	.word	0x080035cd
 800362c:	08003681 	.word	0x08003681
 8003630:	080035cd 	.word	0x080035cd
 8003634:	080035cd 	.word	0x080035cd
 8003638:	08003747 	.word	0x08003747
 800363c:	680b      	ldr	r3, [r1, #0]
 800363e:	1d1a      	adds	r2, r3, #4
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	600a      	str	r2, [r1, #0]
 8003644:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003648:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800364c:	2301      	movs	r3, #1
 800364e:	e0a3      	b.n	8003798 <_printf_i+0x1f4>
 8003650:	6825      	ldr	r5, [r4, #0]
 8003652:	6808      	ldr	r0, [r1, #0]
 8003654:	062e      	lsls	r6, r5, #24
 8003656:	f100 0304 	add.w	r3, r0, #4
 800365a:	d50a      	bpl.n	8003672 <_printf_i+0xce>
 800365c:	6805      	ldr	r5, [r0, #0]
 800365e:	600b      	str	r3, [r1, #0]
 8003660:	2d00      	cmp	r5, #0
 8003662:	da03      	bge.n	800366c <_printf_i+0xc8>
 8003664:	232d      	movs	r3, #45	; 0x2d
 8003666:	426d      	negs	r5, r5
 8003668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800366c:	485e      	ldr	r0, [pc, #376]	; (80037e8 <_printf_i+0x244>)
 800366e:	230a      	movs	r3, #10
 8003670:	e019      	b.n	80036a6 <_printf_i+0x102>
 8003672:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003676:	6805      	ldr	r5, [r0, #0]
 8003678:	600b      	str	r3, [r1, #0]
 800367a:	bf18      	it	ne
 800367c:	b22d      	sxthne	r5, r5
 800367e:	e7ef      	b.n	8003660 <_printf_i+0xbc>
 8003680:	680b      	ldr	r3, [r1, #0]
 8003682:	6825      	ldr	r5, [r4, #0]
 8003684:	1d18      	adds	r0, r3, #4
 8003686:	6008      	str	r0, [r1, #0]
 8003688:	0628      	lsls	r0, r5, #24
 800368a:	d501      	bpl.n	8003690 <_printf_i+0xec>
 800368c:	681d      	ldr	r5, [r3, #0]
 800368e:	e002      	b.n	8003696 <_printf_i+0xf2>
 8003690:	0669      	lsls	r1, r5, #25
 8003692:	d5fb      	bpl.n	800368c <_printf_i+0xe8>
 8003694:	881d      	ldrh	r5, [r3, #0]
 8003696:	4854      	ldr	r0, [pc, #336]	; (80037e8 <_printf_i+0x244>)
 8003698:	2f6f      	cmp	r7, #111	; 0x6f
 800369a:	bf0c      	ite	eq
 800369c:	2308      	moveq	r3, #8
 800369e:	230a      	movne	r3, #10
 80036a0:	2100      	movs	r1, #0
 80036a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80036a6:	6866      	ldr	r6, [r4, #4]
 80036a8:	60a6      	str	r6, [r4, #8]
 80036aa:	2e00      	cmp	r6, #0
 80036ac:	bfa2      	ittt	ge
 80036ae:	6821      	ldrge	r1, [r4, #0]
 80036b0:	f021 0104 	bicge.w	r1, r1, #4
 80036b4:	6021      	strge	r1, [r4, #0]
 80036b6:	b90d      	cbnz	r5, 80036bc <_printf_i+0x118>
 80036b8:	2e00      	cmp	r6, #0
 80036ba:	d04d      	beq.n	8003758 <_printf_i+0x1b4>
 80036bc:	4616      	mov	r6, r2
 80036be:	fbb5 f1f3 	udiv	r1, r5, r3
 80036c2:	fb03 5711 	mls	r7, r3, r1, r5
 80036c6:	5dc7      	ldrb	r7, [r0, r7]
 80036c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036cc:	462f      	mov	r7, r5
 80036ce:	42bb      	cmp	r3, r7
 80036d0:	460d      	mov	r5, r1
 80036d2:	d9f4      	bls.n	80036be <_printf_i+0x11a>
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d10b      	bne.n	80036f0 <_printf_i+0x14c>
 80036d8:	6823      	ldr	r3, [r4, #0]
 80036da:	07df      	lsls	r7, r3, #31
 80036dc:	d508      	bpl.n	80036f0 <_printf_i+0x14c>
 80036de:	6923      	ldr	r3, [r4, #16]
 80036e0:	6861      	ldr	r1, [r4, #4]
 80036e2:	4299      	cmp	r1, r3
 80036e4:	bfde      	ittt	le
 80036e6:	2330      	movle	r3, #48	; 0x30
 80036e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036ec:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80036f0:	1b92      	subs	r2, r2, r6
 80036f2:	6122      	str	r2, [r4, #16]
 80036f4:	f8cd a000 	str.w	sl, [sp]
 80036f8:	464b      	mov	r3, r9
 80036fa:	aa03      	add	r2, sp, #12
 80036fc:	4621      	mov	r1, r4
 80036fe:	4640      	mov	r0, r8
 8003700:	f7ff fee2 	bl	80034c8 <_printf_common>
 8003704:	3001      	adds	r0, #1
 8003706:	d14c      	bne.n	80037a2 <_printf_i+0x1fe>
 8003708:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800370c:	b004      	add	sp, #16
 800370e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003712:	4835      	ldr	r0, [pc, #212]	; (80037e8 <_printf_i+0x244>)
 8003714:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	680e      	ldr	r6, [r1, #0]
 800371c:	061f      	lsls	r7, r3, #24
 800371e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003722:	600e      	str	r6, [r1, #0]
 8003724:	d514      	bpl.n	8003750 <_printf_i+0x1ac>
 8003726:	07d9      	lsls	r1, r3, #31
 8003728:	bf44      	itt	mi
 800372a:	f043 0320 	orrmi.w	r3, r3, #32
 800372e:	6023      	strmi	r3, [r4, #0]
 8003730:	b91d      	cbnz	r5, 800373a <_printf_i+0x196>
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	f023 0320 	bic.w	r3, r3, #32
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	2310      	movs	r3, #16
 800373c:	e7b0      	b.n	80036a0 <_printf_i+0xfc>
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	f043 0320 	orr.w	r3, r3, #32
 8003744:	6023      	str	r3, [r4, #0]
 8003746:	2378      	movs	r3, #120	; 0x78
 8003748:	4828      	ldr	r0, [pc, #160]	; (80037ec <_printf_i+0x248>)
 800374a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800374e:	e7e3      	b.n	8003718 <_printf_i+0x174>
 8003750:	065e      	lsls	r6, r3, #25
 8003752:	bf48      	it	mi
 8003754:	b2ad      	uxthmi	r5, r5
 8003756:	e7e6      	b.n	8003726 <_printf_i+0x182>
 8003758:	4616      	mov	r6, r2
 800375a:	e7bb      	b.n	80036d4 <_printf_i+0x130>
 800375c:	680b      	ldr	r3, [r1, #0]
 800375e:	6826      	ldr	r6, [r4, #0]
 8003760:	6960      	ldr	r0, [r4, #20]
 8003762:	1d1d      	adds	r5, r3, #4
 8003764:	600d      	str	r5, [r1, #0]
 8003766:	0635      	lsls	r5, r6, #24
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	d501      	bpl.n	8003770 <_printf_i+0x1cc>
 800376c:	6018      	str	r0, [r3, #0]
 800376e:	e002      	b.n	8003776 <_printf_i+0x1d2>
 8003770:	0671      	lsls	r1, r6, #25
 8003772:	d5fb      	bpl.n	800376c <_printf_i+0x1c8>
 8003774:	8018      	strh	r0, [r3, #0]
 8003776:	2300      	movs	r3, #0
 8003778:	6123      	str	r3, [r4, #16]
 800377a:	4616      	mov	r6, r2
 800377c:	e7ba      	b.n	80036f4 <_printf_i+0x150>
 800377e:	680b      	ldr	r3, [r1, #0]
 8003780:	1d1a      	adds	r2, r3, #4
 8003782:	600a      	str	r2, [r1, #0]
 8003784:	681e      	ldr	r6, [r3, #0]
 8003786:	6862      	ldr	r2, [r4, #4]
 8003788:	2100      	movs	r1, #0
 800378a:	4630      	mov	r0, r6
 800378c:	f7fc fd20 	bl	80001d0 <memchr>
 8003790:	b108      	cbz	r0, 8003796 <_printf_i+0x1f2>
 8003792:	1b80      	subs	r0, r0, r6
 8003794:	6060      	str	r0, [r4, #4]
 8003796:	6863      	ldr	r3, [r4, #4]
 8003798:	6123      	str	r3, [r4, #16]
 800379a:	2300      	movs	r3, #0
 800379c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037a0:	e7a8      	b.n	80036f4 <_printf_i+0x150>
 80037a2:	6923      	ldr	r3, [r4, #16]
 80037a4:	4632      	mov	r2, r6
 80037a6:	4649      	mov	r1, r9
 80037a8:	4640      	mov	r0, r8
 80037aa:	47d0      	blx	sl
 80037ac:	3001      	adds	r0, #1
 80037ae:	d0ab      	beq.n	8003708 <_printf_i+0x164>
 80037b0:	6823      	ldr	r3, [r4, #0]
 80037b2:	079b      	lsls	r3, r3, #30
 80037b4:	d413      	bmi.n	80037de <_printf_i+0x23a>
 80037b6:	68e0      	ldr	r0, [r4, #12]
 80037b8:	9b03      	ldr	r3, [sp, #12]
 80037ba:	4298      	cmp	r0, r3
 80037bc:	bfb8      	it	lt
 80037be:	4618      	movlt	r0, r3
 80037c0:	e7a4      	b.n	800370c <_printf_i+0x168>
 80037c2:	2301      	movs	r3, #1
 80037c4:	4632      	mov	r2, r6
 80037c6:	4649      	mov	r1, r9
 80037c8:	4640      	mov	r0, r8
 80037ca:	47d0      	blx	sl
 80037cc:	3001      	adds	r0, #1
 80037ce:	d09b      	beq.n	8003708 <_printf_i+0x164>
 80037d0:	3501      	adds	r5, #1
 80037d2:	68e3      	ldr	r3, [r4, #12]
 80037d4:	9903      	ldr	r1, [sp, #12]
 80037d6:	1a5b      	subs	r3, r3, r1
 80037d8:	42ab      	cmp	r3, r5
 80037da:	dcf2      	bgt.n	80037c2 <_printf_i+0x21e>
 80037dc:	e7eb      	b.n	80037b6 <_printf_i+0x212>
 80037de:	2500      	movs	r5, #0
 80037e0:	f104 0619 	add.w	r6, r4, #25
 80037e4:	e7f5      	b.n	80037d2 <_printf_i+0x22e>
 80037e6:	bf00      	nop
 80037e8:	080040b1 	.word	0x080040b1
 80037ec:	080040c2 	.word	0x080040c2

080037f0 <_sbrk_r>:
 80037f0:	b538      	push	{r3, r4, r5, lr}
 80037f2:	4d06      	ldr	r5, [pc, #24]	; (800380c <_sbrk_r+0x1c>)
 80037f4:	2300      	movs	r3, #0
 80037f6:	4604      	mov	r4, r0
 80037f8:	4608      	mov	r0, r1
 80037fa:	602b      	str	r3, [r5, #0]
 80037fc:	f7fd fb7c 	bl	8000ef8 <_sbrk>
 8003800:	1c43      	adds	r3, r0, #1
 8003802:	d102      	bne.n	800380a <_sbrk_r+0x1a>
 8003804:	682b      	ldr	r3, [r5, #0]
 8003806:	b103      	cbz	r3, 800380a <_sbrk_r+0x1a>
 8003808:	6023      	str	r3, [r4, #0]
 800380a:	bd38      	pop	{r3, r4, r5, pc}
 800380c:	20000138 	.word	0x20000138

08003810 <__sread>:
 8003810:	b510      	push	{r4, lr}
 8003812:	460c      	mov	r4, r1
 8003814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003818:	f000 fab4 	bl	8003d84 <_read_r>
 800381c:	2800      	cmp	r0, #0
 800381e:	bfab      	itete	ge
 8003820:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003822:	89a3      	ldrhlt	r3, [r4, #12]
 8003824:	181b      	addge	r3, r3, r0
 8003826:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800382a:	bfac      	ite	ge
 800382c:	6563      	strge	r3, [r4, #84]	; 0x54
 800382e:	81a3      	strhlt	r3, [r4, #12]
 8003830:	bd10      	pop	{r4, pc}

08003832 <__swrite>:
 8003832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003836:	461f      	mov	r7, r3
 8003838:	898b      	ldrh	r3, [r1, #12]
 800383a:	05db      	lsls	r3, r3, #23
 800383c:	4605      	mov	r5, r0
 800383e:	460c      	mov	r4, r1
 8003840:	4616      	mov	r6, r2
 8003842:	d505      	bpl.n	8003850 <__swrite+0x1e>
 8003844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003848:	2302      	movs	r3, #2
 800384a:	2200      	movs	r2, #0
 800384c:	f000 f9c8 	bl	8003be0 <_lseek_r>
 8003850:	89a3      	ldrh	r3, [r4, #12]
 8003852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	4632      	mov	r2, r6
 800385e:	463b      	mov	r3, r7
 8003860:	4628      	mov	r0, r5
 8003862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003866:	f000 b869 	b.w	800393c <_write_r>

0800386a <__sseek>:
 800386a:	b510      	push	{r4, lr}
 800386c:	460c      	mov	r4, r1
 800386e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003872:	f000 f9b5 	bl	8003be0 <_lseek_r>
 8003876:	1c43      	adds	r3, r0, #1
 8003878:	89a3      	ldrh	r3, [r4, #12]
 800387a:	bf15      	itete	ne
 800387c:	6560      	strne	r0, [r4, #84]	; 0x54
 800387e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003882:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003886:	81a3      	strheq	r3, [r4, #12]
 8003888:	bf18      	it	ne
 800388a:	81a3      	strhne	r3, [r4, #12]
 800388c:	bd10      	pop	{r4, pc}

0800388e <__sclose>:
 800388e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003892:	f000 b8d3 	b.w	8003a3c <_close_r>
	...

08003898 <__swbuf_r>:
 8003898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389a:	460e      	mov	r6, r1
 800389c:	4614      	mov	r4, r2
 800389e:	4605      	mov	r5, r0
 80038a0:	b118      	cbz	r0, 80038aa <__swbuf_r+0x12>
 80038a2:	6983      	ldr	r3, [r0, #24]
 80038a4:	b90b      	cbnz	r3, 80038aa <__swbuf_r+0x12>
 80038a6:	f7ff fbbb 	bl	8003020 <__sinit>
 80038aa:	4b21      	ldr	r3, [pc, #132]	; (8003930 <__swbuf_r+0x98>)
 80038ac:	429c      	cmp	r4, r3
 80038ae:	d12b      	bne.n	8003908 <__swbuf_r+0x70>
 80038b0:	686c      	ldr	r4, [r5, #4]
 80038b2:	69a3      	ldr	r3, [r4, #24]
 80038b4:	60a3      	str	r3, [r4, #8]
 80038b6:	89a3      	ldrh	r3, [r4, #12]
 80038b8:	071a      	lsls	r2, r3, #28
 80038ba:	d52f      	bpl.n	800391c <__swbuf_r+0x84>
 80038bc:	6923      	ldr	r3, [r4, #16]
 80038be:	b36b      	cbz	r3, 800391c <__swbuf_r+0x84>
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	6820      	ldr	r0, [r4, #0]
 80038c4:	1ac0      	subs	r0, r0, r3
 80038c6:	6963      	ldr	r3, [r4, #20]
 80038c8:	b2f6      	uxtb	r6, r6
 80038ca:	4283      	cmp	r3, r0
 80038cc:	4637      	mov	r7, r6
 80038ce:	dc04      	bgt.n	80038da <__swbuf_r+0x42>
 80038d0:	4621      	mov	r1, r4
 80038d2:	4628      	mov	r0, r5
 80038d4:	f000 f948 	bl	8003b68 <_fflush_r>
 80038d8:	bb30      	cbnz	r0, 8003928 <__swbuf_r+0x90>
 80038da:	68a3      	ldr	r3, [r4, #8]
 80038dc:	3b01      	subs	r3, #1
 80038de:	60a3      	str	r3, [r4, #8]
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	1c5a      	adds	r2, r3, #1
 80038e4:	6022      	str	r2, [r4, #0]
 80038e6:	701e      	strb	r6, [r3, #0]
 80038e8:	6963      	ldr	r3, [r4, #20]
 80038ea:	3001      	adds	r0, #1
 80038ec:	4283      	cmp	r3, r0
 80038ee:	d004      	beq.n	80038fa <__swbuf_r+0x62>
 80038f0:	89a3      	ldrh	r3, [r4, #12]
 80038f2:	07db      	lsls	r3, r3, #31
 80038f4:	d506      	bpl.n	8003904 <__swbuf_r+0x6c>
 80038f6:	2e0a      	cmp	r6, #10
 80038f8:	d104      	bne.n	8003904 <__swbuf_r+0x6c>
 80038fa:	4621      	mov	r1, r4
 80038fc:	4628      	mov	r0, r5
 80038fe:	f000 f933 	bl	8003b68 <_fflush_r>
 8003902:	b988      	cbnz	r0, 8003928 <__swbuf_r+0x90>
 8003904:	4638      	mov	r0, r7
 8003906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003908:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <__swbuf_r+0x9c>)
 800390a:	429c      	cmp	r4, r3
 800390c:	d101      	bne.n	8003912 <__swbuf_r+0x7a>
 800390e:	68ac      	ldr	r4, [r5, #8]
 8003910:	e7cf      	b.n	80038b2 <__swbuf_r+0x1a>
 8003912:	4b09      	ldr	r3, [pc, #36]	; (8003938 <__swbuf_r+0xa0>)
 8003914:	429c      	cmp	r4, r3
 8003916:	bf08      	it	eq
 8003918:	68ec      	ldreq	r4, [r5, #12]
 800391a:	e7ca      	b.n	80038b2 <__swbuf_r+0x1a>
 800391c:	4621      	mov	r1, r4
 800391e:	4628      	mov	r0, r5
 8003920:	f000 f81e 	bl	8003960 <__swsetup_r>
 8003924:	2800      	cmp	r0, #0
 8003926:	d0cb      	beq.n	80038c0 <__swbuf_r+0x28>
 8003928:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800392c:	e7ea      	b.n	8003904 <__swbuf_r+0x6c>
 800392e:	bf00      	nop
 8003930:	08004060 	.word	0x08004060
 8003934:	08004080 	.word	0x08004080
 8003938:	08004040 	.word	0x08004040

0800393c <_write_r>:
 800393c:	b538      	push	{r3, r4, r5, lr}
 800393e:	4d07      	ldr	r5, [pc, #28]	; (800395c <_write_r+0x20>)
 8003940:	4604      	mov	r4, r0
 8003942:	4608      	mov	r0, r1
 8003944:	4611      	mov	r1, r2
 8003946:	2200      	movs	r2, #0
 8003948:	602a      	str	r2, [r5, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	f7fd fa83 	bl	8000e56 <_write>
 8003950:	1c43      	adds	r3, r0, #1
 8003952:	d102      	bne.n	800395a <_write_r+0x1e>
 8003954:	682b      	ldr	r3, [r5, #0]
 8003956:	b103      	cbz	r3, 800395a <_write_r+0x1e>
 8003958:	6023      	str	r3, [r4, #0]
 800395a:	bd38      	pop	{r3, r4, r5, pc}
 800395c:	20000138 	.word	0x20000138

08003960 <__swsetup_r>:
 8003960:	4b32      	ldr	r3, [pc, #200]	; (8003a2c <__swsetup_r+0xcc>)
 8003962:	b570      	push	{r4, r5, r6, lr}
 8003964:	681d      	ldr	r5, [r3, #0]
 8003966:	4606      	mov	r6, r0
 8003968:	460c      	mov	r4, r1
 800396a:	b125      	cbz	r5, 8003976 <__swsetup_r+0x16>
 800396c:	69ab      	ldr	r3, [r5, #24]
 800396e:	b913      	cbnz	r3, 8003976 <__swsetup_r+0x16>
 8003970:	4628      	mov	r0, r5
 8003972:	f7ff fb55 	bl	8003020 <__sinit>
 8003976:	4b2e      	ldr	r3, [pc, #184]	; (8003a30 <__swsetup_r+0xd0>)
 8003978:	429c      	cmp	r4, r3
 800397a:	d10f      	bne.n	800399c <__swsetup_r+0x3c>
 800397c:	686c      	ldr	r4, [r5, #4]
 800397e:	89a3      	ldrh	r3, [r4, #12]
 8003980:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003984:	0719      	lsls	r1, r3, #28
 8003986:	d42c      	bmi.n	80039e2 <__swsetup_r+0x82>
 8003988:	06dd      	lsls	r5, r3, #27
 800398a:	d411      	bmi.n	80039b0 <__swsetup_r+0x50>
 800398c:	2309      	movs	r3, #9
 800398e:	6033      	str	r3, [r6, #0]
 8003990:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003994:	81a3      	strh	r3, [r4, #12]
 8003996:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800399a:	e03e      	b.n	8003a1a <__swsetup_r+0xba>
 800399c:	4b25      	ldr	r3, [pc, #148]	; (8003a34 <__swsetup_r+0xd4>)
 800399e:	429c      	cmp	r4, r3
 80039a0:	d101      	bne.n	80039a6 <__swsetup_r+0x46>
 80039a2:	68ac      	ldr	r4, [r5, #8]
 80039a4:	e7eb      	b.n	800397e <__swsetup_r+0x1e>
 80039a6:	4b24      	ldr	r3, [pc, #144]	; (8003a38 <__swsetup_r+0xd8>)
 80039a8:	429c      	cmp	r4, r3
 80039aa:	bf08      	it	eq
 80039ac:	68ec      	ldreq	r4, [r5, #12]
 80039ae:	e7e6      	b.n	800397e <__swsetup_r+0x1e>
 80039b0:	0758      	lsls	r0, r3, #29
 80039b2:	d512      	bpl.n	80039da <__swsetup_r+0x7a>
 80039b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039b6:	b141      	cbz	r1, 80039ca <__swsetup_r+0x6a>
 80039b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039bc:	4299      	cmp	r1, r3
 80039be:	d002      	beq.n	80039c6 <__swsetup_r+0x66>
 80039c0:	4630      	mov	r0, r6
 80039c2:	f000 f98f 	bl	8003ce4 <_free_r>
 80039c6:	2300      	movs	r3, #0
 80039c8:	6363      	str	r3, [r4, #52]	; 0x34
 80039ca:	89a3      	ldrh	r3, [r4, #12]
 80039cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80039d0:	81a3      	strh	r3, [r4, #12]
 80039d2:	2300      	movs	r3, #0
 80039d4:	6063      	str	r3, [r4, #4]
 80039d6:	6923      	ldr	r3, [r4, #16]
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	89a3      	ldrh	r3, [r4, #12]
 80039dc:	f043 0308 	orr.w	r3, r3, #8
 80039e0:	81a3      	strh	r3, [r4, #12]
 80039e2:	6923      	ldr	r3, [r4, #16]
 80039e4:	b94b      	cbnz	r3, 80039fa <__swsetup_r+0x9a>
 80039e6:	89a3      	ldrh	r3, [r4, #12]
 80039e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80039ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039f0:	d003      	beq.n	80039fa <__swsetup_r+0x9a>
 80039f2:	4621      	mov	r1, r4
 80039f4:	4630      	mov	r0, r6
 80039f6:	f000 f929 	bl	8003c4c <__smakebuf_r>
 80039fa:	89a0      	ldrh	r0, [r4, #12]
 80039fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a00:	f010 0301 	ands.w	r3, r0, #1
 8003a04:	d00a      	beq.n	8003a1c <__swsetup_r+0xbc>
 8003a06:	2300      	movs	r3, #0
 8003a08:	60a3      	str	r3, [r4, #8]
 8003a0a:	6963      	ldr	r3, [r4, #20]
 8003a0c:	425b      	negs	r3, r3
 8003a0e:	61a3      	str	r3, [r4, #24]
 8003a10:	6923      	ldr	r3, [r4, #16]
 8003a12:	b943      	cbnz	r3, 8003a26 <__swsetup_r+0xc6>
 8003a14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003a18:	d1ba      	bne.n	8003990 <__swsetup_r+0x30>
 8003a1a:	bd70      	pop	{r4, r5, r6, pc}
 8003a1c:	0781      	lsls	r1, r0, #30
 8003a1e:	bf58      	it	pl
 8003a20:	6963      	ldrpl	r3, [r4, #20]
 8003a22:	60a3      	str	r3, [r4, #8]
 8003a24:	e7f4      	b.n	8003a10 <__swsetup_r+0xb0>
 8003a26:	2000      	movs	r0, #0
 8003a28:	e7f7      	b.n	8003a1a <__swsetup_r+0xba>
 8003a2a:	bf00      	nop
 8003a2c:	2000000c 	.word	0x2000000c
 8003a30:	08004060 	.word	0x08004060
 8003a34:	08004080 	.word	0x08004080
 8003a38:	08004040 	.word	0x08004040

08003a3c <_close_r>:
 8003a3c:	b538      	push	{r3, r4, r5, lr}
 8003a3e:	4d06      	ldr	r5, [pc, #24]	; (8003a58 <_close_r+0x1c>)
 8003a40:	2300      	movs	r3, #0
 8003a42:	4604      	mov	r4, r0
 8003a44:	4608      	mov	r0, r1
 8003a46:	602b      	str	r3, [r5, #0]
 8003a48:	f7fd fa21 	bl	8000e8e <_close>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_close_r+0x1a>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_close_r+0x1a>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	20000138 	.word	0x20000138

08003a5c <__sflush_r>:
 8003a5c:	898a      	ldrh	r2, [r1, #12]
 8003a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a62:	4605      	mov	r5, r0
 8003a64:	0710      	lsls	r0, r2, #28
 8003a66:	460c      	mov	r4, r1
 8003a68:	d458      	bmi.n	8003b1c <__sflush_r+0xc0>
 8003a6a:	684b      	ldr	r3, [r1, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	dc05      	bgt.n	8003a7c <__sflush_r+0x20>
 8003a70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	dc02      	bgt.n	8003a7c <__sflush_r+0x20>
 8003a76:	2000      	movs	r0, #0
 8003a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003a7e:	2e00      	cmp	r6, #0
 8003a80:	d0f9      	beq.n	8003a76 <__sflush_r+0x1a>
 8003a82:	2300      	movs	r3, #0
 8003a84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003a88:	682f      	ldr	r7, [r5, #0]
 8003a8a:	602b      	str	r3, [r5, #0]
 8003a8c:	d032      	beq.n	8003af4 <__sflush_r+0x98>
 8003a8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003a90:	89a3      	ldrh	r3, [r4, #12]
 8003a92:	075a      	lsls	r2, r3, #29
 8003a94:	d505      	bpl.n	8003aa2 <__sflush_r+0x46>
 8003a96:	6863      	ldr	r3, [r4, #4]
 8003a98:	1ac0      	subs	r0, r0, r3
 8003a9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a9c:	b10b      	cbz	r3, 8003aa2 <__sflush_r+0x46>
 8003a9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003aa0:	1ac0      	subs	r0, r0, r3
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003aa8:	6a21      	ldr	r1, [r4, #32]
 8003aaa:	4628      	mov	r0, r5
 8003aac:	47b0      	blx	r6
 8003aae:	1c43      	adds	r3, r0, #1
 8003ab0:	89a3      	ldrh	r3, [r4, #12]
 8003ab2:	d106      	bne.n	8003ac2 <__sflush_r+0x66>
 8003ab4:	6829      	ldr	r1, [r5, #0]
 8003ab6:	291d      	cmp	r1, #29
 8003ab8:	d82c      	bhi.n	8003b14 <__sflush_r+0xb8>
 8003aba:	4a2a      	ldr	r2, [pc, #168]	; (8003b64 <__sflush_r+0x108>)
 8003abc:	40ca      	lsrs	r2, r1
 8003abe:	07d6      	lsls	r6, r2, #31
 8003ac0:	d528      	bpl.n	8003b14 <__sflush_r+0xb8>
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	6062      	str	r2, [r4, #4]
 8003ac6:	04d9      	lsls	r1, r3, #19
 8003ac8:	6922      	ldr	r2, [r4, #16]
 8003aca:	6022      	str	r2, [r4, #0]
 8003acc:	d504      	bpl.n	8003ad8 <__sflush_r+0x7c>
 8003ace:	1c42      	adds	r2, r0, #1
 8003ad0:	d101      	bne.n	8003ad6 <__sflush_r+0x7a>
 8003ad2:	682b      	ldr	r3, [r5, #0]
 8003ad4:	b903      	cbnz	r3, 8003ad8 <__sflush_r+0x7c>
 8003ad6:	6560      	str	r0, [r4, #84]	; 0x54
 8003ad8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ada:	602f      	str	r7, [r5, #0]
 8003adc:	2900      	cmp	r1, #0
 8003ade:	d0ca      	beq.n	8003a76 <__sflush_r+0x1a>
 8003ae0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ae4:	4299      	cmp	r1, r3
 8003ae6:	d002      	beq.n	8003aee <__sflush_r+0x92>
 8003ae8:	4628      	mov	r0, r5
 8003aea:	f000 f8fb 	bl	8003ce4 <_free_r>
 8003aee:	2000      	movs	r0, #0
 8003af0:	6360      	str	r0, [r4, #52]	; 0x34
 8003af2:	e7c1      	b.n	8003a78 <__sflush_r+0x1c>
 8003af4:	6a21      	ldr	r1, [r4, #32]
 8003af6:	2301      	movs	r3, #1
 8003af8:	4628      	mov	r0, r5
 8003afa:	47b0      	blx	r6
 8003afc:	1c41      	adds	r1, r0, #1
 8003afe:	d1c7      	bne.n	8003a90 <__sflush_r+0x34>
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0c4      	beq.n	8003a90 <__sflush_r+0x34>
 8003b06:	2b1d      	cmp	r3, #29
 8003b08:	d001      	beq.n	8003b0e <__sflush_r+0xb2>
 8003b0a:	2b16      	cmp	r3, #22
 8003b0c:	d101      	bne.n	8003b12 <__sflush_r+0xb6>
 8003b0e:	602f      	str	r7, [r5, #0]
 8003b10:	e7b1      	b.n	8003a76 <__sflush_r+0x1a>
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b18:	81a3      	strh	r3, [r4, #12]
 8003b1a:	e7ad      	b.n	8003a78 <__sflush_r+0x1c>
 8003b1c:	690f      	ldr	r7, [r1, #16]
 8003b1e:	2f00      	cmp	r7, #0
 8003b20:	d0a9      	beq.n	8003a76 <__sflush_r+0x1a>
 8003b22:	0793      	lsls	r3, r2, #30
 8003b24:	680e      	ldr	r6, [r1, #0]
 8003b26:	bf08      	it	eq
 8003b28:	694b      	ldreq	r3, [r1, #20]
 8003b2a:	600f      	str	r7, [r1, #0]
 8003b2c:	bf18      	it	ne
 8003b2e:	2300      	movne	r3, #0
 8003b30:	eba6 0807 	sub.w	r8, r6, r7
 8003b34:	608b      	str	r3, [r1, #8]
 8003b36:	f1b8 0f00 	cmp.w	r8, #0
 8003b3a:	dd9c      	ble.n	8003a76 <__sflush_r+0x1a>
 8003b3c:	6a21      	ldr	r1, [r4, #32]
 8003b3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003b40:	4643      	mov	r3, r8
 8003b42:	463a      	mov	r2, r7
 8003b44:	4628      	mov	r0, r5
 8003b46:	47b0      	blx	r6
 8003b48:	2800      	cmp	r0, #0
 8003b4a:	dc06      	bgt.n	8003b5a <__sflush_r+0xfe>
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003b52:	81a3      	strh	r3, [r4, #12]
 8003b54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b58:	e78e      	b.n	8003a78 <__sflush_r+0x1c>
 8003b5a:	4407      	add	r7, r0
 8003b5c:	eba8 0800 	sub.w	r8, r8, r0
 8003b60:	e7e9      	b.n	8003b36 <__sflush_r+0xda>
 8003b62:	bf00      	nop
 8003b64:	20400001 	.word	0x20400001

08003b68 <_fflush_r>:
 8003b68:	b538      	push	{r3, r4, r5, lr}
 8003b6a:	690b      	ldr	r3, [r1, #16]
 8003b6c:	4605      	mov	r5, r0
 8003b6e:	460c      	mov	r4, r1
 8003b70:	b913      	cbnz	r3, 8003b78 <_fflush_r+0x10>
 8003b72:	2500      	movs	r5, #0
 8003b74:	4628      	mov	r0, r5
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	b118      	cbz	r0, 8003b82 <_fflush_r+0x1a>
 8003b7a:	6983      	ldr	r3, [r0, #24]
 8003b7c:	b90b      	cbnz	r3, 8003b82 <_fflush_r+0x1a>
 8003b7e:	f7ff fa4f 	bl	8003020 <__sinit>
 8003b82:	4b14      	ldr	r3, [pc, #80]	; (8003bd4 <_fflush_r+0x6c>)
 8003b84:	429c      	cmp	r4, r3
 8003b86:	d11b      	bne.n	8003bc0 <_fflush_r+0x58>
 8003b88:	686c      	ldr	r4, [r5, #4]
 8003b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0ef      	beq.n	8003b72 <_fflush_r+0xa>
 8003b92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003b94:	07d0      	lsls	r0, r2, #31
 8003b96:	d404      	bmi.n	8003ba2 <_fflush_r+0x3a>
 8003b98:	0599      	lsls	r1, r3, #22
 8003b9a:	d402      	bmi.n	8003ba2 <_fflush_r+0x3a>
 8003b9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b9e:	f7ff fadd 	bl	800315c <__retarget_lock_acquire_recursive>
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	f7ff ff59 	bl	8003a5c <__sflush_r>
 8003baa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003bac:	07da      	lsls	r2, r3, #31
 8003bae:	4605      	mov	r5, r0
 8003bb0:	d4e0      	bmi.n	8003b74 <_fflush_r+0xc>
 8003bb2:	89a3      	ldrh	r3, [r4, #12]
 8003bb4:	059b      	lsls	r3, r3, #22
 8003bb6:	d4dd      	bmi.n	8003b74 <_fflush_r+0xc>
 8003bb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003bba:	f7ff fad0 	bl	800315e <__retarget_lock_release_recursive>
 8003bbe:	e7d9      	b.n	8003b74 <_fflush_r+0xc>
 8003bc0:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <_fflush_r+0x70>)
 8003bc2:	429c      	cmp	r4, r3
 8003bc4:	d101      	bne.n	8003bca <_fflush_r+0x62>
 8003bc6:	68ac      	ldr	r4, [r5, #8]
 8003bc8:	e7df      	b.n	8003b8a <_fflush_r+0x22>
 8003bca:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <_fflush_r+0x74>)
 8003bcc:	429c      	cmp	r4, r3
 8003bce:	bf08      	it	eq
 8003bd0:	68ec      	ldreq	r4, [r5, #12]
 8003bd2:	e7da      	b.n	8003b8a <_fflush_r+0x22>
 8003bd4:	08004060 	.word	0x08004060
 8003bd8:	08004080 	.word	0x08004080
 8003bdc:	08004040 	.word	0x08004040

08003be0 <_lseek_r>:
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4d07      	ldr	r5, [pc, #28]	; (8003c00 <_lseek_r+0x20>)
 8003be4:	4604      	mov	r4, r0
 8003be6:	4608      	mov	r0, r1
 8003be8:	4611      	mov	r1, r2
 8003bea:	2200      	movs	r2, #0
 8003bec:	602a      	str	r2, [r5, #0]
 8003bee:	461a      	mov	r2, r3
 8003bf0:	f7fd f974 	bl	8000edc <_lseek>
 8003bf4:	1c43      	adds	r3, r0, #1
 8003bf6:	d102      	bne.n	8003bfe <_lseek_r+0x1e>
 8003bf8:	682b      	ldr	r3, [r5, #0]
 8003bfa:	b103      	cbz	r3, 8003bfe <_lseek_r+0x1e>
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	bd38      	pop	{r3, r4, r5, pc}
 8003c00:	20000138 	.word	0x20000138

08003c04 <__swhatbuf_r>:
 8003c04:	b570      	push	{r4, r5, r6, lr}
 8003c06:	460e      	mov	r6, r1
 8003c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c0c:	2900      	cmp	r1, #0
 8003c0e:	b096      	sub	sp, #88	; 0x58
 8003c10:	4614      	mov	r4, r2
 8003c12:	461d      	mov	r5, r3
 8003c14:	da07      	bge.n	8003c26 <__swhatbuf_r+0x22>
 8003c16:	2300      	movs	r3, #0
 8003c18:	602b      	str	r3, [r5, #0]
 8003c1a:	89b3      	ldrh	r3, [r6, #12]
 8003c1c:	061a      	lsls	r2, r3, #24
 8003c1e:	d410      	bmi.n	8003c42 <__swhatbuf_r+0x3e>
 8003c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c24:	e00e      	b.n	8003c44 <__swhatbuf_r+0x40>
 8003c26:	466a      	mov	r2, sp
 8003c28:	f000 f8be 	bl	8003da8 <_fstat_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	dbf2      	blt.n	8003c16 <__swhatbuf_r+0x12>
 8003c30:	9a01      	ldr	r2, [sp, #4]
 8003c32:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003c36:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003c3a:	425a      	negs	r2, r3
 8003c3c:	415a      	adcs	r2, r3
 8003c3e:	602a      	str	r2, [r5, #0]
 8003c40:	e7ee      	b.n	8003c20 <__swhatbuf_r+0x1c>
 8003c42:	2340      	movs	r3, #64	; 0x40
 8003c44:	2000      	movs	r0, #0
 8003c46:	6023      	str	r3, [r4, #0]
 8003c48:	b016      	add	sp, #88	; 0x58
 8003c4a:	bd70      	pop	{r4, r5, r6, pc}

08003c4c <__smakebuf_r>:
 8003c4c:	898b      	ldrh	r3, [r1, #12]
 8003c4e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003c50:	079d      	lsls	r5, r3, #30
 8003c52:	4606      	mov	r6, r0
 8003c54:	460c      	mov	r4, r1
 8003c56:	d507      	bpl.n	8003c68 <__smakebuf_r+0x1c>
 8003c58:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003c5c:	6023      	str	r3, [r4, #0]
 8003c5e:	6123      	str	r3, [r4, #16]
 8003c60:	2301      	movs	r3, #1
 8003c62:	6163      	str	r3, [r4, #20]
 8003c64:	b002      	add	sp, #8
 8003c66:	bd70      	pop	{r4, r5, r6, pc}
 8003c68:	ab01      	add	r3, sp, #4
 8003c6a:	466a      	mov	r2, sp
 8003c6c:	f7ff ffca 	bl	8003c04 <__swhatbuf_r>
 8003c70:	9900      	ldr	r1, [sp, #0]
 8003c72:	4605      	mov	r5, r0
 8003c74:	4630      	mov	r0, r6
 8003c76:	f7ff fa73 	bl	8003160 <_malloc_r>
 8003c7a:	b948      	cbnz	r0, 8003c90 <__smakebuf_r+0x44>
 8003c7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c80:	059a      	lsls	r2, r3, #22
 8003c82:	d4ef      	bmi.n	8003c64 <__smakebuf_r+0x18>
 8003c84:	f023 0303 	bic.w	r3, r3, #3
 8003c88:	f043 0302 	orr.w	r3, r3, #2
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	e7e3      	b.n	8003c58 <__smakebuf_r+0xc>
 8003c90:	4b0d      	ldr	r3, [pc, #52]	; (8003cc8 <__smakebuf_r+0x7c>)
 8003c92:	62b3      	str	r3, [r6, #40]	; 0x28
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	6020      	str	r0, [r4, #0]
 8003c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c9c:	81a3      	strh	r3, [r4, #12]
 8003c9e:	9b00      	ldr	r3, [sp, #0]
 8003ca0:	6163      	str	r3, [r4, #20]
 8003ca2:	9b01      	ldr	r3, [sp, #4]
 8003ca4:	6120      	str	r0, [r4, #16]
 8003ca6:	b15b      	cbz	r3, 8003cc0 <__smakebuf_r+0x74>
 8003ca8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cac:	4630      	mov	r0, r6
 8003cae:	f000 f88d 	bl	8003dcc <_isatty_r>
 8003cb2:	b128      	cbz	r0, 8003cc0 <__smakebuf_r+0x74>
 8003cb4:	89a3      	ldrh	r3, [r4, #12]
 8003cb6:	f023 0303 	bic.w	r3, r3, #3
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	81a3      	strh	r3, [r4, #12]
 8003cc0:	89a0      	ldrh	r0, [r4, #12]
 8003cc2:	4305      	orrs	r5, r0
 8003cc4:	81a5      	strh	r5, [r4, #12]
 8003cc6:	e7cd      	b.n	8003c64 <__smakebuf_r+0x18>
 8003cc8:	08002fb9 	.word	0x08002fb9

08003ccc <__malloc_lock>:
 8003ccc:	4801      	ldr	r0, [pc, #4]	; (8003cd4 <__malloc_lock+0x8>)
 8003cce:	f7ff ba45 	b.w	800315c <__retarget_lock_acquire_recursive>
 8003cd2:	bf00      	nop
 8003cd4:	20000130 	.word	0x20000130

08003cd8 <__malloc_unlock>:
 8003cd8:	4801      	ldr	r0, [pc, #4]	; (8003ce0 <__malloc_unlock+0x8>)
 8003cda:	f7ff ba40 	b.w	800315e <__retarget_lock_release_recursive>
 8003cde:	bf00      	nop
 8003ce0:	20000130 	.word	0x20000130

08003ce4 <_free_r>:
 8003ce4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ce6:	2900      	cmp	r1, #0
 8003ce8:	d048      	beq.n	8003d7c <_free_r+0x98>
 8003cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cee:	9001      	str	r0, [sp, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f1a1 0404 	sub.w	r4, r1, #4
 8003cf6:	bfb8      	it	lt
 8003cf8:	18e4      	addlt	r4, r4, r3
 8003cfa:	f7ff ffe7 	bl	8003ccc <__malloc_lock>
 8003cfe:	4a20      	ldr	r2, [pc, #128]	; (8003d80 <_free_r+0x9c>)
 8003d00:	9801      	ldr	r0, [sp, #4]
 8003d02:	6813      	ldr	r3, [r2, #0]
 8003d04:	4615      	mov	r5, r2
 8003d06:	b933      	cbnz	r3, 8003d16 <_free_r+0x32>
 8003d08:	6063      	str	r3, [r4, #4]
 8003d0a:	6014      	str	r4, [r2, #0]
 8003d0c:	b003      	add	sp, #12
 8003d0e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003d12:	f7ff bfe1 	b.w	8003cd8 <__malloc_unlock>
 8003d16:	42a3      	cmp	r3, r4
 8003d18:	d90b      	bls.n	8003d32 <_free_r+0x4e>
 8003d1a:	6821      	ldr	r1, [r4, #0]
 8003d1c:	1862      	adds	r2, r4, r1
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	bf04      	itt	eq
 8003d22:	681a      	ldreq	r2, [r3, #0]
 8003d24:	685b      	ldreq	r3, [r3, #4]
 8003d26:	6063      	str	r3, [r4, #4]
 8003d28:	bf04      	itt	eq
 8003d2a:	1852      	addeq	r2, r2, r1
 8003d2c:	6022      	streq	r2, [r4, #0]
 8003d2e:	602c      	str	r4, [r5, #0]
 8003d30:	e7ec      	b.n	8003d0c <_free_r+0x28>
 8003d32:	461a      	mov	r2, r3
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	b10b      	cbz	r3, 8003d3c <_free_r+0x58>
 8003d38:	42a3      	cmp	r3, r4
 8003d3a:	d9fa      	bls.n	8003d32 <_free_r+0x4e>
 8003d3c:	6811      	ldr	r1, [r2, #0]
 8003d3e:	1855      	adds	r5, r2, r1
 8003d40:	42a5      	cmp	r5, r4
 8003d42:	d10b      	bne.n	8003d5c <_free_r+0x78>
 8003d44:	6824      	ldr	r4, [r4, #0]
 8003d46:	4421      	add	r1, r4
 8003d48:	1854      	adds	r4, r2, r1
 8003d4a:	42a3      	cmp	r3, r4
 8003d4c:	6011      	str	r1, [r2, #0]
 8003d4e:	d1dd      	bne.n	8003d0c <_free_r+0x28>
 8003d50:	681c      	ldr	r4, [r3, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	6053      	str	r3, [r2, #4]
 8003d56:	4421      	add	r1, r4
 8003d58:	6011      	str	r1, [r2, #0]
 8003d5a:	e7d7      	b.n	8003d0c <_free_r+0x28>
 8003d5c:	d902      	bls.n	8003d64 <_free_r+0x80>
 8003d5e:	230c      	movs	r3, #12
 8003d60:	6003      	str	r3, [r0, #0]
 8003d62:	e7d3      	b.n	8003d0c <_free_r+0x28>
 8003d64:	6825      	ldr	r5, [r4, #0]
 8003d66:	1961      	adds	r1, r4, r5
 8003d68:	428b      	cmp	r3, r1
 8003d6a:	bf04      	itt	eq
 8003d6c:	6819      	ldreq	r1, [r3, #0]
 8003d6e:	685b      	ldreq	r3, [r3, #4]
 8003d70:	6063      	str	r3, [r4, #4]
 8003d72:	bf04      	itt	eq
 8003d74:	1949      	addeq	r1, r1, r5
 8003d76:	6021      	streq	r1, [r4, #0]
 8003d78:	6054      	str	r4, [r2, #4]
 8003d7a:	e7c7      	b.n	8003d0c <_free_r+0x28>
 8003d7c:	b003      	add	sp, #12
 8003d7e:	bd30      	pop	{r4, r5, pc}
 8003d80:	20000094 	.word	0x20000094

08003d84 <_read_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4d07      	ldr	r5, [pc, #28]	; (8003da4 <_read_r+0x20>)
 8003d88:	4604      	mov	r4, r0
 8003d8a:	4608      	mov	r0, r1
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	2200      	movs	r2, #0
 8003d90:	602a      	str	r2, [r5, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	f7fd f842 	bl	8000e1c <_read>
 8003d98:	1c43      	adds	r3, r0, #1
 8003d9a:	d102      	bne.n	8003da2 <_read_r+0x1e>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	b103      	cbz	r3, 8003da2 <_read_r+0x1e>
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	20000138 	.word	0x20000138

08003da8 <_fstat_r>:
 8003da8:	b538      	push	{r3, r4, r5, lr}
 8003daa:	4d07      	ldr	r5, [pc, #28]	; (8003dc8 <_fstat_r+0x20>)
 8003dac:	2300      	movs	r3, #0
 8003dae:	4604      	mov	r4, r0
 8003db0:	4608      	mov	r0, r1
 8003db2:	4611      	mov	r1, r2
 8003db4:	602b      	str	r3, [r5, #0]
 8003db6:	f7fd f876 	bl	8000ea6 <_fstat>
 8003dba:	1c43      	adds	r3, r0, #1
 8003dbc:	d102      	bne.n	8003dc4 <_fstat_r+0x1c>
 8003dbe:	682b      	ldr	r3, [r5, #0]
 8003dc0:	b103      	cbz	r3, 8003dc4 <_fstat_r+0x1c>
 8003dc2:	6023      	str	r3, [r4, #0]
 8003dc4:	bd38      	pop	{r3, r4, r5, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000138 	.word	0x20000138

08003dcc <_isatty_r>:
 8003dcc:	b538      	push	{r3, r4, r5, lr}
 8003dce:	4d06      	ldr	r5, [pc, #24]	; (8003de8 <_isatty_r+0x1c>)
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	4604      	mov	r4, r0
 8003dd4:	4608      	mov	r0, r1
 8003dd6:	602b      	str	r3, [r5, #0]
 8003dd8:	f7fd f875 	bl	8000ec6 <_isatty>
 8003ddc:	1c43      	adds	r3, r0, #1
 8003dde:	d102      	bne.n	8003de6 <_isatty_r+0x1a>
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	b103      	cbz	r3, 8003de6 <_isatty_r+0x1a>
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	bd38      	pop	{r3, r4, r5, pc}
 8003de8:	20000138 	.word	0x20000138

08003dec <_init>:
 8003dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dee:	bf00      	nop
 8003df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003df2:	bc08      	pop	{r3}
 8003df4:	469e      	mov	lr, r3
 8003df6:	4770      	bx	lr

08003df8 <_fini>:
 8003df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfa:	bf00      	nop
 8003dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfe:	bc08      	pop	{r3}
 8003e00:	469e      	mov	lr, r3
 8003e02:	4770      	bx	lr
