

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_j6'
================================================================
* Date:           Wed Sep  6 08:50:08 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j6    |       61|       61|        18|          4|          1|    12|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     47|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     317|    938|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     623|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|     940|   1333|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_10_full_dsp_1_U2770  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|  317|  918|    0|
    |mux_42_32_1_1_U2771                    |mux_42_32_1_1                    |        0|   0|    0|   20|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                 |        0|   7|  317|  938|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_205_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln129_fu_215_p2     |         +|   0|  0|  14|           6|           6|
    |icmp_ln127_1_fu_229_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln127_fu_199_p2    |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  47|          19|          17|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j6_1             |   9|          2|    4|          8|
    |ap_sig_allocacmp_v72_load         |   9|          2|   32|         64|
    |j6_fu_64                          |   9|          2|    4|          8|
    |v72_fu_60                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 124|         27|   80|        163|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln127_1_reg_314              |   1|   0|    1|          0|
    |icmp_ln127_reg_286                |   1|   0|    1|          0|
    |inp_sumRow_addr_reg_281           |   4|   0|    4|          0|
    |j6_fu_64                          |   4|   0|    4|          0|
    |v123_1_addr_reg_296               |   6|   0|    6|          0|
    |v123_2_addr_reg_302               |   6|   0|    6|          0|
    |v123_3_addr_reg_308               |   6|   0|    6|          0|
    |v123_addr_reg_290                 |   6|   0|    6|          0|
    |v69_reg_318                       |  32|   0|   32|          0|
    |v71_reg_323                       |  32|   0|   32|          0|
    |v72_fu_60                         |  32|   0|   32|          0|
    |v73_reg_337                       |  32|   0|   32|          0|
    |icmp_ln127_1_reg_314              |  64|  32|    1|          0|
    |icmp_ln127_reg_286                |  64|  32|    1|          0|
    |inp_sumRow_addr_reg_281           |  64|  32|    4|          0|
    |v123_1_addr_reg_296               |  64|  32|    6|          0|
    |v123_2_addr_reg_302               |  64|  32|    6|          0|
    |v123_3_addr_reg_308               |  64|  32|    6|          0|
    |v123_addr_reg_290                 |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 623| 224|  205|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|grp_fu_716_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|grp_fu_716_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|grp_fu_716_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|grp_fu_716_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|grp_fu_716_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_j6|  return value|
|inp_sumRow_load      |   in|   32|     ap_none|               inp_sumRow_load|        scalar|
|inp_sumRow_address0  |  out|    4|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_we0       |  out|    1|   ap_memory|                    inp_sumRow|         array|
|inp_sumRow_d0        |  out|   32|   ap_memory|                    inp_sumRow|         array|
|zext_ln126           |   in|    4|     ap_none|                    zext_ln126|        scalar|
|sub_ln129            |   in|    6|     ap_none|                     sub_ln129|        scalar|
|v123_address0        |  out|    6|   ap_memory|                          v123|         array|
|v123_ce0             |  out|    1|   ap_memory|                          v123|         array|
|v123_we0             |  out|    1|   ap_memory|                          v123|         array|
|v123_d0              |  out|   32|   ap_memory|                          v123|         array|
|v123_address1        |  out|    6|   ap_memory|                          v123|         array|
|v123_ce1             |  out|    1|   ap_memory|                          v123|         array|
|v123_q1              |   in|   32|   ap_memory|                          v123|         array|
|v123_1_address0      |  out|    6|   ap_memory|                        v123_1|         array|
|v123_1_ce0           |  out|    1|   ap_memory|                        v123_1|         array|
|v123_1_we0           |  out|    1|   ap_memory|                        v123_1|         array|
|v123_1_d0            |  out|   32|   ap_memory|                        v123_1|         array|
|v123_1_address1      |  out|    6|   ap_memory|                        v123_1|         array|
|v123_1_ce1           |  out|    1|   ap_memory|                        v123_1|         array|
|v123_1_q1            |   in|   32|   ap_memory|                        v123_1|         array|
|v123_2_address0      |  out|    6|   ap_memory|                        v123_2|         array|
|v123_2_ce0           |  out|    1|   ap_memory|                        v123_2|         array|
|v123_2_we0           |  out|    1|   ap_memory|                        v123_2|         array|
|v123_2_d0            |  out|   32|   ap_memory|                        v123_2|         array|
|v123_2_address1      |  out|    6|   ap_memory|                        v123_2|         array|
|v123_2_ce1           |  out|    1|   ap_memory|                        v123_2|         array|
|v123_2_q1            |   in|   32|   ap_memory|                        v123_2|         array|
|v123_3_address0      |  out|    6|   ap_memory|                        v123_3|         array|
|v123_3_ce0           |  out|    1|   ap_memory|                        v123_3|         array|
|v123_3_we0           |  out|    1|   ap_memory|                        v123_3|         array|
|v123_3_d0            |  out|   32|   ap_memory|                        v123_3|         array|
|v123_3_address1      |  out|    6|   ap_memory|                        v123_3|         array|
|v123_3_ce1           |  out|    1|   ap_memory|                        v123_3|         array|
|v123_3_q1            |   in|   32|   ap_memory|                        v123_3|         array|
|trunc_ln11           |   in|    2|     ap_none|                    trunc_ln11|        scalar|
+---------------------+-----+-----+------------+------------------------------+--------------+

