Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 20 15:05:25 2023
| Host         : DESKTOP-NG52DIC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ADC_SiTCP_V20_timing_summary_routed.rpt -pb ADC_SiTCP_V20_timing_summary_routed.pb -rpx ADC_SiTCP_V20_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_SiTCP_V20
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 337 register/latch pins with no clock driven by root clock pin: ETH_RX_CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH_TX_CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                52939        0.050        0.000                      0                52899        0.264        0.000                       0                 36034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ADC_DCO_P[1]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT                                                                               {0.000 2.083}        6.249           160.026         
ADC_DCO_P[2]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_1                                                                             {0.000 2.083}        6.249           160.026         
ADC_DCO_P[3]                                                                                {0.000 1.042}        2.083           480.077         
  CLK_DIV_OUT_2                                                                             {0.000 2.083}        6.249           160.026         
CLK75mp                                                                                     {0.000 6.250}        12.500          80.000          
  clk_out1_SYSCLK0                                                                          {0.000 3.125}        6.250           160.000         
  clk_out2_SYSCLK0                                                                          {0.000 4.000}        8.000           125.000         
  clk_out3_SYSCLK0                                                                          {0.000 5.000}        10.000          100.000         
    clk_out1_SYSCLK2                                                                        {0.000 2.500}        5.000           200.000         
    clk_out2_SYSCLK2                                                                        {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[1]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[2]                                                                          {0.000 6.250}        12.500          80.000          
      ADC_CLK_P[3]                                                                          {0.000 6.250}        12.500          80.000          
    clkfbout_SYSCLK2                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_SYSCLK0                                                                          {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DCO_P[1]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT                                                                                     0.662        0.000                      0                  434        0.074        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[2]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_1                                                                                   0.922        0.000                      0                  434        0.122        0.000                      0                  434        1.583        0.000                       0                   185  
ADC_DCO_P[3]                                                                                                                                                                                                                                  0.416        0.000                       0                    20  
  CLK_DIV_OUT_2                                                                                   0.408        0.000                      0                  434        0.057        0.000                      0                  434        1.583        0.000                       0                   185  
CLK75mp                                                                                                                                                                                                                                       3.250        0.000                       0                     1  
  clk_out1_SYSCLK0                                                                                0.275        0.000                      0                49790        0.050        0.000                      0                49790        1.875        0.000                       0                 34633  
  clk_out2_SYSCLK0                                                                                3.993        0.000                      0                  412        0.118        0.000                      0                  412        3.020        0.000                       0                   283  
  clk_out3_SYSCLK0                                                                                                                                                                                                                            3.000        0.000                       0                     3  
    clk_out1_SYSCLK2                                                                                                                                                                                                                          0.264        0.000                       0                     5  
    clk_out2_SYSCLK2                                                                                                                                                                                                                         10.345        0.000                       0                     5  
    clkfbout_SYSCLK2                                                                                                                                                                                                                          7.845        0.000                       0                     3  
  clkfbout_SYSCLK0                                                                                                                                                                                                                           10.345        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.810        0.000                      0                  928        0.059        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT                                                                                       0.754        0.000                      0                   60        0.052        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_1                                                                                     0.183        0.000                      0                   60        0.138        0.000                      0                   56  
clk_out1_SYSCLK0                                                                            CLK_DIV_OUT_2                                                                                     0.531        0.000                      0                   60        0.113        0.000                      0                   56  
CLK_DIV_OUT                                                                                 clk_out1_SYSCLK0                                                                                  5.084        0.000                      0                    4                                                                        
CLK_DIV_OUT_1                                                                               clk_out1_SYSCLK0                                                                                  4.974        0.000                      0                    4                                                                        
CLK_DIV_OUT_2                                                                               clk_out1_SYSCLK0                                                                                  4.925        0.000                      0                    4                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_SYSCLK0                                                                                 31.524        0.000                      0                    8                                                                        
clk_out1_SYSCLK0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.919        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_DIV_OUT                                                                                 CLK_DIV_OUT                                                                                       4.597        0.000                      0                   23        0.376        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_1                                                                               CLK_DIV_OUT_1                                                                                     4.372        0.000                      0                   23        0.392        0.000                      0                   23  
**async_default**                                                                           CLK_DIV_OUT_2                                                                               CLK_DIV_OUT_2                                                                                     4.316        0.000                      0                   23        0.498        0.000                      0                   23  
**async_default**                                                                           clk_out1_SYSCLK0                                                                            clk_out1_SYSCLK0                                                                                  3.278        0.000                      0                  130        0.334        0.000                      0                  130  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.166        0.000                      0                  100        0.125        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[1]
  To Clock:  ADC_DCO_P[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[1]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y26  ADC1_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y48  ADC1_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y18  ADC1_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y42  ADC1_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X0Y40  ADC1_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.456ns (9.187%)  route 4.507ns (90.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 9.396 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.507     8.324    ADC1_IF/DIV_RST[1]
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.396    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[5]/C
                         clock pessimism              0.149     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524     8.986    ADC1_IF/reg_ADC_Data2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.456ns (9.187%)  route 4.507ns (90.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 9.396 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.507     8.324    ADC1_IF/DIV_RST[1]
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.396    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[6]/C
                         clock pessimism              0.149     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524     8.986    ADC1_IF/reg_ADC_Data2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.456ns (9.187%)  route 4.507ns (90.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 9.396 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.507     8.324    ADC1_IF/DIV_RST[1]
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.396    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data2_reg[9]/C
                         clock pessimism              0.149     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524     8.986    ADC1_IF/reg_ADC_Data2_reg[9]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data4_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.456ns (9.187%)  route 4.507ns (90.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 9.396 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.507     8.324    ADC1_IF/DIV_RST[1]
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.396    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y20          FDRE                                         r  ADC1_IF/reg_ADC_Data4_reg[9]/C
                         clock pessimism              0.149     9.545    
                         clock uncertainty           -0.035     9.510    
    SLICE_X8Y20          FDRE (Setup_fdre_C_R)       -0.524     8.986    ADC1_IF/reg_ADC_Data4_reg[9]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data7_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.271%)  route 4.462ns (90.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.462     8.279    ADC1_IF/DIV_RST[1]
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[2]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data7_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.271%)  route 4.462ns (90.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.462     8.279    ADC1_IF/DIV_RST[1]
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[3]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data7_reg[3]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data7_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.271%)  route 4.462ns (90.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.462     8.279    ADC1_IF/DIV_RST[1]
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[5]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data7_reg[5]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data8_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 0.456ns (9.271%)  route 4.462ns (90.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.462     8.279    ADC1_IF/DIV_RST[1]
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X4Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data8_reg[3]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X4Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data7_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.456ns (9.280%)  route 4.458ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.458     8.274    ADC1_IF/DIV_RST[1]
    SLICE_X5Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X5Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[0]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data7_reg[0]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 ADC1_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/reg_ADC_Data7_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.456ns (9.280%)  route 4.458ns (90.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 9.325 - 6.249 ) 
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.887     3.360    ADC1_IF/CLK_DIV_OUT
    SLICE_X26Y48         FDRE                                         r  ADC1_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.456     3.816 r  ADC1_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.458     8.274    ADC1_IF/DIV_RST[1]
    SLICE_X5Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.752     9.325    ADC1_IF/CLK_DIV_OUT
    SLICE_X5Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[1]/C
                         clock pessimism              0.149     9.474    
                         clock uncertainty           -0.035     9.439    
    SLICE_X5Y31          FDRE (Setup_fdre_C_R)       -0.429     9.010    ADC1_IF/reg_ADC_Data7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  0.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.755%)  route 0.224ns (60.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.279     1.174    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y21          FDRE                                         r  ADC1_IF/reg_ADC_Data5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.148     1.322 r  ADC1_IF/reg_ADC_Data5_reg[10]/Q
                         net (fo=1, routed)           0.224     1.546    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y4          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.356     1.553    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y4          RAMB36E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.230    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.242     1.472    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.377    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X15Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.075     1.255    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.377    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X13Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.320     1.516    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.336     1.180    
    SLICE_X13Y31         FDRE (Hold_fdre_C_D)         0.075     1.255    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.376    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.338     1.179    
    SLICE_X19Y30         FDPE (Hold_fdpe_C_D)         0.075     1.254    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDCE (Prop_fdce_C_Q)         0.141     1.320 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.067     1.387    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.338     1.179    
    SLICE_X19Y30         FDCE (Hold_fdce_C_D)         0.078     1.257    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.285     1.180    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.065     1.386    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X16Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.322     1.518    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y31         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.338     1.180    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.075     1.255    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.286     1.181    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X20Y30         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.387    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X20Y30         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X20Y30         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.336     1.181    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.075     1.256    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.385    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.338     1.179    
    SLICE_X18Y30         FDPE (Hold_fdpe_C_D)         0.075     1.254    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ADC1_IF/reg_ADC_Data7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.619%)  route 0.292ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.282     1.177    ADC1_IF/CLK_DIV_OUT
    SLICE_X8Y31          FDRE                                         r  ADC1_IF/reg_ADC_Data7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.148     1.325 r  ADC1_IF/reg_ADC_Data7_reg[7]/Q
                         net (fo=1, routed)           0.292     1.617    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.359     1.556    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y12         RAMB18E1                                     r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.322     1.233    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.242     1.475    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.420%)  route 0.118ns (45.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.286     1.181    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X20Y30         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           0.118     1.440    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_rd_rst_wr
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.301     1.216    
    SLICE_X19Y30         FDCE (Hold_fdce_C_D)         0.071     1.287    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC1_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X0Y12  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X0Y4   ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y26  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y48  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y18  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y42  ADC1_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y40  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y44  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y36  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X0Y32  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X2Y48   ADC1_IF/en_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y22   ADC1_IF/reg_ADC_Data1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data4_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data5_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data5_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X8Y21   ADC1_IF/reg_ADC_Data5_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y48  ADC1_IF/DIV_RST_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y48  ADC1_IF/DIV_RST_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X26Y48  ADC1_IF/en_rst_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X9Y24   ADC1_IF/reg_ADC_Data1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X9Y24   ADC1_IF/reg_ADC_Data1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X9Y24   ADC1_IF/reg_ADC_Data1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X9Y24   ADC1_IF/reg_ADC_Data3_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y24   ADC1_IF/reg_ADC_Data3_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y24   ADC1_IF/reg_ADC_Data4_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X8Y24   ADC1_IF/reg_ADC_Data5_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[2]
  To Clock:  ADC_DCO_P[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[2]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[2] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y74  ADC2_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y56  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y60  ADC2_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y64  ADC2_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y78  ADC2_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.456ns (9.783%)  route 4.205ns (90.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.205     8.027    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y98         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.501    
                         clock uncertainty           -0.035     9.466    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.949    ADC2_IF/adc/inst/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.456ns (10.407%)  route 3.926ns (89.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 9.351 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.926     7.748    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.351    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y96         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.500    
                         clock uncertainty           -0.035     9.465    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.948    ADC2_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.456ns (10.642%)  route 3.829ns (89.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 9.349 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.829     7.651    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.349    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y90         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.498    
                         clock uncertainty           -0.035     9.463    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.946    ADC2_IF/adc/inst/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.456ns (10.584%)  route 3.853ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.853     7.675    ADC2_IF/DIV_RST[1]
    SLICE_X82Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/CLK_DIV_OUT
    SLICE_X82Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[2]/C
                         clock pessimism              0.149     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     9.037    ADC2_IF/reg_ADC_Data6_reg[2]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/reg_ADC_Data6_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.456ns (10.584%)  route 3.853ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 9.352 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.853     7.675    ADC2_IF/DIV_RST[1]
    SLICE_X82Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766     9.352    ADC2_IF/CLK_DIV_OUT
    SLICE_X82Y81         FDRE                                         r  ADC2_IF/reg_ADC_Data6_reg[3]/C
                         clock pessimism              0.149     9.501    
                         clock uncertainty           -0.035     9.466    
    SLICE_X82Y81         FDRE (Setup_fdre_C_R)       -0.429     9.037    ADC2_IF/reg_ADC_Data6_reg[3]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.456ns (11.837%)  route 3.396ns (88.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 9.346 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.396     7.219    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.346    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.495    
                         clock uncertainty           -0.035     9.460    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.943    ADC2_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 ADC2_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.704ns (18.228%)  route 3.158ns (81.772%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 9.410 - 6.249 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.284    ADC2_IF/CLK_DIV_OUT
    SLICE_X87Y74         FDRE                                         r  ADC2_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     3.740 r  ADC2_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.249     4.990    ADC2_IF/reg_Data_en_reg_n_0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.114 r  ADC2_IF/eras_fifo_i_1__0/O
                         net (fo=2, routed)           0.798     5.911    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X70Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.111     7.147    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.410    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.149     9.559    
                         clock uncertainty           -0.035     9.523    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     8.991    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 ADC2_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.704ns (18.280%)  route 3.147ns (81.720%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 9.410 - 6.249 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.284    ADC2_IF/CLK_DIV_OUT
    SLICE_X87Y74         FDRE                                         r  ADC2_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     3.740 r  ADC2_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.249     4.990    ADC2_IF/reg_Data_en_reg_n_0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.114 r  ADC2_IF/eras_fifo_i_1__0/O
                         net (fo=2, routed)           0.798     5.911    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X70Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.100     7.136    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.410    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.149     9.559    
                         clock uncertainty           -0.035     9.523    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     8.991    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -7.136    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 ADC2_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/adc/inst/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.456ns (12.256%)  route 3.265ns (87.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 9.351 - 6.249 ) 
    Source Clock Delay      (SCD):    3.366ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     3.822 r  ADC2_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         3.265     7.087    ADC2_IF/adc/inst/Q[0]
    ILOGIC_X1Y56         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.351    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  ADC2_IF/adc/inst/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.500    
                         clock uncertainty           -0.035     9.465    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.948    ADC2_IF/adc/inst/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.948    
                         arrival time                          -7.087    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 ADC2_IF/reg_Data_en_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.704ns (18.361%)  route 3.130ns (81.639%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 9.410 - 6.249 ) 
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.798     3.284    ADC2_IF/CLK_DIV_OUT
    SLICE_X87Y74         FDRE                                         r  ADC2_IF/reg_Data_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     3.740 r  ADC2_IF/reg_Data_en_reg/Q
                         net (fo=1, routed)           1.249     4.990    ADC2_IF/reg_Data_en_reg_n_0
    SLICE_X71Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.114 r  ADC2_IF/eras_fifo_i_1__0/O
                         net (fo=2, routed)           0.798     5.911    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X70Y54         LUT2 (Prop_lut2_I0_O)        0.124     6.035 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=26, routed)          1.083     7.119    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.823     9.410    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.149     9.559    
                         clock uncertainty           -0.035     9.523    
    RAMB18_X3Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.991    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  1.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y53         FDRE (Prop_fdre_C_Q)         0.141     1.346 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.401    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X69Y53         FDRE (Hold_fdre_C_D)         0.075     1.280    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X69Y55         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.141     1.346 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.401    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X69Y55         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X69Y55         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X69Y55         FDRE (Hold_fdre_C_D)         0.075     1.280    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y53         FDRE (Prop_fdre_C_Q)         0.141     1.346 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.401    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X69Y53         FDRE (Hold_fdre_C_D)         0.071     1.276    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC2_IF/reg_ADC_Data8_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.637%)  route 0.353ns (73.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.270     1.178    ADC2_IF/CLK_DIV_OUT
    SLICE_X82Y52         FDRE                                         r  ADC2_IF/reg_ADC_Data8_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  ADC2_IF/reg_ADC_Data8_reg[8]/Q
                         net (fo=1, routed)           0.353     1.658    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.350     1.559    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X3Y20         RAMB18E1                                     r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.258    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIPADIP[0])
                                                      0.243     1.501    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/FCO_Data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/FCO_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.255     1.163    ADC2_IF/CLK_DIV_OUT
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.327 r  ADC2_IF/FCO_Data_reg[2]/Q
                         net (fo=2, routed)           0.056     1.382    ADC2_IF/FCO_Data_reg_n_0_[2]
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.497    ADC2_IF/CLK_DIV_OUT
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[8]/C
                         clock pessimism             -0.334     1.163    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.060     1.223    ADC2_IF/FCO_Data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X70Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164     1.369 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.424    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X70Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X70Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.060     1.265    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.424    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.339     1.205    
    SLICE_X70Y55         FDPE (Hold_fdpe_C_D)         0.060     1.265    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.369 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.424    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X70Y56         FDPE (Hold_fdpe_C_D)         0.060     1.265    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y54         FDPE (Prop_fdpe_C_Q)         0.141     1.346 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.090     1.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.339     1.205    
    SLICE_X71Y54         FDCE (Hold_fdce_C_D)         0.071     1.276    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC2_IF/FCO_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/FCO_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.255     1.163    ADC2_IF/CLK_DIV_OUT
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.327 r  ADC2_IF/FCO_Data_reg[3]/Q
                         net (fo=2, routed)           0.056     1.382    ADC2_IF/FCO_Data_reg_n_0_[3]
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.288     1.497    ADC2_IF/CLK_DIV_OUT
    SLICE_X88Y74         FDRE                                         r  ADC2_IF/FCO_Data_reg[9]/C
                         clock pessimism             -0.334     1.163    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.053     1.216    ADC2_IF/FCO_Data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC2_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X3Y20  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X1Y10  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y74  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y56  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y60  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y64  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y78  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y86  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y90  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y96  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.166       3.666      SLICE_X72Y54  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.166       3.666      SLICE_X72Y54  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y53  ADC2_IF/reg_ADC_Data1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y55  ADC2_IF/reg_ADC_Data1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y55  ADC2_IF/reg_ADC_Data1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y55  ADC2_IF/reg_ADC_Data1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X81Y55  ADC2_IF/reg_ADC_Data2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y55  ADC2_IF/reg_ADC_Data2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y55  ADC2_IF/reg_ADC_Data2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X80Y53  ADC2_IF/reg_ADC_Data2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X77Y66  ADC2_IF/reg_ADC_Data4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X77Y66  ADC2_IF/reg_ADC_Data4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X77Y66  ADC2_IF/reg_ADC_Data4_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X77Y66  ADC2_IF/reg_ADC_Data5_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y66  ADC2_IF/reg_ADC_Data5_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y66  ADC2_IF/reg_ADC_Data5_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y66  ADC2_IF/reg_ADC_Data5_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X76Y66  ADC2_IF/reg_ADC_Data5_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y81  ADC2_IF/reg_ADC_Data6_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X82Y81  ADC2_IF/reg_ADC_Data6_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DCO_P[3]
  To Clock:  ADC_DCO_P[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DCO_P[3]
Waveform(ns):       { 0.000 1.042 }
Period(ns):         2.083
Sources:            { ADC_DCO_P[3] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y128  ADC3_IF/adc/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y106  ADC3_IF/adc/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y118  ADC3_IF/adc/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y120  ADC3_IF/adc/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.083       0.416      ILOGIC_X1Y136  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.518ns (10.050%)  route 4.636ns (89.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 9.302 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.636     8.490    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764     9.302    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y142        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.451    
                         clock uncertainty           -0.035     9.415    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.898    ADC3_IF/adc/inst/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.518ns (10.883%)  route 4.242ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.242     8.096    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y146        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.518ns (10.941%)  route 4.217ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 9.298 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.217     8.070    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760     9.298    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y136        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.447    
                         clock uncertainty           -0.035     9.411    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.894    ADC3_IF/adc/inst/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 0.518ns (11.086%)  route 4.154ns (88.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 9.303 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.154     8.008    ADC3_IF/adc/inst/Q[0]
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765     9.303    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    ILOGIC_X1Y144        ISERDESE2                                    r  ADC3_IF/adc/inst/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.149     9.452    
                         clock uncertainty           -0.035     9.416    
    ILOGIC_X1Y144        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     8.899    ADC3_IF/adc/inst/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[0]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[10]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[11]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X88Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[5]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X88Y128        FDRE (Setup_fdre_C_R)       -0.524     8.890    ADC3_IF/FCO_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X89Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X89Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[1]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X89Y128        FDRE (Setup_fdre_C_R)       -0.429     8.985    ADC3_IF/FCO_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 ADC3_IF/DIV_RST_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/FCO_Data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.518ns (11.191%)  route 4.111ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 9.301 - 6.249 ) 
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.898     3.336    ADC3_IF/CLK_DIV_OUT
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/DIV_RST_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.518     3.854 r  ADC3_IF/DIV_RST_reg[1]/Q
                         net (fo=129, routed)         4.111     7.964    ADC3_IF/DIV_RST[1]
    SLICE_X89Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763     9.301    ADC3_IF/CLK_DIV_OUT
    SLICE_X89Y128        FDRE                                         r  ADC3_IF/FCO_Data_reg[2]/C
                         clock pessimism              0.149     9.450    
                         clock uncertainty           -0.035     9.414    
    SLICE_X89Y128        FDRE (Setup_fdre_C_R)       -0.429     8.985    ADC3_IF/FCO_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.751%)  route 0.230ns (64.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.300     1.159    ADC3_IF/CLK_DIV_OUT
    SLICE_X63Y102        FDRE                                         r  ADC3_IF/reg_ADC_Data3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.128     1.287 r  ADC3_IF/reg_ADC_Data3_reg[8]/Q
                         net (fo=1, routed)           0.230     1.518    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[32]
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.380     1.541    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.323     1.218    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.733%)  route 0.243ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.298     1.157    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y103        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDCE (Prop_fdce_C_Q)         0.141     1.298 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=4, routed)           0.243     1.541    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[3]
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.380     1.541    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.301     1.240    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.423    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.301     1.160    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y100        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.301 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.357    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X61Y100        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.339     1.499    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y100        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.339     1.160    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.075     1.235    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.297 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.353    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.495    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.339     1.156    
    SLICE_X71Y104        FDPE (Hold_fdpe_C_D)         0.075     1.231    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.059     1.358    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.338     1.158    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.076     1.234    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.141     1.299 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.065     1.365    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.338     1.158    
    SLICE_X64Y100        FDPE (Hold_fdpe_C_D)         0.075     1.233    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.365    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X64Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.338     1.158    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.075     1.233    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141     1.299 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.073     1.372    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.338     1.158    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.078     1.236    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ADC3_IF/reg_ADC_Data5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.148ns (33.733%)  route 0.291ns (66.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.300     1.159    ADC3_IF/CLK_DIV_OUT
    SLICE_X62Y101        FDRE                                         r  ADC3_IF/reg_ADC_Data5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.148     1.307 r  ADC3_IF/reg_ADC_Data5_reg[10]/Q
                         net (fo=1, routed)           0.291     1.598    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.380     1.541    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y20         RAMB36E1                                     r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.323     1.218    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.243     1.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.301     1.160    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.164     1.324 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.380    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.339     1.499    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y101        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.339     1.160    
    SLICE_X60Y101        FDRE (Hold_fdre_C_D)         0.060     1.220    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_DIV_OUT_2
Waveform(ns):       { 0.000 2.083 }
Period(ns):         6.249
Sources:            { ADC3_IF/adc/inst/clkout_buf_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB18_X1Y42   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.249       3.673      RAMB36_X1Y20   ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y128  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y106  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y118  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y120  ADC3_IF/adc/inst/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y136  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y142  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y144  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.249       3.889      IDELAY_X1Y146  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.166       3.666      SLICE_X63Y100  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X63Y102  ADC3_IF/reg_ADC_Data1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X62Y101  ADC3_IF/reg_ADC_Data1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X62Y101  ADC3_IF/reg_ADC_Data1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X63Y102  ADC3_IF/reg_ADC_Data2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X63Y102  ADC3_IF/reg_ADC_Data2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X62Y101  ADC3_IF/reg_ADC_Data2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X63Y102  ADC3_IF/reg_ADC_Data2_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X63Y102  ADC3_IF/reg_ADC_Data3_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.166       3.666      SLICE_X62Y101  ADC3_IF/reg_ADC_Data3_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/DIV_RST_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/DIV_RST_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X61Y100  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X61Y100  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X61Y100  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.083       1.583      SLICE_X60Y101  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK75mp
  To Clock:  CLK75mp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK75mp
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { CLK75mp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.250       3.250      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.704ns (31.399%)  route 1.538ns (68.601%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 1.102 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.369     0.792    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X10Y129        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.500     1.102    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X10Y129        SRL16E                                       r  LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1/CLK  (IS_INVERTED)
                         clock pessimism              0.549     1.651    
                         clock uncertainty           -0.072     1.579    
    SLICE_X10Y129        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.067    LEDSet/mdioData_reg[25]_srl3___LEDSet_mdioData_reg_r_1
  -------------------------------------------------------------------
                         required time                          1.067    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
                            (falling edge-triggered cell SRL16E clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.704ns (31.399%)  route 1.538ns (68.601%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 1.102 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.369     0.792    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X10Y129        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.500     1.102    LEDSet/mdioData_reg[26]_LEDSet_mdioData_reg_r_2_0
    SLICE_X10Y129        SRL16E                                       r  LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2/CLK  (IS_INVERTED)
                         clock pessimism              0.549     1.651    
                         clock uncertainty           -0.072     1.579    
    SLICE_X10Y129        SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     1.067    LEDSet/mdioData_reg[8]_srl4___LEDSet_mdioData_reg_r_2
  -------------------------------------------------------------------
                         required time                          1.067    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RING/wa_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.456ns (8.606%)  route 4.843ns (91.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 4.337 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.428ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.641    -1.428    ADC_SiTCP_RING/clk_out1
    SLICE_X29Y91         FDRE                                         r  ADC_SiTCP_RING/wa_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.972 r  ADC_SiTCP_RING/wa_reg[2]/Q
                         net (fo=39, routed)          4.843     3.871    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.610     4.337    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.453     4.791    
                         clock uncertainty           -0.072     4.719    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     4.153    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.153    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RING/ra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.456ns (8.640%)  route 4.822ns (91.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 4.340 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.435ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.634    -1.435    ADC_SiTCP_RING/clk_out1
    SLICE_X32Y84         FDRE                                         r  ADC_SiTCP_RING/ra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.456    -0.979 r  ADC_SiTCP_RING/ra_reg[8]/Q
                         net (fo=36, routed)          4.822     3.843    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.613     4.340    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453     4.794    
                         clock uncertainty           -0.072     4.722    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     4.156    ADC_SiTCP_RING/mem_8_4K_generate[31].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.156    
                         arrival time                          -3.843    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 3.820ns (66.135%)  route 1.956ns (33.865%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 4.223 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.718    -1.352    ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y44          DSP48E1                                      r  ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434    -0.918 r  ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/P[5]
                         net (fo=1, routed)           0.805    -0.113    ADC_SiTCP_RAW/ADC_INT/SquareBeamPosition_n_26
    SLICE_X13Y111        LUT2 (Prop_lut2_I1_O)        0.124     0.011 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[7]_i_5/O
                         net (fo=1, routed)           0.000     0.011    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[7]_i_5_n_0
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.561 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.561    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[7]_i_2_n_0
    SLICE_X13Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.895 f  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.556     1.451    ADC_SiTCP_RAW/ADC_INT/BeamWidSquare_0__0[9]
    SLICE_X15Y111        LUT1 (Prop_lut1_I0_O)        0.303     1.754 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[12]_i_6/O
                         net (fo=1, routed)           0.000     1.754    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[12]_i_6_n_0
    SLICE_X15Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.286 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.286    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[12]_i_2_n_0
    SLICE_X15Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.400 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.400    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[16]_i_2_n_0
    SLICE_X15Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.514 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.514    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[20]_i_2_n_0
    SLICE_X15Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.628 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.628    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[24]_i_2_n_0
    SLICE_X15Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.742 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.742    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[28]_i_2_n_0
    SLICE_X15Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.856 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.856    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[32]_i_2_n_0
    SLICE_X15Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.970 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.970    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[36]_i_2_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.084 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.084    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[40]_i_2_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.198 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.198    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[44]_i_2_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.532 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[47]_i_3/O[1]
                         net (fo=1, routed)           0.595     4.127    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare0[46]
    SLICE_X15Y121        LUT3 (Prop_lut3_I0_O)        0.297     4.424 r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[46]_i_1/O
                         net (fo=1, routed)           0.000     4.424    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare[46]
    SLICE_X15Y121        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.496     4.223    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X15Y121        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[46]/C
                         clock pessimism              0.533     4.756    
                         clock uncertainty           -0.072     4.684    
    SLICE_X15Y121        FDRE (Setup_fdre_C_D)        0.075     4.759    ADC_SiTCP_RAW/ADC_INT/UnsignedBeamWidSquare_reg[46]
  -------------------------------------------------------------------
                         required time                          4.759    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/sumQ21_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 1.468ns (25.513%)  route 4.286ns (74.487%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 4.239 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.620    -1.449    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X44Y101        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/sumQ21_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.993 r  ADC_SiTCP_RAW/ADC_INT/sumQ21_reg[27]/Q
                         net (fo=5, routed)           1.011     0.018    ADC_SiTCP_RAW/ADC_INT/sumQ21[27]
    SLICE_X41Y103        LUT4 (Prop_lut4_I0_O)        0.124     0.142 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_206/O
                         net (fo=1, routed)           0.868     1.009    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_206_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I2_O)        0.124     1.133 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_77/O
                         net (fo=1, routed)           0.725     1.859    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_77_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I1_O)        0.124     1.983 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_25/O
                         net (fo=1, routed)           0.000     1.983    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_25_n_0
    SLICE_X47Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     2.200 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_9/O
                         net (fo=1, routed)           1.043     3.242    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg_i_9_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.299     3.541 f  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_3/O
                         net (fo=1, routed)           0.639     4.180    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_3_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I3_O)        0.124     4.304 r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1/O
                         net (fo=1, routed)           0.000     4.304    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_i_1_n_0
    SLICE_X49Y90         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.511     4.239    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X49Y90         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg/C
                         clock pessimism              0.453     4.692    
                         clock uncertainty           -0.072     4.620    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)        0.031     4.651    ADC_SiTCP_RAW/ADC_INT/UseThisQstrip_reg
  -------------------------------------------------------------------
                         required time                          4.651    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.424%)  route 1.773ns (71.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 1.099 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.604     1.026    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X8Y129         FDRE                                         r  LEDSet/mdioData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.497     1.099    LEDSet/clk_out1
    SLICE_X8Y129         FDRE                                         r  LEDSet/mdioData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.533     1.632    
                         clock uncertainty           -0.072     1.560    
    SLICE_X8Y129         FDRE (Setup_fdre_C_CE)      -0.164     1.396    LEDSet/mdioData_reg[0]
  -------------------------------------------------------------------
                         required time                          1.396    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.424%)  route 1.773ns (71.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 1.099 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.604     1.026    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X8Y129         FDRE                                         r  LEDSet/mdioData_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.497     1.099    LEDSet/clk_out1
    SLICE_X8Y129         FDRE                                         r  LEDSet/mdioData_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.533     1.632    
                         clock uncertainty           -0.072     1.560    
    SLICE_X8Y129         FDRE (Setup_fdre_C_CE)      -0.164     1.396    LEDSet/mdioData_reg[10]
  -------------------------------------------------------------------
                         required time                          1.396    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.424%)  route 1.773ns (71.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 1.099 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.604     1.026    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  LEDSet/mdioData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.497     1.099    LEDSet/clk_out1
    SLICE_X8Y129         FDSE                                         r  LEDSet/mdioData_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.533     1.632    
                         clock uncertainty           -0.072     1.560    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.164     1.396    LEDSet/mdioData_reg[11]
  -------------------------------------------------------------------
                         required time                          1.396    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 LEDSet/MDC_CLK_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            LEDSet/mdioData_reg[12]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_SYSCLK0 fall@3.125ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.424%)  route 1.773ns (71.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 1.099 - 3.125 ) 
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.619    -1.450    LEDSet/clk_out1
    SLICE_X11Y130        FDCE                                         r  LEDSet/MDC_CLK_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y130        FDCE (Prop_fdce_C_Q)         0.456    -0.994 r  LEDSet/MDC_CLK_counter_reg[2]/Q
                         net (fo=5, routed)           0.992    -0.003    LEDSet/MDC_CLK_counter_reg[2]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.124     0.121 r  LEDSet/Count[5]_i_3/O
                         net (fo=4, routed)           0.177     0.298    LEDSet/Count[5]_i_3_n_0
    SLICE_X9Y129         LUT2 (Prop_lut2_I0_O)        0.124     0.422 r  LEDSet/mdioData[32]_i_2/O
                         net (fo=33, routed)          0.604     1.026    LEDSet/mdioData[32]_i_2_n_0
    SLICE_X8Y129         FDSE                                         r  LEDSet/mdioData_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 fall edge)
                                                      3.125     3.125 f  
    K4                                                0.000     3.125 f  CLK75mp (IN)
                         net (fo=0)                   0.000     3.125    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     4.034 f  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     5.196    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -2.128 f  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.489    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.398 f  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.497     1.099    LEDSet/clk_out1
    SLICE_X8Y129         FDSE                                         r  LEDSet/mdioData_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.533     1.632    
                         clock uncertainty           -0.072     1.560    
    SLICE_X8Y129         FDSE (Setup_fdse_C_CE)      -0.164     1.396    LEDSet/mdioData_reg[12]
  -------------------------------------------------------------------
                         required time                          1.396    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.347ns (82.528%)  route 0.073ns (17.472%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.569    -0.465    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X68Y98         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[3]/Q
                         net (fo=2, routed)           0.073    -0.251    ADC_SiTCP_RAW/ADC_INT/SumRawWD17[3]
    SLICE_X68Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.138 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.138    ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[3]_i_1_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.098    ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[7]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.044 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.044    ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[11]_i_1_n_7
    SLICE_X68Y100        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.835    -0.861    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X68Y100        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[8]/C
                         clock pessimism              0.662    -0.199    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.105    -0.094    ADC_SiTCP_RAW/ADC_INT/SumRawWD17_reg[8]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.673%)  route 0.176ns (54.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.557    -0.477    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y69         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.329 r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.176    -0.153    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[3]
    SLICE_X54Y68         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.825    -0.871    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X54Y68         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.657    -0.214    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.011    -0.203    ADC_SiTCP_RAW/ADC_INT/CalPartBeamWidth/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RING/WD_Gen[3].wd_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.135%)  route 0.245ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.638    -0.395    ADC_SiTCP_RING/clk_out1
    SLICE_X8Y37          FDRE                                         r  ADC_SiTCP_RING/WD_Gen[3].wd_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.231 r  ADC_SiTCP_RING/WD_Gen[3].wd_reg[42]/Q
                         net (fo=1, routed)           0.245     0.014    ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y9          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.959    -0.736    ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.404    -0.332    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.036    ADC_SiTCP_RING/mem_8_4K_generate[5].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/irAdcData_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.026%)  route 0.236ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.598    -0.436    ADC_SiTCP_RAW/SYSCLK
    SLICE_X80Y65         FDRE                                         r  ADC_SiTCP_RAW/irAdcData_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.272 r  ADC_SiTCP_RAW/irAdcData_reg[175]/Q
                         net (fo=3, routed)           0.236    -0.036    ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y13         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.907    -0.788    ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.406    -0.382    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.086    ADC_SiTCP_RAW/mem_generate[21].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.601%)  route 0.244ns (63.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.596    -0.438    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X73Y97         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.244    -0.052    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[16]
    SLICE_X77Y102        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.865    -0.831    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X77Y102        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.662    -0.169    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.066    -0.103    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.138%)  route 0.249ns (63.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.638    -0.395    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y161        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.254 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.249    -0.005    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[12]
    SLICE_X49Y163        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.912    -0.783    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y163        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.653    -0.130    
    SLICE_X49Y163        FDRE (Hold_fdre_C_D)         0.075    -0.055    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.433ns (82.508%)  route 0.092ns (17.492%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.597    -0.436    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X81Y147        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.091    -0.204    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][16]
    SLICE_X80Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.159    -0.045 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.045    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.005 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.005    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X80Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.035 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     0.035    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X80Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.088 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.088    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[28]
    SLICE_X80Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.942    -0.753    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X80Y150        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.657    -0.096    
    SLICE_X80Y150        FDRE (Hold_fdre_C_D)         0.134     0.038    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.287%)  route 0.248ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.639    -0.394    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X52Y159        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.253 r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[38].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.248    -0.005    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[62]_0[7]
    SLICE_X49Y160        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.915    -0.780    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X49Y160        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.653    -0.127    
    SLICE_X49Y160        FDRE (Hold_fdre_C_D)         0.071    -0.056    ADC_SiTCP_RAW/ADC_INT/CalBeamPosition/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[39].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.342ns (81.274%)  route 0.079ns (18.726%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.567    -0.467    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X59Y99         FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.247    ADC_SiTCP_RAW/ADC_INT/SumRawWD23[5]
    SLICE_X59Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.100 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.100    ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[7]_i_1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.046 r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.046    ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[11]_i_1_n_7
    SLICE_X59Y100        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.832    -0.864    ADC_SiTCP_RAW/ADC_INT/SYSCLK
    SLICE_X59Y100        FDRE                                         r  ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[8]/C
                         clock pessimism              0.662    -0.202    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105    -0.097    ADC_SiTCP_RAW/ADC_INT/SumRawWD23_reg[8]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ADC_SiTCP_RAW/irAdcData_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.299%)  route 0.264ns (61.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.399ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.634    -0.399    ADC_SiTCP_RAW/SYSCLK
    SLICE_X70Y43         FDRE                                         r  ADC_SiTCP_RAW/irAdcData_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.235 r  ADC_SiTCP_RAW/irAdcData_reg[101]/Q
                         net (fo=3, routed)           0.264     0.029    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y9          RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.952    -0.743    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.425    -0.318    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.022    ADC_SiTCP_RAW/mem_generate[12].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y57     SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y50     SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y16     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y16     ADC_SiTCP_RAW/mem_generate[25].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y7      ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y7      ADC_SiTCP_RING/mem_8_4K_generate[20].ADC_MEM_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X38Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X34Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X34Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X34Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X34Y151    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X8Y101     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK0
  To Clock:  clk_out2_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.794ns (23.541%)  route 2.579ns (76.459%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 6.240 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.205ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.628    -1.205    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y140         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDCE (Prop_fdce_C_Q)         0.518    -0.687 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/Q
                         net (fo=22, routed)          0.829     0.141    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank
    SLICE_X7Y139         LUT2 (Prop_lut2_I1_O)        0.124     0.265 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           1.032     1.297    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X7Y139         LUT4 (Prop_lut4_I2_O)        0.152     1.449 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_313/O
                         net (fo=1, routed)           0.718     2.167    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_186
    RAMB18_X0Y55         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.539     6.240    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y55         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.563     6.803    
                         clock uncertainty           -0.074     6.729    
    RAMB18_X0Y55         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.568     6.161    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 2.012ns (51.654%)  route 1.883ns (48.346%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.341 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.341    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.675 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.675    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.500     6.201    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism              0.545     6.746    
                         clock uncertainty           -0.074     6.672    
    SLICE_X29Y135        FDCE (Setup_fdce_C_D)        0.062     6.734    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.991ns (51.392%)  route 1.883ns (48.608%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.341 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.341    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.654 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.654    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr23
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.500     6.201    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23/C
                         clock pessimism              0.545     6.746    
                         clock uncertainty           -0.074     6.672    
    SLICE_X29Y135        FDCE (Setup_fdce_C_D)        0.062     6.734    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_23
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.897ns (26.521%)  route 2.485ns (73.479%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.760ns = ( 6.240 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.706    -1.127    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y139         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDCE (Prop_fdce_C_Q)         0.478    -0.649 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/Q
                         net (fo=42, routed)          0.956     0.307    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb
    SLICE_X6Y139         LUT4 (Prop_lut4_I2_O)        0.295     0.602 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.899     1.501    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.124     1.625 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_311/O
                         net (fo=1, routed)           0.630     2.255    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_185
    RAMB18_X0Y54         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.539     6.240    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y54         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.545     6.785    
                         clock uncertainty           -0.074     6.711    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     6.351    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.917ns (50.445%)  route 1.883ns (49.555%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.341 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.341    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.580 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.580    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr22
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.500     6.201    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22/C
                         clock pessimism              0.545     6.746    
                         clock uncertainty           -0.074     6.672    
    SLICE_X29Y135        FDCE (Setup_fdce_C_D)        0.062     6.734    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_22
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.901ns (50.236%)  route 1.883ns (49.764%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 6.201 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.341 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.341    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[19]
    SLICE_X29Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.564 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.564    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr20
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.500     6.201    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y135        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism              0.545     6.746    
                         clock uncertainty           -0.074     6.672    
    SLICE_X29Y135        FDCE (Setup_fdce_C_D)        0.062     6.734    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.898ns (50.196%)  route 1.883ns (49.804%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.561 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.561    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr17
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.499     6.200    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17/C
                         clock pessimism              0.545     6.745    
                         clock uncertainty           -0.074     6.671    
    SLICE_X29Y134        FDCE (Setup_fdce_C_D)        0.062     6.733    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_17
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.877ns (49.918%)  route 1.883ns (50.082%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.540 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.540    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr19
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.499     6.200    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19/C
                         clock pessimism              0.545     6.745    
                         clock uncertainty           -0.074     6.671    
    SLICE_X29Y134        FDCE (Setup_fdce_C_D)        0.062     6.733    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_19
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.803ns (48.913%)  route 1.883ns (51.087%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.466 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.466    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr18
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.499     6.200    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18/C
                         clock pessimism              0.545     6.745    
                         clock uncertainty           -0.074     6.671    
    SLICE_X29Y134        FDCE (Setup_fdce_C_D)        0.062     6.733    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_18
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_SYSCLK0 rise@8.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 1.787ns (48.690%)  route 1.883ns (51.310%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.800ns = ( 6.200 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.220ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.140    -2.929    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    -2.833 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.613    -1.220    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X34Y131        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y131        FDCE (Prop_fdce_C_Q)         0.518    -0.702 f  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb/Q
                         net (fo=27, routed)          1.343     0.640    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb
    SLICE_X29Y129        LUT1 (Prop_lut1_I0_O)        0.124     0.764 r  SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv1_INV_0/O
                         net (fo=1, routed)           0.540     1.305    SiTCP/SiTCP/GMII/GMII_TXCNT/pauseEnb_inv
    SLICE_X29Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.885 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.885    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X29Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.999 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X29Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.113 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.113    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[11]
    SLICE_X29Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.227 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.227    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[15]
    SLICE_X29Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.450 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.450    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr16
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      8.000     8.000 r  
    K4                                                0.000     8.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     8.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.747 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.386    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.477 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     4.610    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.701 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         1.499     6.200    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X29Y134        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16/C
                         clock pessimism              0.545     6.745    
                         clock uncertainty           -0.074     6.671    
    SLICE_X29Y134        FDCE (Setup_fdce_C_D)        0.062     6.733    SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_16
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  4.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.594    -0.383    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141    -0.242 f  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_6/Q
                         net (fo=2, routed)           0.066    -0.176    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[6]
    SLICE_X2Y134         LUT6 (Prop_lut6_I4_O)        0.045    -0.131 r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o12/O
                         net (fo=1, routed)           0.000    -0.131    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[10]_GND_5_o_LessThan_66_o
    SLICE_X2Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.865    -0.769    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y134         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet/C
                         clock pessimism              0.398    -0.370    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.121    -0.249    SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.596    -0.381    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_3/Q
                         net (fo=1, routed)           0.056    -0.185    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[3]
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.767    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                         clock pessimism              0.385    -0.381    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.076    -0.305    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.596    -0.381    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/Q
                         net (fo=1, routed)           0.056    -0.185    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[1]
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.767    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                         clock pessimism              0.385    -0.381    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.075    -0.306    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.596    -0.381    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.056    -0.185    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.767    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism              0.385    -0.381    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.071    -0.310    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.565    -0.412    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.076    -0.195    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X8Y136         LUT3 (Prop_lut3_I2_O)        0.045    -0.150 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o1/O
                         net (fo=1, routed)           0.000    -0.150    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_trnsReq_AND_6_o
    SLICE_X8Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.835    -0.799    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                         clock pessimism              0.399    -0.399    
    SLICE_X8Y136         FDCE (Hold_fdce_C_D)         0.121    -0.278    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsAct
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.593    -0.384    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDCE (Prop_fdce_C_Q)         0.141    -0.243 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_6/Q
                         net (fo=5, routed)           0.077    -0.166    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[6]
    SLICE_X6Y135         LUT6 (Prop_lut6_I3_O)        0.045    -0.121 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=1, routed)           0.000    -0.121    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X6Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.862    -0.771    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                         clock pessimism              0.399    -0.371    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.121    -0.250    SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_0/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.565    -0.412    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq/Q
                         net (fo=3, routed)           0.078    -0.193    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsReq
    SLICE_X8Y136         LUT4 (Prop_lut4_I2_O)        0.045    -0.148 r  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_8_o1/O
                         net (fo=1, routed)           0.000    -0.148    SiTCP/SiTCP/GMII/GMII_TXBUF/trnsEnd_rdBank_AND_8_o
    SLICE_X8Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.835    -0.799    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_0/C
                         clock pessimism              0.399    -0.399    
    SLICE_X8Y136         FDCE (Hold_fdce_C_D)         0.120    -0.279    SiTCP/SiTCP/GMII/GMII_TXBUF/rdAct_0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.596    -0.381    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.065    -0.175    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X4Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.767    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism              0.385    -0.381    
    SLICE_X4Y141         FDRE (Hold_fdre_C_D)         0.075    -0.306    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.209%)  route 0.234ns (58.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.568    -0.409    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y141        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDCE (Prop_fdce_C_Q)         0.164    -0.245 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.234    -0.011    SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y56         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.882    -0.751    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y56         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism              0.422    -0.329    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.146    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_SYSCLK0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_SYSCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_SYSCLK0 rise@0.000ns - clk_out2_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.030    -1.003    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    -0.977 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.596    -0.381    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.054    -0.187    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out2_SYSCLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033    -1.662    CLK125M
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    -1.633 r  BUFGCTRL_CLK0/O
                         net (fo=279, routed)         0.866    -0.767    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y141         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism              0.398    -0.368    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.047    -0.321    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y56     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y56     SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y54     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y55     SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   BUFGCTRL_CLK0/I1
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   SYSCLK0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y155    GMII_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X3Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y138    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y138    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y140     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y140     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y140     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X2Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X3Y141     SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y138    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y138    SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y135     SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SYSCLK0
  To Clock:  clk_out3_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SYSCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y21   SYSCLK0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK2
  To Clock:  clk_out1_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SYSCLK2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    SYSCLK2/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SYSCLK2
  To Clock:  clk_out2_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SYSCLK2
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    SYSCLK2/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X0Y16     ADC_CLK_ODDR_1/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y52     ADC_CLK_ODDR_2/C
Min Period  n/a     ODDR/C              n/a            1.474         12.500      11.026     OLOGIC_X1Y108    ADC_CLK_ODDR_3/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK2
  To Clock:  clkfbout_SYSCLK2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SYSCLK2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  SYSCLK2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SYSCLK0
  To Clock:  clkfbout_SYSCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SYSCLK0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         12.500      10.345     BUFGCTRL_X0Y20   SYSCLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  SYSCLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.810ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.080ns (29.037%)  route 5.083ns (70.963%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 36.452 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.885    10.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.348    11.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.585    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.398    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.032    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                 25.810    

Slack (MET) :             25.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 2.080ns (29.042%)  route 5.082ns (70.958%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 36.452 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.883    10.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.348    11.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.585    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.398    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.031    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.846    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                 25.811    

Slack (MET) :             25.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 2.080ns (29.082%)  route 5.072ns (70.918%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 36.452 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.874    10.678    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.348    11.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.026    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.585    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.398    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X6Y73          FDRE (Setup_fdre_C_D)        0.077    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                 25.866    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 2.080ns (30.714%)  route 4.692ns (69.286%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 36.452 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.493    10.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.348    10.645 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.585    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.398    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.031    36.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.846    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 2.080ns (30.732%)  route 4.688ns (69.268%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 36.452 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.348    10.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.585    36.452    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X4Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.398    36.850    
                         clock uncertainty           -0.035    36.815    
    SLICE_X4Y73          FDRE (Setup_fdre_C_D)        0.029    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.844    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 26.203    

Slack (MET) :             26.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.080ns (30.887%)  route 4.654ns (69.113%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 36.453 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.456    10.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X7Y72          LUT3 (Prop_lut3_I1_O)        0.348    10.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.586    36.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.398    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.029    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                 26.237    

Slack (MET) :             26.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 2.080ns (31.438%)  route 4.536ns (68.562%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 36.453 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.131     9.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT5 (Prop_lut5_I1_O)        0.150     9.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.338    10.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I2_O)        0.348    10.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.586    36.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.420    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.031    36.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 26.379    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.830ns (28.844%)  route 4.515ns (71.156%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 36.453 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.282     9.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124     9.929 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.165    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.586    36.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.398    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)        0.077    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             26.806ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 1.830ns (29.574%)  route 4.358ns (70.426%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 36.453 - 33.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.705     3.873    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.456     4.329 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.799     6.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.153     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           1.268     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.327     7.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     7.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.523 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.136     9.659    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     9.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.154     9.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124    10.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.586    36.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y72          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.420    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.029    36.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                 26.806    

Slack (MET) :             26.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.084ns (18.412%)  route 4.803ns (81.588%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 36.379 - 33.000 ) 
    Source Clock Delay      (SCD):    3.887ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.719     3.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X0Y87          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     4.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          2.403     6.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X10Y99         LUT3 (Prop_lut3_I2_O)        0.149     6.896 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.176     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X12Y101        LUT6 (Prop_lut6_I1_O)        0.355     8.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.685     9.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X10Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.539     9.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X13Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X13Y101        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.301    36.680    
                         clock uncertainty           -0.035    36.644    
    SLICE_X13Y101        FDPE (Setup_fdpe_C_D)       -0.058    36.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.586    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 26.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.775%)  route 0.238ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X10Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y102        FDRE (Prop_fdre_C_Q)         0.164     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.238     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[4]
    SLICE_X9Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X9Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -0.134     1.699    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.070     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.227ns (49.878%)  route 0.228ns (50.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X11Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.128     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.228     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[14]
    SLICE_X8Y98          LUT5 (Prop_lut5_I3_O)        0.099     1.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.000     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X8Y98          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X8Y98          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.134     1.699    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.120     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.392%)  route 0.178ns (54.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X2Y99          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.178     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X4Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X4Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.134     1.725    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)        -0.007     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.112     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X6Y102         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y102         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.389     1.470    
    SLICE_X6Y102         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.601     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X3Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X2Y101         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y101         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.394     1.468    
    SLICE_X2Y101         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.574     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X9Y98          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.052     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[5]
    SLICE_X8Y98          LUT5 (Prop_lut5_I3_O)        0.045     1.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X8Y98          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X8Y98          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -0.392     1.441    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.121     1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (42.004%)  route 0.289ns (57.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.574     1.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X8Y98          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.164     1.592 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.289     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[3]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_13
    SLICE_X7Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X7Y101         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism             -0.134     1.725    
    SLICE_X7Y101         FDCE (Hold_fdce_C_D)         0.092     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.498%)  route 0.282ns (55.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X11Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.128     1.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.282     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[6]
    SLICE_X10Y98         LUT5 (Prop_lut5_I3_O)        0.098     1.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_10
    SLICE_X10Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X10Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism             -0.134     1.699    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.120     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     1.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.405     1.426    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.075     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.571     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X11Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y104        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.405     1.425    
    SLICE_X11Y104        FDPE (Hold_fdpe_C_D)         0.075     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X4Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X0Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y94    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X2Y101   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y102   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.744ns  (logic 0.456ns (5.215%)  route 8.288ns (94.785%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y104        FDCE                                         r  LOC_REG/x7D_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[0]/Q
                         net (fo=4, routed)           8.288  6244.801    ADC1_IF/adc/inst/tap_8[0]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.801    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.735ns  (logic 0.456ns (5.220%)  route 8.279ns (94.780%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           8.279  6244.792    ADC1_IF/adc/inst/tap_8[1]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.792    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.676ns  (logic 0.456ns (5.256%)  route 8.220ns (94.744%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[3]/Q
                         net (fo=4, routed)           8.220  6244.733    ADC1_IF/adc/inst/tap_8[3]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.733    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 LOC_REG/x77_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.267%)  route 8.201ns (94.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6245.820 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x77_Reg_reg[3]/Q
                         net (fo=4, routed)           8.201  6244.713    ADC1_IF/adc/inst/tap_2[3]
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.745  6245.820    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.820    
                         clock uncertainty           -0.172  6245.648    
    IDELAY_X0Y32         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.546    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.546    
                         arrival time                       -6244.713    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.634ns  (logic 0.518ns (6.000%)  route 8.116ns (94.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6245.813 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.574 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           8.116  6244.689    ADC1_IF/adc/inst/tap_fco_1[2]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.738  6245.813    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.813    
                         clock uncertainty           -0.172  6245.641    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.539    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.539    
                         arrival time                       -6244.690    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.645ns  (logic 0.456ns (5.275%)  route 8.189ns (94.725%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 6245.829 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x79_Reg_reg[0]/Q
                         net (fo=4, routed)           8.189  6244.701    ADC1_IF/adc/inst/tap_4[0]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.828    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.828    
                         clock uncertainty           -0.172  6245.656    
    IDELAY_X0Y44         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.554    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.554    
                         arrival time                       -6244.701    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.619ns  (logic 0.456ns (5.291%)  route 8.163ns (94.709%))
  Logic Levels:           0  
  Clock Path Skew:        4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.067ns = ( 6245.818 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y106        FDCE                                         r  LOC_REG/x7C_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7C_Reg_reg[3]/Q
                         net (fo=4, routed)           8.163  6244.676    ADC1_IF/adc/inst/tap_7[3]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.743  6245.818    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.818    
                         clock uncertainty           -0.172  6245.646    
    IDELAY_X0Y18         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.544    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.544    
                         arrival time                       -6244.676    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.586ns  (logic 0.518ns (6.033%)  route 8.068ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 6245.823 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X34Y105        FDCE                                         r  LOC_REG/x78_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.573 r  LOC_REG/x78_Reg_reg[3]/Q
                         net (fo=4, routed)           8.068  6244.641    ADC1_IF/adc/inst/tap_3[3]
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.823    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.823    
                         clock uncertainty           -0.172  6245.651    
    IDELAY_X0Y36         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.549    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.549    
                         arrival time                       -6244.641    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.582ns  (logic 0.456ns (5.313%)  route 8.126ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        4.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 6245.827 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X31Y107        FDCE                                         r  LOC_REG/x7A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456  6236.511 r  LOC_REG/x7A_Reg_reg[2]/Q
                         net (fo=4, routed)           8.126  6244.637    ADC1_IF/adc/inst/tap_5[2]
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.751  6245.826    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.826    
                         clock uncertainty           -0.172  6245.654    
    IDELAY_X0Y40         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.552    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.552    
                         arrival time                       -6244.637    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.574ns  (logic 0.456ns (5.319%)  route 8.118ns (94.681%))
  Logic Levels:           0  
  Clock Path Skew:        4.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 6245.830 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y104        FDCE                                         r  LOC_REG/x7D_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[2]/Q
                         net (fo=4, routed)           8.118  6244.630    ADC1_IF/adc/inst/tap_8[2]
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                   6242.751  6242.751 r  
    V13                                               0.000  6242.751 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000  6242.751    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946  6243.697 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.156    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919  6245.075 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.754  6245.829    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y48         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.829    
                         clock uncertainty           -0.172  6245.657    
    IDELAY_X0Y48         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102  6245.555    ADC1_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.556    
                         arrival time                       -6244.631    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 0.418ns (7.422%)  route 5.214ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        5.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.601 r  LOC_REG/x75_Reg_reg[1]/Q
                         net (fo=4, routed)           5.214     3.613    ADC1_IF/adc/inst/tap_fco_1[1]
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.777     3.250    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y26         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.250    
                         clock uncertainty            0.172     3.423    
    IDELAY_X0Y26         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.561    ADC1_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.367ns (6.340%)  route 5.422ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        5.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           5.422     3.770    ADC1_IF/adc/inst/tap_2[1]
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.786     3.259    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.259    
                         clock uncertainty            0.172     3.432    
    IDELAY_X0Y32         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.570    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 0.367ns (6.216%)  route 5.537ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        5.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x79_Reg_reg[3]/Q
                         net (fo=4, routed)           5.537     3.885    ADC1_IF/adc/inst/tap_4[3]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.579    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[8].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.467ns (8.270%)  route 5.180ns (91.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    -1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.770    -1.753    ADC1_IF/clk_out1
    SLICE_X7Y43          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -1.386 r  ADC1_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.882     0.496    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.100     0.596 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.298     3.894    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.788     3.261    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y34         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.261    
                         clock uncertainty            0.172     3.434    
    IDELAY_X0Y34         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.575    ADC1_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[6].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.467ns (8.247%)  route 5.196ns (91.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    -1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.770    -1.753    ADC1_IF/clk_out1
    SLICE_X7Y43          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -1.386 r  ADC1_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.882     0.496    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.100     0.596 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.314     3.910    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.790     3.263    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y36         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.172     3.436    
    IDELAY_X0Y36         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.577    ADC1_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.367ns (6.177%)  route 5.575ns (93.823%))
  Logic Levels:           0  
  Clock Path Skew:        5.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           5.575     3.923    ADC1_IF/adc/inst/tap_4[2]
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.579    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.579    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 LOC_REG/x7C_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.367ns (6.188%)  route 5.564ns (93.812%))
  Logic Levels:           0  
  Clock Path Skew:        5.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.505    -2.018    LOC_REG/CLK
    SLICE_X29Y106        FDCE                                         r  LOC_REG/x7C_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.651 r  LOC_REG/x7C_Reg_reg[0]/Q
                         net (fo=4, routed)           5.564     3.912    ADC1_IF/adc/inst/tap_7[0]
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.784     3.257    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y18         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000     3.257    
                         clock uncertainty            0.172     3.430    
    IDELAY_X0Y18         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.568    ADC1_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.568    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[5].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.681ns  (logic 0.467ns (8.220%)  route 5.214ns (91.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    -1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.770    -1.753    ADC1_IF/clk_out1
    SLICE_X7Y43          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -1.386 r  ADC1_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.882     0.496    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.100     0.596 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.333     3.928    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.268    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y44         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.268    
                         clock uncertainty            0.172     3.441    
    IDELAY_X0Y44         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.582    ADC1_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[4].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 0.467ns (8.200%)  route 5.228ns (91.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    -1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.770    -1.753    ADC1_IF/clk_out1
    SLICE_X7Y43          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -1.386 r  ADC1_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.882     0.496    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.100     0.596 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.347     3.942    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.793     3.266    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y40         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.266    
                         clock uncertainty            0.172     3.439    
    IDELAY_X0Y40         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.580    ADC1_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.580    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ADC1_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC1_IF/adc/inst/pins[7].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 0.467ns (8.160%)  route 5.256ns (91.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    -1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.770    -1.753    ADC1_IF/clk_out1
    SLICE_X7Y43          FDRE                                         r  ADC1_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.367    -1.386 r  ADC1_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           1.882     0.496    ADC1_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.100     0.596 r  ADC1_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           3.375     3.970    ADC1_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.786     3.259    ADC1_IF/adc/inst/ADC_DCO_P[1]_0
    IDELAY_X0Y32         IDELAYE2                                     r  ADC1_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.259    
                         clock uncertainty            0.172     3.432    
    IDELAY_X0Y32         IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.141     3.573    ADC1_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.254ns  (logic 0.642ns (6.938%)  route 8.612ns (93.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 6236.147 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.717  6236.147    ADC2_IF/clk_out1
    SLICE_X88Y101        FDRE                                         r  ADC2_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518  6236.666 f  ADC2_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           3.308  6239.974    ADC2_IF/in_delay_reset_old
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.124  6240.098 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.303  6245.401    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.583    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.584    
                         arrival time                       -6245.401    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.201ns  (logic 0.642ns (6.978%)  route 8.559ns (93.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 6236.147 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.717  6236.147    ADC2_IF/clk_out1
    SLICE_X88Y101        FDRE                                         r  ADC2_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518  6236.666 f  ADC2_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           3.308  6239.974    ADC2_IF/in_delay_reset_old
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.124  6240.098 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.250  6245.348    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.582    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.582    
                         arrival time                       -6245.348    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.178ns  (logic 0.642ns (6.995%)  route 8.536ns (93.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 6245.848 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 6236.147 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.717  6236.147    ADC2_IF/clk_out1
    SLICE_X88Y101        FDRE                                         r  ADC2_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518  6236.666 f  ADC2_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           3.308  6239.974    ADC2_IF/in_delay_reset_old
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.124  6240.098 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           5.227  6245.325    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.848    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000  6245.848    
                         clock uncertainty           -0.172  6245.675    
    IDELAY_X1Y64         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.578    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6245.326    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        9.144ns  (logic 0.456ns (4.987%)  route 8.688ns (95.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           8.688  6245.201    ADC2_IF/adc/inst/tap_8[1]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6245.201    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.755ns  (logic 0.456ns (5.209%)  route 8.299ns (94.791%))
  Logic Levels:           0  
  Clock Path Skew:        4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.090ns = ( 6245.841 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X31Y107        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456  6236.511 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           8.299  6244.809    ADC2_IF/adc/inst/tap_5[1]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.841    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.841    
                         clock uncertainty           -0.172  6245.668    
    IDELAY_X1Y78         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.566    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.567    
                         arrival time                       -6244.810    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 ADC2_IF/in_delay_reset_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.598ns  (logic 0.642ns (7.467%)  route 7.956ns (92.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 6245.836 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.352ns = ( 6236.147 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.717  6236.147    ADC2_IF/clk_out1
    SLICE_X88Y101        FDRE                                         r  ADC2_IF/in_delay_reset_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518  6236.666 f  ADC2_IF/in_delay_reset_old_reg/Q
                         net (fo=2, routed)           3.308  6239.974    ADC2_IF/in_delay_reset_old
    SLICE_X88Y101        LUT4 (Prop_lut4_I0_O)        0.124  6240.098 r  ADC2_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.647  6244.745    ADC2_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.748  6245.836    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.836    
                         clock uncertainty           -0.172  6245.664    
    IDELAY_X1Y74         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.566    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.567    
                         arrival time                       -6244.745    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 LOC_REG/x78_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.690ns  (logic 0.518ns (5.961%)  route 8.172ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X34Y105        FDCE                                         r  LOC_REG/x78_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.573 r  LOC_REG/x78_Reg_reg[1]/Q
                         net (fo=4, routed)           8.172  6244.744    ADC2_IF/adc/inst/tap_3[1]
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y90         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y90         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.744    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 LOC_REG/x76_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.669ns  (logic 0.456ns (5.260%)  route 8.213ns (94.740%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 6245.854 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X28Y107        FDCE                                         r  LOC_REG/x76_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x76_Reg_reg[0]/Q
                         net (fo=4, routed)           8.213  6244.724    ADC2_IF/adc/inst/tap_1[0]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766  6245.854    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.854    
                         clock uncertainty           -0.172  6245.682    
    IDELAY_X1Y98         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.580    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.580    
                         arrival time                       -6244.724    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.657ns  (logic 0.456ns (5.267%)  route 8.201ns (94.733%))
  Logic Levels:           0  
  Clock Path Skew:        4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 6245.851 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y106        FDCE                                         r  LOC_REG/x7C_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7C_Reg_reg[0]/Q
                         net (fo=4, routed)           8.201  6244.714    ADC2_IF/adc/inst/tap_7[0]
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.763  6245.851    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y60         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.851    
                         clock uncertainty           -0.172  6245.679    
    IDELAY_X1Y60         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.577    ADC2_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.577    
                         arrival time                       -6244.714    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_1 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.632ns  (logic 0.456ns (5.283%)  route 8.176ns (94.717%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 6245.853 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[3]/Q
                         net (fo=4, routed)           8.176  6244.689    ADC2_IF/adc/inst/tap_8[3]
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                   6242.751  6242.751 r  
    V4                                                0.000  6242.751 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000  6242.751    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959  6243.710 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.169    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919  6245.088 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.853    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y56         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.853    
                         clock uncertainty           -0.172  6245.681    
    IDELAY_X1Y56         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102  6245.579    ADC2_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.579    
                         arrival time                       -6244.689    
  -------------------------------------------------------------------
                         slack                                  0.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 LOC_REG/x71_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/DIV_RST_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.418ns (7.100%)  route 5.469ns (92.900%))
  Logic Levels:           0  
  Clock Path Skew:        5.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X30Y106        FDPE                                         r  LOC_REG/x71_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDPE (Prop_fdpe_C_Q)         0.418    -1.601 r  LOC_REG/x71_Reg_reg[1]/Q
                         net (fo=4, routed)           5.469     3.868    ADC2_IF/D[0]
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.880     3.366    ADC2_IF/CLK_DIV_OUT
    SLICE_X65Y71         FDRE                                         r  ADC2_IF/DIV_RST_reg[0]/C
                         clock pessimism              0.000     3.366    
                         clock uncertainty            0.172     3.538    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.192     3.730    ADC2_IF/DIV_RST_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.367ns (6.329%)  route 5.432ns (93.671%))
  Logic Levels:           0  
  Clock Path Skew:        5.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X29Y107        FDCE                                         r  LOC_REG/x7B_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x7B_Reg_reg[0]/Q
                         net (fo=4, routed)           5.432     3.780    ADC2_IF/adc/inst/tap_6[0]
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.290    
                         clock uncertainty            0.172     3.462    
    IDELAY_X1Y64         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.600    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.367ns (6.316%)  route 5.444ns (93.684%))
  Logic Levels:           0  
  Clock Path Skew:        5.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y103        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           5.444     3.791    ADC2_IF/adc/inst/tap_5[3]
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.281    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y78         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.281    
                         clock uncertainty            0.172     3.453    
    IDELAY_X1Y78         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.591    ADC2_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 LOC_REG/x7B_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.367ns (6.286%)  route 5.472ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        5.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X29Y107        FDCE                                         r  LOC_REG/x7B_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x7B_Reg_reg[2]/Q
                         net (fo=4, routed)           5.472     3.820    ADC2_IF/adc/inst/tap_6[2]
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y64         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[3].idelaye2_bus/C
                         clock pessimism              0.000     3.290    
                         clock uncertainty            0.172     3.462    
    IDELAY_X1Y64         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.600    ADC2_IF/adc/inst/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 0.418ns (7.160%)  route 5.420ns (92.840%))
  Logic Levels:           0  
  Clock Path Skew:        5.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.601 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.420     3.819    ADC2_IF/adc/inst/tap_fco_1[2]
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.789     3.275    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.172     3.447    
    IDELAY_X1Y74         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.585    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.418ns (7.113%)  route 5.459ns (92.887%))
  Logic Levels:           0  
  Clock Path Skew:        5.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.601 r  LOC_REG/x75_Reg_reg[1]/Q
                         net (fo=4, routed)           5.459     3.858    ADC2_IF/adc/inst/tap_fco_1[1]
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.789     3.275    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y74         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.275    
                         clock uncertainty            0.172     3.447    
    IDELAY_X1Y74         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.585    ADC2_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.585    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.367ns (6.194%)  route 5.558ns (93.806%))
  Logic Levels:           0  
  Clock Path Skew:        5.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x77_Reg_reg[1]/Q
                         net (fo=4, routed)           5.558     3.906    ADC2_IF/adc/inst/tap_2[1]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 0.367ns (6.150%)  route 5.600ns (93.850%))
  Logic Levels:           0  
  Clock Path Skew:        5.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X28Y107        FDCE                                         r  LOC_REG/x76_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x76_Reg_reg[3]/Q
                         net (fo=4, routed)           5.600     3.948    ADC2_IF/adc/inst/tap_1[3]
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.296    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y98         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.296    
                         clock uncertainty            0.172     3.468    
    IDELAY_X1Y98         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.606    ADC2_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 0.337ns (5.703%)  route 5.572ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        5.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.337    -1.682 r  LOC_REG/x79_Reg_reg[4]/Q
                         net (fo=4, routed)           5.572     3.890    ADC2_IF/adc/inst/tap_4[4]
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.290    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y86         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.290    
                         clock uncertainty            0.172     3.462    
    IDELAY_X1Y86         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                     -0.003     3.459    ADC2_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        6.108ns  (logic 0.367ns (6.009%)  route 5.741ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        5.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x77_Reg_reg[3]/Q
                         net (fo=4, routed)           5.741     4.089    ADC2_IF/adc/inst/tap_2[3]
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.295    ADC2_IF/adc/inst/ADC_DCO_P[2]_0
    IDELAY_X1Y96         IDELAYE2                                     r  ADC2_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.295    
                         clock uncertainty            0.172     3.467    
    IDELAY_X1Y96         IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.605    ADC2_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.933ns  (logic 0.456ns (5.105%)  route 8.477ns (94.895%))
  Logic Levels:           0  
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 6245.795 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y106        FDCE                                         r  LOC_REG/x7C_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7C_Reg_reg[0]/Q
                         net (fo=4, routed)           8.477  6244.990    ADC3_IF/adc/inst/tap_7[0]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755  6245.795    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.795    
                         clock uncertainty           -0.172  6245.623    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.521    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.521    
                         arrival time                       -6244.990    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 ADC3_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.846ns  (logic 0.718ns (8.117%)  route 8.128ns (91.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 6245.806 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 6236.144 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.713  6236.144    ADC3_IF/clk_out1
    SLICE_X82Y108        FDRE                                         r  ADC3_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.419  6236.563 r  ADC3_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           3.161  6239.724    ADC3_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.299  6240.022 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.967  6244.989    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.766  6245.806    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000  6245.806    
                         clock uncertainty           -0.172  6245.634    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.537    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.537    
                         arrival time                       -6244.989    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.809ns  (logic 0.456ns (5.176%)  route 8.353ns (94.824%))
  Logic Levels:           0  
  Clock Path Skew:        4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.445ns = ( 6236.055 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.624  6236.055    LOC_REG/CLK
    SLICE_X31Y107        FDCE                                         r  LOC_REG/x7A_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDCE (Prop_fdce_C_Q)         0.456  6236.511 r  LOC_REG/x7A_Reg_reg[1]/Q
                         net (fo=4, routed)           8.353  6244.864    ADC3_IF/adc/inst/tap_5[1]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.864    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 ADC3_IF/in_delay_reset_ON_old_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.703ns  (logic 0.718ns (8.250%)  route 7.985ns (91.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 6236.144 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.713  6236.144    ADC3_IF/clk_out1
    SLICE_X82Y108        FDRE                                         r  ADC3_IF/in_delay_reset_ON_old_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDRE (Prop_fdre_C_Q)         0.419  6236.563 r  ADC3_IF/in_delay_reset_ON_old_reg[1]/Q
                         net (fo=1, routed)           3.161  6239.724    ADC3_IF/in_delay_reset_ON_old_reg_n_0_[1]
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.299  6240.022 r  ADC3_IF/in_delay_reset_ON2/O
                         net (fo=9, routed)           4.824  6244.847    ADC3_IF/adc/inst/in_delay_reset_ON2
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097  6245.536    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.536    
                         arrival time                       -6244.847    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 LOC_REG/x7D_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.760ns  (logic 0.456ns (5.205%)  route 8.304ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 6245.805 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.513 r  LOC_REG/x7D_Reg_reg[1]/Q
                         net (fo=4, routed)           8.304  6244.817    ADC3_IF/adc/inst/tap_8[1]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.765  6245.805    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000  6245.805    
                         clock uncertainty           -0.172  6245.633    
    IDELAY_X1Y106        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.531    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.531    
                         arrival time                       -6244.817    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.555ns  (logic 0.478ns (5.587%)  route 8.077ns (94.413%))
  Logic Levels:           0  
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 6245.793 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.478  6236.534 r  LOC_REG/x75_Reg_reg[4]/Q
                         net (fo=4, routed)           8.077  6244.611    ADC3_IF/adc/inst/tap_fco_1[4]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.793    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.793    
                         clock uncertainty           -0.172  6245.621    
    IDELAY_X1Y128        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.273  6245.348    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.348    
                         arrival time                       -6244.611    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 LOC_REG/x7A_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.683ns  (logic 0.456ns (5.251%)  route 8.227ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        4.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 6245.800 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X31Y103        FDCE                                         r  LOC_REG/x7A_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x7A_Reg_reg[4]/Q
                         net (fo=4, routed)           8.227  6244.739    ADC3_IF/adc/inst/tap_5[4]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.760  6245.800    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000  6245.800    
                         clock uncertainty           -0.172  6245.627    
    IDELAY_X1Y136        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102  6245.525    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.526    
                         arrival time                       -6244.739    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 LOC_REG/x75_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.663ns  (logic 0.518ns (5.979%)  route 8.145ns (94.021%))
  Logic Levels:           0  
  Clock Path Skew:        4.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 6245.793 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.518  6236.574 r  LOC_REG/x75_Reg_reg[1]/Q
                         net (fo=4, routed)           8.145  6244.719    ADC3_IF/adc/inst/tap_fco_1[1]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.753  6245.793    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000  6245.793    
                         clock uncertainty           -0.172  6245.621    
    IDELAY_X1Y128        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102  6245.519    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.519    
                         arrival time                       -6244.719    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 LOC_REG/x7C_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.485ns  (logic 0.419ns (4.938%)  route 8.066ns (95.062%))
  Logic Levels:           0  
  Clock Path Skew:        4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 6245.795 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.443ns = ( 6236.057 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.626  6236.057    LOC_REG/CLK
    SLICE_X29Y106        FDCE                                         r  LOC_REG/x7C_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDCE (Prop_fdce_C_Q)         0.419  6236.476 r  LOC_REG/x7C_Reg_reg[4]/Q
                         net (fo=4, routed)           8.066  6244.542    ADC3_IF/adc/inst/tap_7[4]
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.755  6245.795    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y118        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[2].idelaye2_bus/C
                         clock pessimism              0.000  6245.795    
                         clock uncertainty           -0.172  6245.623    
    IDELAY_X1Y118        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.277  6245.346    ADC3_IF/adc/inst/pins[2].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.346    
                         arrival time                       -6244.542    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 LOC_REG/x79_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.251ns  (CLK_DIV_OUT_2 rise@6242.751ns - clk_out1_SYSCLK0 rise@6237.500ns)
  Data Path Delay:        8.655ns  (logic 0.456ns (5.269%)  route 8.199ns (94.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 6245.804 - 6242.751 ) 
    Source Clock Delay      (SCD):    -1.444ns = ( 6236.056 - 6237.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                   6237.500  6237.500 r  
    K4                                                0.000  6237.500 r  CLK75mp (IN)
                         net (fo=0)                   0.000  6237.500    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953  6238.453 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233  6239.686    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  6232.615 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  6234.334    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096  6234.431 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.625  6236.056    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.456  6236.512 r  LOC_REG/x79_Reg_reg[0]/Q
                         net (fo=4, routed)           8.199  6244.710    ADC3_IF/adc/inst/tap_4[0]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                   6242.751  6242.751 r  
    H4                                                0.000  6242.751 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000  6242.751    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911  6243.662 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459  6244.121    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919  6245.040 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.764  6245.804    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000  6245.804    
                         clock uncertainty           -0.172  6245.632    
    IDELAY_X1Y142        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102  6245.530    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                       6245.530    
                         arrival time                       -6244.710    
  -------------------------------------------------------------------
                         slack                                  0.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 0.418ns (7.346%)  route 5.272ns (92.654%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X34Y105        FDCE                                         r  LOC_REG/x78_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.602 r  LOC_REG/x78_Reg_reg[3]/Q
                         net (fo=4, routed)           5.272     3.670    ADC3_IF/adc/inst/tap_3[3]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y144        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.367ns (6.429%)  route 5.341ns (93.571%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x79_Reg_reg[2]/Q
                         net (fo=4, routed)           5.341     3.689    ADC3_IF/adc/inst/tap_4[2]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.556    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 LOC_REG/x75_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.418ns (7.266%)  route 5.335ns (92.734%))
  Logic Levels:           0  
  Clock Path Skew:        5.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X30Y105        FDCE                                         r  LOC_REG/x75_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDCE (Prop_fdce_C_Q)         0.418    -1.601 r  LOC_REG/x75_Reg_reg[2]/Q
                         net (fo=4, routed)           5.335     3.733    ADC3_IF/adc/inst/tap_fco_1[2]
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.795     3.233    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y128        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[0].idelaye2_bus/C
                         clock pessimism              0.000     3.233    
                         clock uncertainty            0.172     3.405    
    IDELAY_X1Y128        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.138     3.543    ADC3_IF/adc/inst/pins[0].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.543    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.367ns (6.253%)  route 5.502ns (93.747%))
  Logic Levels:           0  
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x77_Reg_reg[3]/Q
                         net (fo=4, routed)           5.502     3.850    ADC3_IF/adc/inst/tap_2[3]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 LOC_REG/x76_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.337ns (5.881%)  route 5.393ns (94.119%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X28Y107        FDCE                                         r  LOC_REG/x76_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y107        FDCE (Prop_fdce_C_Q)         0.337    -1.682 r  LOC_REG/x76_Reg_reg[4]/Q
                         net (fo=4, routed)           5.393     3.711    ADC3_IF/adc/inst/tap_1[4]
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.810     3.248    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y148        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[8].idelaye2_bus/C
                         clock pessimism              0.000     3.248    
                         clock uncertainty            0.172     3.420    
    IDELAY_X1Y148        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                     -0.003     3.417    ADC3_IF/adc/inst/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 LOC_REG/x78_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.385ns (6.710%)  route 5.353ns (93.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.503    -2.020    LOC_REG/CLK
    SLICE_X34Y105        FDCE                                         r  LOC_REG/x78_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y105        FDCE (Prop_fdce_C_Q)         0.385    -1.635 r  LOC_REG/x78_Reg_reg[4]/Q
                         net (fo=4, routed)           5.353     3.718    ADC3_IF/adc/inst/tap_3[4]
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y144        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[6].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y144        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.000     3.419    ADC3_IF/adc/inst/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 LOC_REG/x79_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 0.337ns (5.864%)  route 5.410ns (94.136%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X33Y105        FDCE                                         r  LOC_REG/x79_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.337    -1.682 r  LOC_REG/x79_Reg_reg[4]/Q
                         net (fo=4, routed)           5.410     3.728    ADC3_IF/adc/inst/tap_4[4]
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.808     3.246    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y142        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[5].idelaye2_bus/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.172     3.418    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                     -0.003     3.415    ADC3_IF/adc/inst/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 LOC_REG/x77_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.367ns (6.172%)  route 5.580ns (93.828%))
  Logic Levels:           0  
  Clock Path Skew:        5.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y106        FDCE                                         r  LOC_REG/x77_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x77_Reg_reg[0]/Q
                         net (fo=4, routed)           5.580     3.927    ADC3_IF/adc/inst/tap_2[0]
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y146        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[7].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y146        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 LOC_REG/x7D_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.367ns (6.169%)  route 5.582ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        5.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    -2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.505    -2.018    LOC_REG/CLK
    SLICE_X29Y103        FDCE                                         r  LOC_REG/x7D_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_fdce_C_Q)         0.367    -1.651 r  LOC_REG/x7D_Reg_reg[3]/Q
                         net (fo=4, routed)           5.582     3.930    ADC3_IF/adc/inst/tap_8[3]
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.809     3.247    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y106        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[1].idelaye2_bus/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.172     3.419    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.557    ADC3_IF/adc/inst/pins[1].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 LOC_REG/x7A_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             CLK_DIV_OUT_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.367ns (6.163%)  route 5.588ns (93.837%))
  Logic Levels:           0  
  Clock Path Skew:        5.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    -2.019ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.101ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.071    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -5.253 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.614    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.523 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.504    -2.019    LOC_REG/CLK
    SLICE_X31Y103        FDCE                                         r  LOC_REG/x7A_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDCE (Prop_fdce_C_Q)         0.367    -1.652 r  LOC_REG/x7A_Reg_reg[3]/Q
                         net (fo=4, routed)           5.588     3.935    ADC3_IF/adc/inst/tap_5[3]
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.804     3.242    ADC3_IF/adc/inst/ADC_DCO_P[3]_0
    IDELAY_X1Y136        IDELAYE2                                     r  ADC3_IF/adc/inst/pins[4].idelaye2_bus/C
                         clock pessimism              0.000     3.242    
                         clock uncertainty            0.172     3.414    
    IDELAY_X1Y136        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.138     3.552    ADC3_IF/adc/inst/pins[4].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        5.084ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.895ns  (logic 0.419ns (46.807%)  route 0.476ns (53.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     0.895    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X20Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X20Y28         FDRE (Setup_fdre_C_D)       -0.270     5.979    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.979    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.731%)  route 0.611ns (57.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.611     1.067    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X19Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.585     1.041    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X19Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.410%)  route 0.449ns (49.590%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28                                      0.000     0.000 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.449     0.905    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y28         FDRE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X19Y28         FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  5.251    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_1
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.616%)  route 0.588ns (58.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.268     5.981    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.599%)  route 0.588ns (58.401%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)       -0.219     6.030    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.186%)  route 0.576ns (55.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.576     1.032    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.945ns  (logic 0.456ns (48.251%)  route 0.489ns (51.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53                                      0.000     0.000 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.489     0.945    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y53         FDRE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  5.209    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_DIV_OUT_2
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.164%)  route 0.580ns (54.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.580     1.058    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X67Y104        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X67Y104        FDRE (Setup_fdre_C_D)       -0.266     5.983    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.297%)  route 0.577ns (52.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.577     1.095    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y104        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)       -0.093     6.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.762%)  route 0.586ns (56.238%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.586     1.042    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X70Y102        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X70Y102        FDRE (Setup_fdre_C_D)       -0.047     6.202    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (MaxDelay Path 6.249ns)
  Data Path Delay:        0.975ns  (logic 0.518ns (53.153%)  route 0.457ns (46.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.249ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.457     0.975    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y104        FDRE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.249     6.249    
    SLICE_X65Y104        FDRE (Setup_fdre_C_D)       -0.095     6.154    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  5.179    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack       31.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.165%)  route 0.962ns (67.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.962     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X8Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y99          FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                 31.524    

Slack (MET) :             31.581ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.650%)  route 0.858ns (62.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.858     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                 31.581    

Slack (MET) :             31.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.090ns  (logic 0.478ns (43.863%)  route 0.612ns (56.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.612     1.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X5Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 31.643    

Slack (MET) :             31.766ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.435%)  route 0.489ns (50.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.489     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y100         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                 31.766    

Slack (MET) :             31.774ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.179ns  (logic 0.518ns (43.939%)  route 0.661ns (56.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.661     1.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X8Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y94          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                 31.774    

Slack (MET) :             31.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.442%)  route 0.574ns (52.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 31.813    

Slack (MET) :             31.814ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.907%)  route 0.610ns (54.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.610     1.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 31.814    

Slack (MET) :             31.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_SYSCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.960ns  (logic 0.518ns (53.971%)  route 0.442ns (46.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X6Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.442     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X5Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                 31.947    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SYSCLK0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.919ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.063%)  route 0.583ns (54.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.583     1.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X9Y100         FDCE (Setup_fdce_C_D)       -0.270     5.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.046ns  (logic 0.478ns (45.707%)  route 0.568ns (54.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.568     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X9Y100         FDCE (Setup_fdce_C_D)       -0.267     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.572%)  route 0.614ns (59.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.614     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X4Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)       -0.270     5.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.199%)  route 0.738ns (61.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.738     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)       -0.047     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.031%)  route 0.491ns (53.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.491     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X4Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)       -0.268     5.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.086%)  route 0.606ns (53.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.606     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)       -0.047     6.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.126ns  (logic 0.518ns (46.020%)  route 0.608ns (53.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.608     1.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)       -0.043     6.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (51.004%)  route 0.438ns (48.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.438     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X6Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)       -0.043     6.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.313    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT
  To Clock:  CLK_DIV_OUT

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.955    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.955    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.955    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDCE (Recov_fdce_C_CLR)     -0.580     8.955    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDPE (Recov_fdpe_C_PRE)     -0.534     9.001    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDPE (Recov_fdpe_C_PRE)     -0.534     9.001    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDPE (Recov_fdpe_C_PRE)     -0.534     9.001    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.295%)  route 0.596ns (58.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.596     4.358    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.168     9.570    
                         clock uncertainty           -0.035     9.535    
    SLICE_X19Y30         FDPE (Recov_fdpe_C_PRE)     -0.534     9.001    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.129%)  route 0.509ns (54.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 9.403 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDPE (Prop_fdpe_C_Q)         0.419     3.762 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.509     4.272    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X19Y31         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.830     9.403    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y31         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.166     9.569    
                         clock uncertainty           -0.035     9.534    
    SLICE_X19Y31         FDPE (Recov_fdpe_C_PRE)     -0.534     9.000    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -4.272    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT rise@6.249ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.456ns (45.516%)  route 0.546ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 9.402 - 6.249 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.990     0.990 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.490    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.983     2.473 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.870     3.343    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.456     3.799 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     4.345    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y29         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      6.249     6.249 r  
    V13                                               0.000     6.249 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     6.249    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.946     7.195 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.654    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     8.573 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.829     9.402    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y29         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.166     9.568    
                         clock uncertainty           -0.035     9.533    
    SLICE_X16Y29         FDCE (Recov_fdce_C_CLR)     -0.405     9.128    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -4.345    
  -------------------------------------------------------------------
                         slack                                  4.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.283%)  route 0.157ns (52.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.477    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X17Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     1.098    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.602%)  route 0.162ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.481    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.602%)  route 0.162ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.481    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.602%)  route 0.162ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.481    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y30         FDCE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y30         FDCE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.101    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT rise@0.000ns - CLK_DIV_OUT rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.602%)  route 0.162ns (53.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.624    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.895 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.284     1.179    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X19Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.320 f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.481    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y30         FDPE                                         f  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  ADC_DCO_P[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC1_IF/adc/inst/ADC_DCO_P[0]
    V13                  IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  ADC1_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.764    ADC1_IF/adc/inst/clk_in_int
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.196 r  ADC1_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.321     1.517    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y30         FDPE                                         r  ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.324     1.193    
    SLICE_X16Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     1.098    ADC1_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_1
  To Clock:  CLK_DIV_OUT_1

Setup :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.478ns (39.857%)  route 0.721ns (60.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.721     4.578    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y54         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y54         FDPE (Recov_fdpe_C_PRE)     -0.530     8.950    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.478ns (39.857%)  route 0.721ns (60.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 9.366 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.721     4.578    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X72Y54         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.780     9.366    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X72Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.149     9.515    
                         clock uncertainty           -0.035     9.480    
    SLICE_X72Y54         FDPE (Recov_fdpe_C_PRE)     -0.530     8.950    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.478ns (41.454%)  route 0.675ns (58.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.675     4.531    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y54         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.166     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X69Y54         FDPE (Recov_fdpe_C_PRE)     -0.530     9.037    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.309%)  route 0.678ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.518     3.896 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.678     4.574    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.169     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X71Y55         FDCE (Recov_fdce_C_CLR)     -0.405     9.165    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.309%)  route 0.678ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.518     3.896 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.678     4.574    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.169     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X71Y55         FDCE (Recov_fdce_C_CLR)     -0.405     9.165    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.309%)  route 0.678ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.518     3.896 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.678     4.574    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.169     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X71Y55         FDCE (Recov_fdce_C_CLR)     -0.405     9.165    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.518ns (43.309%)  route 0.678ns (56.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.518     3.896 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.678     4.574    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.169     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X71Y55         FDCE (Recov_fdce_C_CLR)     -0.405     9.165    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.166%)  route 0.494ns (50.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.494     4.350    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y55         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.166     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X70Y55         FDPE (Recov_fdpe_C_PRE)     -0.532     9.035    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.166%)  route 0.494ns (50.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.494     4.350    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.166     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X70Y55         FDCE (Recov_fdce_C_CLR)     -0.532     9.035    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_1 rise@6.249ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.166%)  route 0.494ns (50.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 9.436 - 6.249 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     1.003     1.003 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.503    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.983     2.486 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.378    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.478     3.856 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.494     4.350    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      6.249     6.249 r  
    V4                                                0.000     6.249 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     6.249    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.959     7.208 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.667    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.586 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.850     9.436    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.166     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X70Y55         FDCE (Recov_fdce_C_CLR)     -0.532     9.035    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  4.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.129    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.126    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y55         FDPE (Prop_fdpe_C_Q)         0.164     1.369 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.152     1.521    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X71Y54         FDPE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X71Y54         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X71Y54         FDPE (Remov_fdpe_C_PRE)     -0.095     1.126    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.019%)  route 0.188ns (55.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.148     1.353 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     1.541    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X70Y55         FDCE (Remov_fdce_C_CLR)     -0.120     1.101    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_1  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_1 rise@0.000ns - CLK_DIV_OUT_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.019%)  route 0.188ns (55.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.205ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.431     0.431 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.637    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.908 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.205    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X70Y56         FDPE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         FDPE (Prop_fdpe_C_Q)         0.148     1.353 f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.188     1.541    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X70Y55         FDCE                                         f  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_1 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  ADC_DCO_P[2] (IN)
                         net (fo=0)                   0.000     0.000    ADC2_IF/adc/inst/ADC_DCO_P[0]
    V4                   IBUFDS (Prop_ibufds_I_O)     0.466     0.466 r  ADC2_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.777    ADC2_IF/adc/inst/clk_in_int
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.209 r  ADC2_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.335     1.544    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y55         FDCE                                         r  ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.323     1.221    
    SLICE_X70Y55         FDCE (Remov_fdce_C_CLR)     -0.120     1.101    ADC2_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_DIV_OUT_2
  To Clock:  CLK_DIV_OUT_2

Setup :            0  Failing Endpoints,  Worst Slack        4.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.419ns (31.594%)  route 0.907ns (68.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 9.393 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.749 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.907     4.656    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y100        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.855     9.393    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.149     9.542    
                         clock uncertainty           -0.035     9.506    
    SLICE_X63Y100        FDPE (Recov_fdpe_C_PRE)     -0.534     8.972    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.030%)  route 0.713ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 9.390 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.749 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.713     4.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.852     9.390    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.149     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X64Y100        FDCE (Recov_fdce_C_CLR)     -0.580     8.923    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.030%)  route 0.713ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 9.390 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.749 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.713     4.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.852     9.390    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.149     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X64Y100        FDCE (Recov_fdce_C_CLR)     -0.580     8.923    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.030%)  route 0.713ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 9.390 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.749 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.713     4.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.852     9.390    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.149     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X64Y100        FDCE (Recov_fdce_C_CLR)     -0.580     8.923    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.419ns (37.030%)  route 0.713ns (62.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 9.390 - 6.249 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.892     3.330    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.749 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.713     4.461    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.852     9.390    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.149     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X64Y100        FDCE (Recov_fdce_C_CLR)     -0.580     8.923    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.999%)  route 0.847ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 9.394 - 6.249 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.895     3.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.789 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.847     4.636    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y102        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.856     9.394    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y102        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.149     9.543    
                         clock uncertainty           -0.035     9.507    
    SLICE_X61Y102        FDCE (Recov_fdce_C_CLR)     -0.405     9.102    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.999%)  route 0.847ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 9.394 - 6.249 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.895     3.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.789 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.847     4.636    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y102        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.856     9.394    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y102        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.149     9.543    
                         clock uncertainty           -0.035     9.507    
    SLICE_X61Y102        FDCE (Recov_fdce_C_CLR)     -0.405     9.102    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.999%)  route 0.847ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 9.394 - 6.249 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.895     3.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.789 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.847     4.636    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y102        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.856     9.394    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y102        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.149     9.543    
                         clock uncertainty           -0.035     9.507    
    SLICE_X61Y102        FDCE (Recov_fdce_C_CLR)     -0.405     9.102    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.999%)  route 0.847ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 9.394 - 6.249 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.895     3.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.789 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.847     4.636    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y102        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.856     9.394    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y102        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.149     9.543    
                         clock uncertainty           -0.035     9.507    
    SLICE_X61Y102        FDCE (Recov_fdce_C_CLR)     -0.405     9.102    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.249ns  (CLK_DIV_OUT_2 rise@6.249ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (34.999%)  route 0.847ns (65.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 9.394 - 6.249 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.500     1.455    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.983     2.438 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.895     3.333    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.456     3.789 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.847     4.636    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y102        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      6.249     6.249 r  
    H4                                                0.000     6.249 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     6.249    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.911     7.160 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459     7.619    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919     8.538 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.856     9.394    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y102        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.149     9.543    
                         clock uncertainty           -0.035     9.507    
    SLICE_X61Y102        FDCE (Recov_fdce_C_CLR)     -0.405     9.102    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.102    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDCE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDCE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDCE (Remov_fdce_C_CLR)     -0.146     1.049    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.777%)  route 0.263ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.297     1.156    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X71Y104        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.284 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.263     1.547    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y100        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.301     1.195    
    SLICE_X64Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.046    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.128%)  route 0.247ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.286 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.247     1.534    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X67Y101        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y101        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.322     1.174    
    SLICE_X67Y101        FDPE (Remov_fdpe_C_PRE)     -0.149     1.025    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Destination:            ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_DIV_OUT_2  {rise@0.000ns fall@2.083ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_DIV_OUT_2 rise@0.000ns - CLK_DIV_OUT_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.128%)  route 0.247ns (65.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.382     0.382 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.588    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.859 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.299     1.158    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y100        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.286 f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.247     1.534    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X67Y101        FDPE                                         f  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_DIV_OUT_2 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  ADC_DCO_P[3] (IN)
                         net (fo=0)                   0.000     0.000    ADC3_IF/adc/inst/ADC_DCO_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.417     0.417 r  ADC3_IF/adc/inst/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.728    ADC3_IF/adc/inst/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.160 r  ADC3_IF/adc/inst/clkout_buf_inst/O
                         net (fo=185, routed)         0.336     1.496    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X67Y101        FDPE                                         r  ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.322     1.174    
    SLICE_X67Y101        FDPE (Remov_fdpe_C_PRE)     -0.149     1.025    ADC3_IF/eras_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_SYSCLK0
  To Clock:  clk_out1_SYSCLK0

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.718ns (28.542%)  route 1.798ns (71.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 4.332 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y95          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419    -0.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.848    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y95          LUT2 (Prop_lut2_I1_O)        0.299     0.221 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.950     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.604     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.549     4.881    
                         clock uncertainty           -0.072     4.809    
    SLICE_X6Y99          FDPE (Recov_fdpe_C_PRE)     -0.361     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.718ns (28.542%)  route 1.798ns (71.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 4.332 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y95          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419    -0.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.848    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y95          LUT2 (Prop_lut2_I1_O)        0.299     0.221 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.950     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.604     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.549     4.881    
                         clock uncertainty           -0.072     4.809    
    SLICE_X6Y99          FDPE (Recov_fdpe_C_PRE)     -0.361     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.718ns (28.542%)  route 1.798ns (71.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.918ns = ( 4.332 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.724    -1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X7Y95          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.419    -0.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.848    -0.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X7Y95          LUT2 (Prop_lut2_I1_O)        0.299     0.221 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.950     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y99          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.604     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.549     4.881    
                         clock uncertainty           -0.072     4.809    
    SLICE_X6Y99          FDPE (Recov_fdpe_C_PRE)     -0.361     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.456ns (18.861%)  route 1.962ns (81.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.962     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.333ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.456ns (18.861%)  route 1.962ns (81.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.962     1.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X7Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  3.333    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.257%)  route 1.912ns (80.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.912     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.257%)  route 1.912ns (80.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.912     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.257%)  route 1.912ns (80.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.912     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.257%)  route 1.912ns (80.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.912     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_SYSCLK0 rise@6.250ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.257%)  route 1.912ns (80.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 4.331 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.347ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.953     0.953 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.186    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.885 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.165    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -3.069 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.722    -1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X7Y90          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.912     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      6.250     6.250 r  
    K4                                                0.000     6.250 r  CLK75mp (IN)
                         net (fo=0)                   0.000     6.250    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.909     7.159 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     8.321    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.997 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.636    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     2.727 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       1.603     4.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.549     4.880    
                         clock uncertainty           -0.072     4.808    
    SLICE_X5Y94          FDCE (Recov_fdce_C_CLR)     -0.405     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  3.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.618%)  route 0.138ns (49.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.138    -0.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y98          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.407    -0.414    
    SLICE_X6Y98          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.618%)  route 0.138ns (49.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X7Y97          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.289 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.138    -0.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y98          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y98          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.407    -0.414    
    SLICE_X6Y98          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.065%)  route 0.364ns (68.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.364     0.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.868    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.662    -0.165    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.065%)  route 0.364ns (68.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.364     0.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X7Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.868    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.662    -0.165    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.065%)  route 0.364ns (68.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.364     0.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X7Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.868    -0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X7Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.662    -0.165    
    SLICE_X7Y100         FDCE (Remov_fdce_C_CLR)     -0.092    -0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.524%)  route 0.121ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121    -0.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X4Y99          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.407    -0.414    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.524%)  route 0.121ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121    -0.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X4Y99          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.407    -0.414    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.524%)  route 0.121ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121    -0.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X4Y99          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.407    -0.414    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.524%)  route 0.121ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121    -0.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X4Y99          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.407    -0.414    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_SYSCLK0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SYSCLK0 rise@0.000ns - clk_out1_SYSCLK0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.524%)  route 0.121ns (42.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.821    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.558 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.059    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.033 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.604    -0.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.164    -0.266 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121    -0.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X4Y99          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SYSCLK0 rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  CLK75mp (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK0/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.415     0.415 r  SYSCLK0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.895    SYSCLK0/inst/clk_in1_SYSCLK0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.268 r  SYSCLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.724    SYSCLK0/inst/clk_out1_SYSCLK0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.695 r  SYSCLK0/inst/clkout1_buf/O
                         net (fo=34631, routed)       0.875    -0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X4Y99          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.407    -0.414    
    SLICE_X4Y99          FDCE (Remov_fdce_C_CLR)     -0.092    -0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.828ns (18.971%)  route 3.537ns (81.029%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 36.462 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.709     8.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y83          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.595    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y83          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.381    36.843    
                         clock uncertainty           -0.035    36.808    
    SLICE_X1Y83          FDCE (Recov_fdce_C_CLR)     -0.405    36.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.403    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.255%)  route 3.472ns (80.745%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.459 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.592    36.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.381    36.840    
                         clock uncertainty           -0.035    36.805    
    SLICE_X1Y81          FDCE (Recov_fdce_C_CLR)     -0.405    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.255%)  route 3.472ns (80.745%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.459 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.592    36.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.381    36.840    
                         clock uncertainty           -0.035    36.805    
    SLICE_X1Y81          FDCE (Recov_fdce_C_CLR)     -0.405    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.255%)  route 3.472ns (80.745%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.459 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.592    36.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.381    36.840    
                         clock uncertainty           -0.035    36.805    
    SLICE_X1Y81          FDCE (Recov_fdce_C_CLR)     -0.405    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 28.228    

Slack (MET) :             28.228ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.828ns (19.255%)  route 3.472ns (80.745%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 36.459 - 33.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.072     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     3.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.456     4.328 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           1.101     5.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I2_O)        0.124     5.553 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.703     6.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.023     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.124     7.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     8.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X1Y81          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.776    34.776    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.592    36.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X1Y81          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.381    36.840    
                         clock uncertainty           -0.035    36.805    
    SLICE_X1Y81          FDCE (Recov_fdce_C_CLR)     -0.405    36.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.400    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 28.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDCE (Remov_fdce_C_CLR)     -0.067     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y100         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y100         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X2Y100         FDPE (Remov_fdpe_C_PRE)     -0.071     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.933%)  route 0.187ns (57.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.828     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y99          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.598 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X3Y100         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.873     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y100         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.134     1.728    
    SLICE_X3Y100         FDCE (Remov_fdce_C_CLR)     -0.092     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.150    





