Record=TopLevelDocument|FileName=FPGA_Board.SchDoc|SheetNumber=1
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=Power.SchDoc|SheetNumber=6|SymbolType=Normal|RawFileName=Power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=RS422.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=RS422.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=ETHERNET PHY.SchDoc|SheetNumber=7|SymbolType=Normal|RawFileName=ETHERNET PHY.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=BlockDiagram.SchDoc|SheetNumber=2|SymbolType=Normal|RawFileName=BlockDiagram.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=FPGA.SchDoc|SheetNumber=4|SymbolType=Normal|RawFileName=FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=FPGA_Board.SchDoc|Designator=Designator|SchDesignator=Designator|FileName=IOBlocks.SchDoc|SheetNumber=3|SymbolType=Normal|RawFileName=IOBlocks.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
