{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79955,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79979,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000448697,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000319004,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00012923,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000319004,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 123.869,
	"finish__design__instance__count__class:clock_buffer": 8,
	"finish__design__instance__area__class:clock_buffer": 100.096,
	"finish__design__instance__count__class:timing_repair_buffer": 137,
	"finish__design__instance__area__class:timing_repair_buffer": 908.371,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 67.5648,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 1022.23,
	"finish__design__instance__count__class:multi_input_combinational_cell": 260,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2107.02,
	"finish__design__instance__count": 473,
	"finish__design__instance__area": 4329.15,
	"finish__timing__setup__tns": -12.9303,
	"finish__timing__setup__ws": -0.711996,
	"finish__clock__skew__setup": 0.00783382,
	"finish__clock__skew__hold": 0.00783382,
	"finish__timing__drv__max_slew_limit": 0.663092,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.733619,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 44,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00175036,
	"finish__power__switching__total": 0.00111423,
	"finish__power__leakage__total": 1.839e-09,
	"finish__power__total": 0.00286459,
	"finish__design__io": 54,
	"finish__design__die__area": 7415.79,
	"finish__design__core__area": 6831.55,
	"finish__design__instance__count": 569,
	"finish__design__instance__area": 4449.27,
	"finish__design__instance__count__stdcell": 569,
	"finish__design__instance__area__stdcell": 4449.27,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.651282,
	"finish__design__instance__utilization__stdcell": 0.651282,
	"finish__design__rows": 30,
	"finish__design__rows:unithd": 30,
	"finish__design__sites": 5460,
	"finish__design__sites:unithd": 5460,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}