{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 09:34:57 2018 " "Info: Processing started: Thu Apr 26 09:34:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off somador4Bits -c somador4Bits " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off somador4Bits -c somador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Add/Sub OF 32.200 ns Longest " "Info: Longest tpd from source pin \"Add/Sub\" to destination pin \"OF\" is 32.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Add/Sub 1 PIN PIN_29 7 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 7; PIN Node = 'Add/Sub'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add/Sub } "NODE_NAME" } } { "somador4Bits.bdf" "" { Schematic "F:/somador4Bits/somador4Bits.bdf" { { 304 592 760 320 "Add/Sub" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.300 ns) 11.700 ns fullAdder:inst7\|inst12~0 2 COMB LC5_D22 2 " "Info: 2: + IC(5.900 ns) + CELL(2.300 ns) = 11.700 ns; Loc. = LC5_D22; Fanout = 2; COMB Node = 'fullAdder:inst7\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Add/Sub fullAdder:inst7|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/somador4Bits/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 14.600 ns fullAdder:inst6\|inst12~0 3 COMB LC6_D22 2 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 14.600 ns; Loc. = LC6_D22; Fanout = 2; COMB Node = 'fullAdder:inst6\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fullAdder:inst7|inst12~0 fullAdder:inst6|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/somador4Bits/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 17.500 ns fullAdder:inst5\|inst12~0 4 COMB LC7_D22 2 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 17.500 ns; Loc. = LC7_D22; Fanout = 2; COMB Node = 'fullAdder:inst5\|inst12~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fullAdder:inst6|inst12~0 fullAdder:inst5|inst12~0 } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/somador4Bits/fullAdder.bdf" { { -400 400 464 -352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 20.400 ns fullAdder:inst4\|inst 5 COMB LC3_D22 5 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 20.400 ns; Loc. = LC3_D22; Fanout = 5; COMB Node = 'fullAdder:inst4\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { fullAdder:inst5|inst12~0 fullAdder:inst4|inst } "NODE_NAME" } } { "fullAdder.bdf" "" { Schematic "F:/somador4Bits/fullAdder.bdf" { { -608 352 416 -560 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 25.400 ns 7447:inst11\|86~0 6 COMB LC3_D12 1 " "Info: 6: + IC(2.700 ns) + CELL(2.300 ns) = 25.400 ns; Loc. = LC3_D12; Fanout = 1; COMB Node = '7447:inst11\|86~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { fullAdder:inst4|inst 7447:inst11|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(5.100 ns) 32.200 ns OF 7 PIN PIN_148 0 " "Info: 7: + IC(1.700 ns) + CELL(5.100 ns) = 32.200 ns; Loc. = PIN_148; Fanout = 0; PIN Node = 'OF'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { 7447:inst11|86~0 OF } "NODE_NAME" } } { "somador4Bits.bdf" "" { Schematic "F:/somador4Bits/somador4Bits.bdf" { { 600 920 1096 616 "OF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.100 ns ( 62.42 % ) " "Info: Total cell delay = 20.100 ns ( 62.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.100 ns ( 37.58 % ) " "Info: Total interconnect delay = 12.100 ns ( 37.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.200 ns" { Add/Sub fullAdder:inst7|inst12~0 fullAdder:inst6|inst12~0 fullAdder:inst5|inst12~0 fullAdder:inst4|inst 7447:inst11|86~0 OF } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.200 ns" { Add/Sub {} Add/Sub~out {} fullAdder:inst7|inst12~0 {} fullAdder:inst6|inst12~0 {} fullAdder:inst5|inst12~0 {} fullAdder:inst4|inst {} 7447:inst11|86~0 {} OF {} } { 0.000ns 0.000ns 5.900ns 0.600ns 0.600ns 0.600ns 2.700ns 1.700ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 2.300ns 2.300ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 09:34:58 2018 " "Info: Processing ended: Thu Apr 26 09:34:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
