Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 20 18:38:49 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: UUT/CLK_DIV_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.175        0.000                      0                  110        0.203        0.000                      0                  110        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.175        0.000                      0                  110        0.203        0.000                      0                  110        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.997ns (52.128%)  route 1.834ns (47.872%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     5.511 f  SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.444     5.955    SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X29Y75         LUT1 (Prop_lut1_I0_O)        0.124     6.079 r  SSEGDriver0/state3_carry_i_3/O
                         net (fo=1, routed)           0.000     6.079    SSEGDriver0/state3_carry_i_3_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.629 r  SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.629    SSEGDriver0/state3_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  SSEGDriver0/state3_carry__0/O[3]
                         net (fo=2, routed)           0.637     7.579    SSEGDriver0/in7[8]
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.306     7.885 r  SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.302     8.187    SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X28Y77         LUT5 (Prop_lut5_I2_O)        0.124     8.311 r  SSEGDriver0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.451     8.762    SSEGDriver0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X30Y76         LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  SSEGDriver0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.886    SSEGDriver0/state__0[0]
    SLICE_X30Y76         FDRE                                         r  SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.077    15.061    SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.742%)  route 2.392ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.691     8.150    UUT/ACLK_0
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[5]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y74         FDRE (Setup_fdre_C_R)       -0.429    14.567    UUT/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.742%)  route 2.392ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.691     8.150    UUT/ACLK_0
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[6]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y74         FDRE (Setup_fdre_C_R)       -0.429    14.567    UUT/ACLK_GEN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.742%)  route 2.392ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.691     8.150    UUT/ACLK_0
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[7]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y74         FDRE (Setup_fdre_C_R)       -0.429    14.567    UUT/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.742%)  route 2.392ns (77.258%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.691     8.150    UUT/ACLK_0
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  UUT/ACLK_GEN_reg[8]/C
                         clock pessimism              0.273    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y74         FDRE (Setup_fdre_C_R)       -0.429    14.567    UUT/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.704ns (23.751%)  route 2.260ns (76.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.560     8.019    UUT/ACLK_0
    SLICE_X34Y75         FDRE                                         r  UUT/ACLK_GEN_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.417    14.758    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  UUT/ACLK_GEN_reg[0]/C
                         clock pessimism              0.258    15.016    
                         clock uncertainty           -0.035    14.981    
    SLICE_X34Y75         FDRE (Setup_fdre_C_R)       -0.524    14.457    UUT/ACLK_GEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.384%)  route 2.307ns (76.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.606     8.065    UUT/ACLK_0
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[13]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.554    UUT/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.384%)  route 2.307ns (76.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.606     8.065    UUT/ACLK_0
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[14]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.554    UUT/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.384%)  route 2.307ns (76.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.606     8.065    UUT/ACLK_0
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[15]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.554    UUT/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 UUT/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.704ns (23.384%)  route 2.307ns (76.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  UUT/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDRE (Prop_fdre_C_Q)         0.456     5.511 r  UUT/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           1.030     6.541    UUT/ACLK_GEN[3]
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.665 f  UUT/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.335    UUT/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.459 r  UUT/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.606     8.065    UUT/ACLK_0
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.419    14.760    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y76         FDRE                                         r  UUT/ACLK_GEN_reg[16]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y76         FDRE (Setup_fdre_C_R)       -0.429    14.554    UUT/ACLK_GEN_reg[16]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SSEGDriver0/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/decimalTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  SSEGDriver0/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SSEGDriver0/y_reg[3]/Q
                         net (fo=7, routed)           0.122     1.695    SSEGDriver0/y_reg_n_0_[3]
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.045     1.740 r  SSEGDriver0/decimalTemp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.740    SSEGDriver0/decimalTemp[3]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[3]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092     1.537    SSEGDriver0/decimalTemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.128     1.724    SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y76         LUT5 (Prop_lut5_I1_O)        0.048     1.772 r  SSEGDriver0/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    SSEGDriver0/y[2]
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[2]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.107     1.552    SSEGDriver0/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.128     1.724    SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  SSEGDriver0/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    SSEGDriver0/y[0]
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[0]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.091     1.536    SSEGDriver0/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.129     1.725    SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  SSEGDriver0/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    SSEGDriver0/y[1]
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[1]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     1.537    SSEGDriver0/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SSEGDriver0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver0/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.592%)  route 0.168ns (47.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  SSEGDriver0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SSEGDriver0/y_reg[1]/Q
                         net (fo=8, routed)           0.168     1.741    SSEGDriver0/y_reg_n_0_[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  SSEGDriver0/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.786    SSEGDriver0/y[3]
    SLICE_X33Y76         FDRE                                         r  SSEGDriver0/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y76         FDRE                                         r  SSEGDriver0/y_reg[3]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.091     1.536    SSEGDriver0/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  UUT/CLK_DIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  UUT/CLK_DIV_reg[10]/Q
                         net (fo=1, routed)           0.114     1.711    UUT/CLK_DIV_reg_n_0_[10]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  UUT/CLK_DIV_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    UUT/CLK_DIV_reg[8]_i_1_n_5
    SLICE_X30Y73         FDRE                                         r  UUT/CLK_DIV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.814     1.942    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  UUT/CLK_DIV_reg[10]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.134     1.566    UUT/CLK_DIV_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  UUT/CLK_DIV_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  UUT/CLK_DIV_reg[14]/Q
                         net (fo=1, routed)           0.114     1.710    UUT/CLK_DIV_reg_n_0_[14]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.820 r  UUT/CLK_DIV_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    UUT/CLK_DIV_reg[12]_i_1_n_5
    SLICE_X30Y74         FDRE                                         r  UUT/CLK_DIV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.813     1.941    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  UUT/CLK_DIV_reg[14]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.134     1.565    UUT/CLK_DIV_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  UUT/CLK_DIV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  UUT/CLK_DIV_reg[6]/Q
                         net (fo=1, routed)           0.114     1.713    UUT/CLK_DIV_reg_n_0_[6]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  UUT/CLK_DIV_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    UUT/CLK_DIV_reg[4]_i_1_n_5
    SLICE_X30Y72         FDRE                                         r  UUT/CLK_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  UUT/CLK_DIV_reg[6]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    UUT/CLK_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UUT/CLK_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/CLK_DIV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  UUT/CLK_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  UUT/CLK_DIV_reg[2]/Q
                         net (fo=1, routed)           0.114     1.713    UUT/CLK_DIV_reg_n_0_[2]
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.823 r  UUT/CLK_DIV_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    UUT/CLK_DIV_reg[0]_i_1_n_5
    SLICE_X30Y71         FDRE                                         r  UUT/CLK_DIV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.945    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y71         FDRE                                         r  UUT/CLK_DIV_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X30Y71         FDRE (Hold_fdre_C_D)         0.134     1.568    UUT/CLK_DIV_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UUT/ACLK_GEN_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT/ACLK_GEN_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  UUT/ACLK_GEN_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  UUT/ACLK_GEN_reg[12]/Q
                         net (fo=2, routed)           0.118     1.689    UUT/ACLK_GEN[12]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  UUT/ACLK_GEN0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.797    UUT/p_1_in[12]
    SLICE_X35Y75         FDRE                                         r  UUT/ACLK_GEN_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.812     1.940    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y75         FDRE                                         r  UUT/ACLK_GEN_reg[12]/C
                         clock pessimism             -0.510     1.430    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.105     1.535    UUT/ACLK_GEN_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      U0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y76   SSEGDriver0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y75   SSEGDriver0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y77   SSEGDriver0/capture_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y77   SSEGDriver0/capture_reg[11]_inv/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   SSEGDriver0/capture_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   SSEGDriver0/capture_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   SSEGDriver0/capture_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   SSEGDriver0/capture_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y76   SSEGDriver0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y76   SSEGDriver0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   SSEGDriver0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   SSEGDriver0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y77   SSEGDriver0/capture_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y77   SSEGDriver0/capture_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   SSEGDriver0/capture_reg[11]_inv/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   SSEGDriver0/capture_reg[11]_inv/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   SSEGDriver0/capture_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   SSEGDriver0/capture_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y76   SSEGDriver0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y76   SSEGDriver0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   SSEGDriver0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y75   SSEGDriver0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y77   SSEGDriver0/capture_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y77   SSEGDriver0/capture_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   SSEGDriver0/capture_reg[11]_inv/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y77   SSEGDriver0/capture_reg[11]_inv/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   SSEGDriver0/capture_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   SSEGDriver0/capture_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 4.608ns (46.447%)  route 5.312ns (53.553%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          1.100     1.519    SSEGDriver0/Q[1]
    SLICE_X32Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.818 r  SSEGDriver0/sseg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.818    SSEGDriver0/sseg_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.035 r  SSEGDriver0/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.213     6.247    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.673     9.920 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.920    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.777ns  (logic 4.672ns (47.788%)  route 5.105ns (52.212%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          1.264     1.683    SSEGDriver0/Q[1]
    SLICE_X32Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.982 r  SSEGDriver0/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.982    SSEGDriver0/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     2.227 r  SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.841     6.068    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.709     9.777 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.777    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 4.630ns (47.526%)  route 5.112ns (52.474%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          1.074     1.493    SSEGDriver0/Q[1]
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.792 r  SSEGDriver0/sseg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.792    SSEGDriver0/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.009 r  SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.038     6.047    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.695     9.742 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.742    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.452ns (46.275%)  route 5.169ns (53.725%))
  Logic Levels:           3  (FDRE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=14, routed)          1.086     1.542    SSEGDriver0/Q[0]
    SLICE_X34Y59         MUXF7 (Prop_muxf7_S_O)       0.292     1.834 r  SSEGDriver0/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.083     5.917    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.704     9.622 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.622    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.648ns (48.709%)  route 4.894ns (51.291%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          1.074     1.493    SSEGDriver0/Q[1]
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.792 r  SSEGDriver0/sseg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.792    SSEGDriver0/sseg_OBUF[7]_inst_i_3_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     2.037 r  SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.821     5.857    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.685     9.542 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.542    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.536ns  (logic 4.646ns (48.718%)  route 4.890ns (51.282%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          1.027     1.446    SSEGDriver0/Q[1]
    SLICE_X33Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.745 r  SSEGDriver0/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.745    SSEGDriver0/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.863     5.825    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.711     9.536 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.536    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.659ns (49.940%)  route 4.670ns (50.060%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          0.861     1.280    SSEGDriver0/Q[1]
    SLICE_X33Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.579 r  SSEGDriver0/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.579    SSEGDriver0/sseg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     1.817 r  SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.810     5.626    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.703     9.330 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.330    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.959ns (53.521%)  route 4.306ns (46.479%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           4.306     5.761    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     9.265 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.265    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.101ns  (logic 4.464ns (49.054%)  route 4.637ns (50.946%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          0.855     1.274    SSEG_Display0/Q[1]
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.327     1.601 r  SSEG_Display0/A_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.782     5.383    A_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     9.101 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.101    A[3]
    W4                                                                r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 4.637ns (51.073%)  route 4.443ns (48.927%))
  Logic Levels:           4  (FDRE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[1]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SSEG_Display0/ASEL_reg[1]/Q
                         net (fo=21, routed)          0.589     1.008    SSEGDriver0/Q[1]
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.299     1.307 r  SSEGDriver0/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.307    SSEGDriver0/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     1.548 r  SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.854     5.402    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.678     9.080 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.080    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_Display0/ASEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=14, routed)          0.197     0.338    SSEG_Display0/Q[0]
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.042     0.380 r  SSEG_Display0/ASEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    SSEG_Display0/ASEL[1]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  SSEG_Display0/ASEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_Display0/ASEL_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE                         0.000     0.000 r  SSEG_Display0/ASEL_reg[0]/C
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=14, routed)          0.197     0.338    SSEG_Display0/Q[0]
    SLICE_X32Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  SSEG_Display0/ASEL[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    SSEG_Display0/A21_in
    SLICE_X32Y61         FDRE                                         r  SSEG_Display0/ASEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.425ns (75.992%)  route 0.450ns (24.008%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.450     0.668    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.875 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.875    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.450ns (77.233%)  route 0.427ns (22.767%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.427     0.661    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.877 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.877    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.430ns (76.130%)  route 0.448ns (23.870%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.448     0.669    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.878 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.878    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.429ns (76.078%)  route 0.449ns (23.922%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.449     0.676    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.878 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.878    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.674    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.880    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.427ns (75.215%)  route 0.470ns (24.785%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.470     0.687    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.897 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.897    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.434ns (75.308%)  route 0.470ns (24.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.470     0.702    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.904 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.904    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.429ns (74.898%)  route 0.479ns (25.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.479     0.698    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.907 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.907    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.523ns  (logic 4.625ns (43.951%)  route 5.898ns (56.049%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.860     7.334    SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.299     7.633 r  SSEGDriver0/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.633    SSEGDriver0/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     7.845 r  SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.038    11.884    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.695    15.579 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.579    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.348ns  (logic 4.631ns (44.759%)  route 5.716ns (55.241%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.633     7.108    SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X34Y59         LUT5 (Prop_lut5_I0_O)        0.299     7.407 r  SSEGDriver0/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.407    SSEGDriver0/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I0_O)      0.209     7.616 r  SSEGDriver0/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.083    11.699    sseg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.704    15.403 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.403    sseg[1]
    U7                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.335ns  (logic 4.605ns (44.552%)  route 5.731ns (55.448%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           1.518     6.993    SSEGDriver0/sel0[0]
    SLICE_X32Y59         LUT5 (Prop_lut5_I1_O)        0.296     7.289 r  SSEGDriver0/sseg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.289    SSEGDriver0/sseg_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     7.506 r  SSEGDriver0/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.213    11.719    sseg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.673    15.391 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.391    sseg[0]
    V7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.312ns  (logic 4.641ns (45.004%)  route 5.671ns (54.996%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.851     7.325    SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X35Y59         LUT5 (Prop_lut5_I0_O)        0.299     7.624 r  SSEGDriver0/sseg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.624    SSEGDriver0/sseg_OBUF[7]_inst_i_2_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     7.862 r  SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.821    11.683    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.685    15.368 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.368    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.640ns (45.175%)  route 5.632ns (54.825%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           1.778     7.252    SSEGDriver0/sel0[2]
    SLICE_X34Y59         LUT5 (Prop_lut5_I2_O)        0.296     7.548 r  SSEGDriver0/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.548    SSEGDriver0/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I1_O)      0.247     7.795 r  SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.854    11.649    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.678    15.328 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.328    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.015ns  (logic 4.643ns (46.357%)  route 5.372ns (53.643%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           1.509     6.984    SSEGDriver0/sel0[0]
    SLICE_X33Y59         LUT5 (Prop_lut5_I1_O)        0.296     7.280 r  SSEGDriver0/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.280    SSEGDriver0/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     7.497 r  SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.863    11.360    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.711    15.071 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.071    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 4.665ns (46.698%)  route 5.325ns (53.302%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y76         FDRE                                         r  SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           1.484     6.959    SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X32Y59         LUT5 (Prop_lut5_I1_O)        0.299     7.258 r  SSEGDriver0/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.258    SSEGDriver0/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I0_O)      0.238     7.496 r  SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.841    11.337    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.709    15.046 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.046    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.663ns (47.207%)  route 5.215ns (52.793%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.535     5.056    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.419     5.475 r  SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           1.405     6.880    SSEGDriver0/sel0[2]
    SLICE_X33Y59         LUT5 (Prop_lut5_I0_O)        0.296     7.176 r  SSEGDriver0/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.176    SSEGDriver0/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I1_O)      0.245     7.421 r  SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.810    11.231    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.703    14.934 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.934    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.388ns (47.434%)  route 4.863ns (52.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.518     5.571 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           1.081     6.652    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.152     6.804 r  SSEG_Display0/A_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.782    10.586    A_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    14.304 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.304    A[3]
    W4                                                                r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.373ns (49.101%)  route 4.533ns (50.899%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.532     5.053    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.518     5.571 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           1.076     6.647    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.150     6.797 r  SSEG_Display0/A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.457    10.254    A_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.959 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.959    A[0]
    U2                                                                r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.409ns (45.940%)  route 1.658ns (54.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           0.414     2.008    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.053 r  SSEG_Display0/A_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.244     3.298    A_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.498 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.498    A[1]
    U4                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.472ns (47.887%)  route 1.602ns (52.113%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           0.414     2.008    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I0_O)        0.042     2.050 r  SSEG_Display0/A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.188     3.238    A_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.504 r  A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.504    A[0]
    U2                                                                r  A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.433ns (45.991%)  route 1.683ns (54.009%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           0.416     2.010    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.055 r  SSEG_Display0/A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.267     3.322    A_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.546 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.546    A[2]
    V4                                                                r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/ACLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.231ns  (logic 1.485ns (45.967%)  route 1.746ns (54.033%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.547     1.430    UUT/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  UUT/ACLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 f  UUT/ACLK_reg/Q
                         net (fo=7, routed)           0.416     2.010    SSEG_Display0/ACLK
    SLICE_X35Y61         LUT3 (Prop_lut3_I1_O)        0.043     2.053 r  SSEG_Display0/A_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.330     3.383    A_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.662 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.662    A[3]
    W4                                                                r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.308ns  (logic 1.553ns (46.946%)  route 1.755ns (53.054%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=8, routed)           0.393     1.967    SSEGDriver0/sel0[1]
    SLICE_X33Y59         LUT5 (Prop_lut5_I2_O)        0.045     2.012 r  SSEGDriver0/sseg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.012    SSEGDriver0/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I1_O)      0.074     2.086 r  SSEGDriver0/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.362     3.447    sseg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.293     4.740 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.740    sseg[6]
    W6                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.326ns  (logic 1.599ns (48.077%)  route 1.727ns (51.923%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           0.351     1.911    SSEGDriver0/sel0[2]
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.098     2.009 r  SSEGDriver0/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.009    SSEGDriver0/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X32Y59         MUXF7 (Prop_muxf7_I1_O)      0.074     2.083 r  SSEGDriver0/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.376     3.459    sseg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.299     4.758 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.758    sseg[5]
    U8                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.547ns (46.188%)  route 1.803ns (53.812%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           0.415     1.988    SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X33Y59         LUT5 (Prop_lut5_I1_O)        0.045     2.033 r  SSEGDriver0/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.033    SSEGDriver0/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y59         MUXF7 (Prop_muxf7_I0_O)      0.062     2.095 r  SSEGDriver0/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.388     3.483    sseg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.782 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.782    sseg[4]
    V8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.528ns (45.542%)  route 1.827ns (54.458%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SSEGDriver0/decimalTemp_reg[0]/Q
                         net (fo=8, routed)           0.451     2.024    SSEGDriver0/decimalTemp_reg_n_0_[0]
    SLICE_X34Y59         LUT5 (Prop_lut5_I2_O)        0.045     2.069 r  SSEGDriver0/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.069    SSEGDriver0/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y59         MUXF7 (Prop_muxf7_I0_O)      0.073     2.142 r  SSEGDriver0/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.376     3.518    sseg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.269     4.786 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.786    sseg[2]
    V5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.576ns (46.899%)  route 1.784ns (53.101%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=8, routed)           0.351     1.911    SSEGDriver0/sel0[3]
    SLICE_X35Y59         LUT5 (Prop_lut5_I3_O)        0.099     2.010 r  SSEGDriver0/sseg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.010    SSEGDriver0/sseg_OBUF[3]_inst_i_3_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     2.075 r  SSEGDriver0/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.433     3.509    sseg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.284     4.792 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.792    sseg[3]
    U5                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.575ns (46.690%)  route 1.798ns (53.310%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           0.464     2.024    SSEGDriver0/sel0[2]
    SLICE_X35Y59         LUT5 (Prop_lut5_I2_O)        0.098     2.122 r  SSEGDriver0/sseg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.122    SSEGDriver0/sseg_OBUF[7]_inst_i_3_n_0
    SLICE_X35Y59         MUXF7 (Prop_muxf7_I1_O)      0.074     2.196 r  SSEGDriver0/sseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.335     3.530    sseg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.805 r  sseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.805    sseg[7]
    W7                                                                r  sseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





