Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 10:11:09 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/FC_CIF_0_1_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 4.777ns (49.688%)  route 4.837ns (50.312%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.096 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.725    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.032 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.032    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.610 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.080    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.381 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.854    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.250 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.250    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.587 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.587    bd_0_i/hls_inst/inst/KER_size_0_fu_618_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.777ns (49.698%)  route 4.835ns (50.302%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.585    bd_0_i/hls_inst/inst/KER_bound_fu_789_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.777ns (49.698%)  route 4.835ns (50.302%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.585    bd_0_i/hls_inst/inst/KER_size_1_fu_785_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 4.672ns (49.132%)  route 4.837ns (50.868%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_817_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.096 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.725    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.032 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.032    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.610 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.080    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.381 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.854    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.250 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.250    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.482 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U181/KER_size_0_reg_857_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.482    bd_0_i/hls_inst/inst/KER_size_0_fu_618_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 4.672ns (49.143%)  route 4.835ns (50.857%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.480 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U183/KER_bound_reg_919_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.480    bd_0_i/hls_inst/inst/KER_bound_fu_789_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_bound_reg_919_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 4.672ns (49.143%)  route 4.835ns (50.857%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_0_reg_857_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.480 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U182/KER_size_1_reg_914_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.480    bd_0_i/hls_inst/inst/KER_size_1_fu_785_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_1_reg_914_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.420ns (28.335%)  route 6.121ns (71.665%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/Q
                         net (fo=7, unplaced)         1.000     2.491    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.786 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3/O
                         net (fo=1, unplaced)         0.449     3.235    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3_n_3
                         LUT5 (Prop_lut5_I0_O)        0.116     3.351 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.818    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.116     3.934 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2/O
                         net (fo=7, unplaced)         0.484     4.418    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.124     4.542 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85/O
                         net (fo=2, unplaced)         0.460     5.002    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70/O
                         net (fo=1, unplaced)         0.474     5.600    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70_n_3
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.004 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     6.013    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.364 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_6/CO[3]
                         net (fo=5, unplaced)         0.946     7.310    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ult_fu_776_p2
                         LUT5 (Prop_lut5_I1_O)        0.124     7.434 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5/O
                         net (fo=23, unplaced)        0.512     7.946    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5_n_3
                         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_3/O
                         net (fo=32, unplaced)        0.520     8.590    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_3_n_3
                         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_2__15/O
                         net (fo=4, unplaced)         0.800     9.514    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/WEA[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.420ns (28.335%)  route 6.121ns (71.665%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/Q
                         net (fo=7, unplaced)         1.000     2.491    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.786 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3/O
                         net (fo=1, unplaced)         0.449     3.235    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3_n_3
                         LUT5 (Prop_lut5_I0_O)        0.116     3.351 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.818    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.116     3.934 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2/O
                         net (fo=7, unplaced)         0.484     4.418    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.124     4.542 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85/O
                         net (fo=2, unplaced)         0.460     5.002    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70/O
                         net (fo=1, unplaced)         0.474     5.600    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70_n_3
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.004 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     6.013    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.364 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_6/CO[3]
                         net (fo=5, unplaced)         0.946     7.310    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ult_fu_776_p2
                         LUT5 (Prop_lut5_I1_O)        0.124     7.434 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5/O
                         net (fo=23, unplaced)        0.512     7.946    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5_n_3
                         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_3/O
                         net (fo=32, unplaced)        0.520     8.590    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_3_n_3
                         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_2__15/O
                         net (fo=4, unplaced)         0.800     9.514    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/WEA[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.420ns (28.335%)  route 6.121ns (71.665%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/Q
                         net (fo=7, unplaced)         1.000     2.491    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.786 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3/O
                         net (fo=1, unplaced)         0.449     3.235    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3_n_3
                         LUT5 (Prop_lut5_I0_O)        0.116     3.351 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.818    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.116     3.934 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2/O
                         net (fo=7, unplaced)         0.484     4.418    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.124     4.542 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85/O
                         net (fo=2, unplaced)         0.460     5.002    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70/O
                         net (fo=1, unplaced)         0.474     5.600    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70_n_3
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.004 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     6.013    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.364 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_6/CO[3]
                         net (fo=5, unplaced)         0.946     7.310    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ult_fu_776_p2
                         LUT5 (Prop_lut5_I1_O)        0.124     7.434 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5/O
                         net (fo=23, unplaced)        0.512     7.946    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5_n_3
                         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_30/O
                         net (fo=32, unplaced)        0.520     8.590    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_30_n_3
                         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_2__28/O
                         net (fo=4, unplaced)         0.800     9.514    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/WEA[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.420ns (28.335%)  route 6.121ns (71.665%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[8]/Q
                         net (fo=7, unplaced)         1.000     2.491    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.786 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3/O
                         net (fo=1, unplaced)         0.449     3.235    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_3_n_3
                         LUT5 (Prop_lut5_I0_O)        0.116     3.351 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2/O
                         net (fo=3, unplaced)         0.467     3.818    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[0]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.116     3.934 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2/O
                         net (fo=7, unplaced)         0.484     4.418    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/trunc_ln104_reg_952[5]_i_2_n_3
                         LUT3 (Prop_lut3_I2_O)        0.124     4.542 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85/O
                         net (fo=2, unplaced)         0.460     5.002    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_85_n_3
                         LUT6 (Prop_lut6_I1_O)        0.124     5.126 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70/O
                         net (fo=1, unplaced)         0.474     5.600    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_70_n_3
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.004 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     6.013    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_51_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.130 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     6.130    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_33_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.247 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.247    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.364 f  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202_reg[10]_i_6/CO[3]
                         net (fo=5, unplaced)         0.946     7.310    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ult_fu_776_p2
                         LUT5 (Prop_lut5_I1_O)        0.124     7.434 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5/O
                         net (fo=23, unplaced)        0.512     7.946    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/j_fu_202[10]_i_5_n_3
                         LUT6 (Prop_lut6_I0_O)        0.124     8.070 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_30/O
                         net (fo=32, unplaced)        0.520     8.590    bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_30_n_3
                         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  bd_0_i/hls_inst/inst/grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444/ram_reg_i_2__28/O
                         net (fo=4, unplaced)         0.800     9.514    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/WEA[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2518, unset)         0.924    10.924    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    10.357    bd_0_i/hls_inst/inst/FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.357    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.843    




