$date
	Mon Apr 24 15:00:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DUT $end
$var wire 4 ! y [3:0] $end
$var reg 1 " i $end
$var reg 2 # s [1:0] $end
$scope module DMUX_DUT $end
$var wire 1 $ i $end
$var wire 2 % s [1:0] $end
$var reg 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#1000
b1 &
b1 !
1"
1$
#2000
b0 &
b0 !
0"
0$
b1 #
b1 %
#3000
b10 &
b10 !
1"
1$
#4000
b0 &
b0 !
0"
0$
b10 #
b10 %
#5000
b100 &
b100 !
1"
1$
#6000
b0 &
b0 !
0"
0$
b11 #
b11 %
#7000
b1000 &
b1000 !
1"
1$
#8000
