# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/fkrieger/Documents/openNTT/hardware/package.svh" "/home/fkrieger/Documents/openNTT/hardware/intmul/dsp_size.svh" --include "../../../../../hardware" --include "../../../../../hardware/intmul" --include "../../../../vivado.gen/sources_1/bd/OpenNTT_BD/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/OpenNTT_BD/ipshared/ee60/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../../hardware/CryptoCore/ComputeCore.v" \
"../../../../../hardware/CryptoCore/ComputeCoreWrapper.v" \
"../../../../../hardware/CryptoCore/ISA_control.v" \

sv xil_defaultlib "/home/fkrieger/Documents/openNTT/hardware/package.svh" "/home/fkrieger/Documents/openNTT/hardware/intmul/dsp_size.svh" --include "../../../../../hardware" --include "../../../../../hardware/intmul" --include "../../../../vivado.gen/sources_1/bd/OpenNTT_BD/ipshared/ec67/hdl" --include "../../../../vivado.gen/sources_1/bd/OpenNTT_BD/ipshared/ee60/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../../hardware/ntt_control/BitReverse.sv" \
"../../../../../hardware/butterfly/btf_addsub.sv" \
"../../../../../hardware/butterfly/btf_modmul.sv" \
"../../../../../hardware/butterfly/btf_uni.sv" \
"../../../../../hardware/ntt_control/control_unit.sv" \
"../../../../../hardware/ntt_control/control_unit_PolyArith.sv" \
"../../../../../hardware/csa_tree/csa_3to2.sv" \
"../../../../../hardware/csa_tree/csa_6to3.sv" \
"../../../../../hardware/csa_tree/csa_tree_3to2.sv" \
"../../../../../hardware/csa_tree/csa_tree_6to3.sv" \
"../../../../../hardware/ntt_control/data_shuffler.sv" \
"../../../../../hardware/ntt_control/data_shuffler_PolyArith.sv" \
"../../../../../hardware/divby2/divby2.sv" \
"../../../../../hardware/fifo/fifo.sv" \
"../../../../../hardware/modred/modred_wl_mont/int_mult_add_p0.sv" \
"../../../../../hardware/intmul/intmul.sv" \
"../../../../../hardware/modadd/modadd.sv" \
"../../../../../hardware/modred/modred.sv" \
"../../../../../hardware/modsub/modsub.sv" \
"../../../../../hardware/ntt_control/ntt_core.sv" \
"../../../../../hardware/ntt_control/openNTT.sv" \
"../../../../../hardware/memory/polyRam.sv" \
"../../../../../hardware/memory/ram.sv" \
"../../../../../hardware/memory/rom.sv" \
"../../../../../hardware/shiftreg/shiftreg.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_DIF_NR.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_DIF_RN.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_DIT_NR.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_DIT_RN.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_DIT_pe1.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_Merged_DIF_RN.sv" \
"../../../../../hardware/twiddle_gen/twiddle_gen_Merged_DIT_NR.sv" \
"../../../../../hardware/modred/modred_wl_mont/wlmont.sv" \
"../../../../../hardware/modred/modred_wl_mont/wlmont_sub_p0.sv" \
"../../../../../hardware/CryptoCore/tb_ComputeCore.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
