{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 13:42:55 2022 " "Info: Processing started: Fri Jun 17 13:42:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorSR -c ProcessadorSR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorSR -c ProcessadorSR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[1\] " "Warning: Node \"Port_io:inst14\|latch\[1\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[1\] " "Warning: Node \"Port_io:inst8\|latch\[1\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[2\] " "Warning: Node \"Port_io:inst14\|latch\[2\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[2\] " "Warning: Node \"Port_io:inst8\|latch\[2\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[0\] " "Warning: Node \"Port_io:inst8\|latch\[0\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[0\] " "Warning: Node \"Port_io:inst14\|latch\[0\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[3\] " "Warning: Node \"Port_io:inst8\|latch\[3\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[3\] " "Warning: Node \"Port_io:inst14\|latch\[3\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[4\] " "Warning: Node \"Port_io:inst14\|latch\[4\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[4\] " "Warning: Node \"Port_io:inst8\|latch\[4\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[5\] " "Warning: Node \"Port_io:inst14\|latch\[5\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[5\] " "Warning: Node \"Port_io:inst8\|latch\[5\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[6\] " "Warning: Node \"Port_io:inst8\|latch\[6\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[6\] " "Warning: Node \"Port_io:inst14\|latch\[6\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst14\|latch\[7\] " "Warning: Node \"Port_io:inst14\|latch\[7\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Port_io:inst8\|latch\[7\] " "Warning: Node \"Port_io:inst8\|latch\[7\]\" is a latch" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:inst10\|Mux11~0 " "Info: Detected gated clock \"control:inst10\|Mux11~0\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 128 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst10\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst10\|rd_en~0 " "Info: Detected gated clock \"control:inst10\|rd_en~0\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst10\|rd_en~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst10\|pres_state.fet_dec_ex " "Info: Detected ripple clock \"control:inst10\|pres_state.fet_dec_ex\" as buffer" {  } { { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst10\|pres_state.fet_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Port_io:inst8\|latch\[4\] memory rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5 29.95 MHz 33.384 ns Internal " "Info: Clock \"clk\" has Internal fmax of 29.95 MHz between source register \"Port_io:inst8\|latch\[4\]\" and destination memory \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5\" (period= 33.384 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.965 ns + Longest register memory " "Info: + Longest register to memory delay is 10.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Port_io:inst8\|latch\[4\] 1 REG LCCOMB_X28_Y16_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 1; REG Node = 'Port_io:inst8\|latch\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst8|latch[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.150 ns) 1.127 ns Port_io:inst8\|dbus_out\[4\]~7 2 COMB LCCOMB_X32_Y18_N18 1 " "Info: 2: + IC(0.977 ns) + CELL(0.150 ns) = 1.127 ns; Loc. = LCCOMB_X32_Y18_N18; Fanout = 1; COMB Node = 'Port_io:inst8\|dbus_out\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Port_io:inst8|latch[4] Port_io:inst8|dbus_out[4]~7 } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.536 ns PC_reg:inst13\|dbus_out\[4\]~29 3 COMB LCCOMB_X32_Y18_N4 1 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.536 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'PC_reg:inst13\|dbus_out\[4\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Port_io:inst8|dbus_out[4]~7 PC_reg:inst13|dbus_out[4]~29 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 2.698 ns PC_reg:inst13\|dbus_out\[4\]~31 4 COMB LCCOMB_X35_Y21_N12 5 " "Info: 4: + IC(1.012 ns) + CELL(0.150 ns) = 2.698 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 5; COMB Node = 'PC_reg:inst13\|dbus_out\[4\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { PC_reg:inst13|dbus_out[4]~29 PC_reg:inst13|dbus_out[4]~31 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 3.117 ns busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6 5 COMB LCCOMB_X35_Y21_N22 16 " "Info: 5: + IC(0.269 ns) + CELL(0.150 ns) = 3.117 ns; Loc. = LCCOMB_X35_Y21_N22; Fanout = 16; COMB Node = 'busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.393 ns) 4.510 ns ALU:inst\|Add5~11 6 COMB LCCOMB_X33_Y22_N22 2 " "Info: 6: + IC(1.000 ns) + CELL(0.393 ns) = 4.510 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'ALU:inst\|Add5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.920 ns ALU:inst\|Add5~12 7 COMB LCCOMB_X33_Y22_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 4.920 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'ALU:inst\|Add5~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst|Add5~11 ALU:inst|Add5~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.150 ns) 5.865 ns ALU:inst\|r_out\[5\]~81 8 COMB LCCOMB_X33_Y19_N12 1 " "Info: 8: + IC(0.795 ns) + CELL(0.150 ns) = 5.865 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[5\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { ALU:inst|Add5~12 ALU:inst|r_out[5]~81 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.272 ns ALU:inst\|r_out\[5\]~82 9 COMB LCCOMB_X33_Y19_N22 1 " "Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 6.272 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[5\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU:inst|r_out[5]~81 ALU:inst|r_out[5]~82 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.150 ns) 7.166 ns ALU:inst\|r_out\[5\]~83 10 COMB LCCOMB_X34_Y20_N2 2 " "Info: 10: + IC(0.744 ns) + CELL(0.150 ns) = 7.166 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'ALU:inst\|r_out\[5\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { ALU:inst|r_out[5]~82 ALU:inst|r_out[5]~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 7.562 ns ALU:inst\|r_out\[5\]~106 11 COMB LCCOMB_X34_Y20_N8 267 " "Info: 11: + IC(0.247 ns) + CELL(0.149 ns) = 7.562 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 267; COMB Node = 'ALU:inst\|r_out\[5\]~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ALU:inst|r_out[5]~83 ALU:inst|r_out[5]~106 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.150 ns) 9.005 ns PC_reg:inst13\|nextpc_out\[5\]~34 12 COMB LCCOMB_X25_Y22_N30 1 " "Info: 12: + IC(1.293 ns) + CELL(0.150 ns) = 9.005 ns; Loc. = LCCOMB_X25_Y22_N30; Fanout = 1; COMB Node = 'PC_reg:inst13\|nextpc_out\[5\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { ALU:inst|r_out[5]~106 PC_reg:inst13|nextpc_out[5]~34 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.402 ns PC_reg:inst13\|nextpc_out\[5\]~54 13 COMB LCCOMB_X25_Y22_N6 14 " "Info: 13: + IC(0.247 ns) + CELL(0.150 ns) = 9.402 ns; Loc. = LCCOMB_X25_Y22_N6; Fanout = 14; COMB Node = 'PC_reg:inst13\|nextpc_out\[5\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { PC_reg:inst13|nextpc_out[5]~34 PC_reg:inst13|nextpc_out[5]~54 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.142 ns) 10.965 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5 14 MEM M4K_X26_Y27 1 " "Info: 14: + IC(1.421 ns) + CELL(0.142 ns) = 10.965 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { PC_reg:inst13|nextpc_out[5]~54 rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.444 ns ( 22.29 % ) " "Info: Total cell delay = 2.444 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.521 ns ( 77.71 % ) " "Info: Total interconnect delay = 8.521 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { Port_io:inst8|latch[4] Port_io:inst8|dbus_out[4]~7 PC_reg:inst13|dbus_out[4]~29 PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 ALU:inst|Add5~12 ALU:inst|r_out[5]~81 ALU:inst|r_out[5]~82 ALU:inst|r_out[5]~83 ALU:inst|r_out[5]~106 PC_reg:inst13|nextpc_out[5]~34 PC_reg:inst13|nextpc_out[5]~54 rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { Port_io:inst8|latch[4] {} Port_io:inst8|dbus_out[4]~7 {} PC_reg:inst13|dbus_out[4]~29 {} PC_reg:inst13|dbus_out[4]~31 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 {} ALU:inst|Add5~11 {} ALU:inst|Add5~12 {} ALU:inst|r_out[5]~81 {} ALU:inst|r_out[5]~82 {} ALU:inst|r_out[5]~83 {} ALU:inst|r_out[5]~106 {} PC_reg:inst13|nextpc_out[5]~34 {} PC_reg:inst13|nextpc_out[5]~54 {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 {} } { 0.000ns 0.977ns 0.259ns 1.012ns 0.269ns 1.000ns 0.000ns 0.795ns 0.257ns 0.744ns 0.247ns 1.293ns 0.247ns 1.421ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.393ns 0.410ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.692 ns - Smallest " "Info: - Smallest clock skew is -5.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.712 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 67 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2338 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2338; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.661 ns) 2.712 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5 3 MEM M4K_X26_Y27 1 " "Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.712 ns; Loc. = M4K_X26_Y27; Fanout = 1; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a8~porta_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.21 % ) " "Info: Total cell delay = 1.660 ns ( 61.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 38.79 % ) " "Info: Total interconnect delay = 1.052 ns ( 38.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.404 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 67 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.932 ns) 3.359 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\] 2 MEM M4K_X26_Y17 32 " "Info: 2: + IC(1.428 ns) + CELL(0.932 ns) = 3.359 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.438 ns) 4.773 ns control:inst10\|Mux11~0 3 COMB LCCOMB_X27_Y18_N30 1 " "Info: 3: + IC(0.976 ns) + CELL(0.438 ns) = 4.773 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'control:inst10\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.389 ns) 5.411 ns control:inst10\|rd_en~0 4 COMB LCCOMB_X27_Y18_N24 13 " "Info: 4: + IC(0.249 ns) + CELL(0.389 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10\|rd_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { control:inst10|Mux11~0 control:inst10|rd_en~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 6.909 ns control:inst10\|rd_en~0clkctrl 5 COMB CLKCTRL_G9 16 " "Info: 5: + IC(1.498 ns) + CELL(0.000 ns) = 6.909 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10\|rd_en~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.150 ns) 8.404 ns Port_io:inst8\|latch\[4\] 6 REG LCCOMB_X28_Y16_N24 1 " "Info: 6: + IC(1.345 ns) + CELL(0.150 ns) = 8.404 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 1; REG Node = 'Port_io:inst8\|latch\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { control:inst10|rd_en~0clkctrl Port_io:inst8|latch[4] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 34.60 % ) " "Info: Total cell delay = 2.908 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.496 ns ( 65.40 % ) " "Info: Total interconnect delay = 5.496 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst8|latch[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clk {} clk~combout {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] {} control:inst10|Mux11~0 {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst8|latch[4] {} } { 0.000ns 0.000ns 1.428ns 0.976ns 0.249ns 1.498ns 1.345ns } { 0.000ns 0.999ns 0.932ns 0.438ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst8|latch[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clk {} clk~combout {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] {} control:inst10|Mux11~0 {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst8|latch[4] {} } { 0.000ns 0.000ns 1.428ns 0.976ns 0.249ns 1.498ns 1.345ns } { 0.000ns 0.999ns 0.932ns 0.438ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 194 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 194 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.965 ns" { Port_io:inst8|latch[4] Port_io:inst8|dbus_out[4]~7 PC_reg:inst13|dbus_out[4]~29 PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 ALU:inst|Add5~12 ALU:inst|r_out[5]~81 ALU:inst|r_out[5]~82 ALU:inst|r_out[5]~83 ALU:inst|r_out[5]~106 PC_reg:inst13|nextpc_out[5]~34 PC_reg:inst13|nextpc_out[5]~54 rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.965 ns" { Port_io:inst8|latch[4] {} Port_io:inst8|dbus_out[4]~7 {} PC_reg:inst13|dbus_out[4]~29 {} PC_reg:inst13|dbus_out[4]~31 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 {} ALU:inst|Add5~11 {} ALU:inst|Add5~12 {} ALU:inst|r_out[5]~81 {} ALU:inst|r_out[5]~82 {} ALU:inst|r_out[5]~83 {} ALU:inst|r_out[5]~106 {} PC_reg:inst13|nextpc_out[5]~34 {} PC_reg:inst13|nextpc_out[5]~54 {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 {} } { 0.000ns 0.977ns 0.259ns 1.012ns 0.269ns 1.000ns 0.000ns 0.795ns 0.257ns 0.744ns 0.247ns 1.293ns 0.247ns 1.421ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.393ns 0.410ns 0.150ns 0.150ns 0.150ns 0.149ns 0.150ns 0.150ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { clk clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.712 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|ram_block1a8~porta_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.934ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst8|latch[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { clk {} clk~combout {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] {} control:inst10|Mux11~0 {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst8|latch[4] {} } { 0.000ns 0.000ns 1.428ns 0.976ns 0.249ns 1.498ns 1.345ns } { 0.000ns 0.999ns 0.932ns 0.438ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Port_io:inst8\|latch\[3\] portb\[3\] clk 1.113 ns register " "Info: tsu for register \"Port_io:inst8\|latch\[3\]\" (data pin = \"portb\[3\]\", clock pin = \"clk\") is 1.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.046 ns + Longest pin register " "Info: + Longest pin to register delay is 7.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns portb\[3\] 1 PIN PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M2; Fanout = 1; PIN Node = 'portb\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[3] } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns portb~4 2 COMB IOC_X0_Y23_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y23_N4; Fanout = 1; COMB Node = 'portb~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { portb[3] portb~4 } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.923 ns) + CELL(0.271 ns) 7.046 ns Port_io:inst8\|latch\[3\] 3 REG LCCOMB_X32_Y22_N30 1 " "Info: 3: + IC(5.923 ns) + CELL(0.271 ns) = 7.046 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; REG Node = 'Port_io:inst8\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { portb~4 Port_io:inst8|latch[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.123 ns ( 15.94 % ) " "Info: Total cell delay = 1.123 ns ( 15.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.923 ns ( 84.06 % ) " "Info: Total interconnect delay = 5.923 ns ( 84.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { portb[3] portb~4 Port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { portb[3] {} portb~4 {} Port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 5.923ns } { 0.000ns 0.852ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.762 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 67 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.308 ns) + CELL(0.787 ns) 3.094 ns control:inst10\|pres_state.fet_dec_ex 2 REG LCFF_X28_Y18_N19 49 " "Info: 2: + IC(1.308 ns) + CELL(0.787 ns) = 3.094 ns; Loc. = LCFF_X28_Y18_N19; Fanout = 49; REG Node = 'control:inst10\|pres_state.fet_dec_ex'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { clk control:inst10|pres_state.fet_dec_ex } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.150 ns) 3.750 ns control:inst10\|rd_en~0 3 COMB LCCOMB_X27_Y18_N24 13 " "Info: 3: + IC(0.506 ns) + CELL(0.150 ns) = 3.750 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10\|rd_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { control:inst10|pres_state.fet_dec_ex control:inst10|rd_en~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 5.248 ns control:inst10\|rd_en~0clkctrl 4 COMB CLKCTRL_G9 16 " "Info: 4: + IC(1.498 ns) + CELL(0.000 ns) = 5.248 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10\|rd_en~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.150 ns) 6.762 ns Port_io:inst8\|latch\[3\] 5 REG LCCOMB_X32_Y22_N30 1 " "Info: 5: + IC(1.364 ns) + CELL(0.150 ns) = 6.762 ns; Loc. = LCCOMB_X32_Y22_N30; Fanout = 1; REG Node = 'Port_io:inst8\|latch\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { control:inst10|rd_en~0clkctrl Port_io:inst8|latch[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 30.85 % ) " "Info: Total cell delay = 2.086 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 69.15 % ) " "Info: Total interconnect delay = 4.676 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { clk control:inst10|pres_state.fet_dec_ex control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { clk {} clk~combout {} control:inst10|pres_state.fet_dec_ex {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 1.308ns 0.506ns 1.498ns 1.364ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.046 ns" { portb[3] portb~4 Port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.046 ns" { portb[3] {} portb~4 {} Port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 5.923ns } { 0.000ns 0.852ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { clk control:inst10|pres_state.fet_dec_ex control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst8|latch[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.762 ns" { clk {} clk~combout {} control:inst10|pres_state.fet_dec_ex {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst8|latch[3] {} } { 0.000ns 0.000ns 1.308ns 0.506ns 1.498ns 1.364ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alu_z rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\] 31.090 ns memory " "Info: tco from clock \"clk\" to destination pin \"alu_z\" through memory \"rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\]\" is 31.090 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.703 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 67 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2338 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2338; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.635 ns) 2.703 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\] 3 MEM M4K_X26_Y25 10 " "Info: 3: + IC(0.951 ns) + CELL(0.635 ns) = 2.703 ns; Loc. = M4K_X26_Y25; Fanout = 10; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.45 % ) " "Info: Total cell delay = 1.634 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.178 ns + Longest memory pin " "Info: + Longest memory to pin delay is 28.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\] 1 MEM M4K_X26_Y25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y25; Fanout = 10; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.275 ns) 2.197 ns add_mux:inst3\|Equal0~0 2 COMB LCCOMB_X34_Y18_N16 7 " "Info: 2: + IC(1.834 ns) + CELL(0.275 ns) = 2.197 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 7; COMB Node = 'add_mux:inst3\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] add_mux:inst3|Equal0~0 } "NODE_NAME" } } { "addr_mux.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/addr_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.437 ns) 2.945 ns add_mux:inst3\|abus_out\[6\]~8 3 COMB LCCOMB_X34_Y18_N14 187 " "Info: 3: + IC(0.311 ns) + CELL(0.437 ns) = 2.945 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 187; COMB Node = 'add_mux:inst3\|abus_out\[6\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { add_mux:inst3|Equal0~0 add_mux:inst3|abus_out[6]~8 } "NODE_NAME" } } { "addr_mux.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/addr_mux.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 3.621 ns ram_mem:inst5\|dbus_out\[6\]~3 4 COMB LCCOMB_X34_Y18_N4 576 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 3.621 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 576; COMB Node = 'ram_mem:inst5\|dbus_out\[6\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { add_mux:inst3|abus_out[6]~8 ram_mem:inst5|dbus_out[6]~3 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.413 ns) 5.625 ns ram_mem:inst5\|dbus_out\[4\]~1124 5 COMB LCCOMB_X40_Y24_N2 1 " "Info: 5: + IC(1.591 ns) + CELL(0.413 ns) = 5.625 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1124'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { ram_mem:inst5|dbus_out[6]~3 ram_mem:inst5|dbus_out[4]~1124 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.021 ns ram_mem:inst5\|dbus_out\[4\]~1125 6 COMB LCCOMB_X40_Y24_N24 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 6.021 ns; Loc. = LCCOMB_X40_Y24_N24; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ram_mem:inst5|dbus_out[4]~1124 ram_mem:inst5|dbus_out[4]~1125 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.150 ns) 7.628 ns ram_mem:inst5\|dbus_out\[4\]~1126 7 COMB LCCOMB_X30_Y22_N12 1 " "Info: 7: + IC(1.457 ns) + CELL(0.150 ns) = 7.628 ns; Loc. = LCCOMB_X30_Y22_N12; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { ram_mem:inst5|dbus_out[4]~1125 ram_mem:inst5|dbus_out[4]~1126 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.150 ns) 9.290 ns ram_mem:inst5\|dbus_out\[4\]~1127 8 COMB LCCOMB_X41_Y25_N22 1 " "Info: 8: + IC(1.512 ns) + CELL(0.150 ns) = 9.290 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ram_mem:inst5|dbus_out[4]~1126 ram_mem:inst5|dbus_out[4]~1127 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 10.389 ns ram_mem:inst5\|dbus_out\[4\]~1128 9 COMB LCCOMB_X38_Y24_N22 1 " "Info: 9: + IC(0.949 ns) + CELL(0.150 ns) = 10.389 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { ram_mem:inst5|dbus_out[4]~1127 ram_mem:inst5|dbus_out[4]~1128 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 11.258 ns ram_mem:inst5\|dbus_out\[4\]~1135 10 COMB LCCOMB_X37_Y25_N2 1 " "Info: 10: + IC(0.719 ns) + CELL(0.150 ns) = 11.258 ns; Loc. = LCCOMB_X37_Y25_N2; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ram_mem:inst5|dbus_out[4]~1128 ram_mem:inst5|dbus_out[4]~1135 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 11.652 ns ram_mem:inst5\|dbus_out\[4\]~1146 11 COMB LCCOMB_X37_Y25_N12 1 " "Info: 11: + IC(0.244 ns) + CELL(0.150 ns) = 11.652 ns; Loc. = LCCOMB_X37_Y25_N12; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ram_mem:inst5|dbus_out[4]~1135 ram_mem:inst5|dbus_out[4]~1146 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 12.042 ns ram_mem:inst5\|dbus_out\[4\]~1173 12 COMB LCCOMB_X37_Y25_N6 1 " "Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 12.042 ns; Loc. = LCCOMB_X37_Y25_N6; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1173'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { ram_mem:inst5|dbus_out[4]~1146 ram_mem:inst5|dbus_out[4]~1173 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.150 ns) 13.117 ns ram_mem:inst5\|dbus_out\[4\]~1174 13 COMB LCCOMB_X33_Y23_N20 1 " "Info: 13: + IC(0.925 ns) + CELL(0.150 ns) = 13.117 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ram_mem:inst5|dbus_out[4]~1173 ram_mem:inst5|dbus_out[4]~1174 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.150 ns) 14.546 ns ram_mem:inst5\|dbus_out\[4\]~1201 14 COMB LCCOMB_X31_Y28_N8 1 " "Info: 14: + IC(1.279 ns) + CELL(0.150 ns) = 14.546 ns; Loc. = LCCOMB_X31_Y28_N8; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1201'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { ram_mem:inst5|dbus_out[4]~1174 ram_mem:inst5|dbus_out[4]~1201 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.275 ns) 16.124 ns PC_reg:inst13\|dbus_out\[4\]~31 15 COMB LCCOMB_X35_Y21_N12 5 " "Info: 15: + IC(1.303 ns) + CELL(0.275 ns) = 16.124 ns; Loc. = LCCOMB_X35_Y21_N12; Fanout = 5; COMB Node = 'PC_reg:inst13\|dbus_out\[4\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { ram_mem:inst5|dbus_out[4]~1201 PC_reg:inst13|dbus_out[4]~31 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 16.543 ns busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6 16 COMB LCCOMB_X35_Y21_N22 16 " "Info: 16: + IC(0.269 ns) + CELL(0.150 ns) = 16.543 ns; Loc. = LCCOMB_X35_Y21_N22; Fanout = 16; COMB Node = 'busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.393 ns) 17.936 ns ALU:inst\|Add5~11 17 COMB LCCOMB_X33_Y22_N22 2 " "Info: 17: + IC(1.000 ns) + CELL(0.393 ns) = 17.936 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 2; COMB Node = 'ALU:inst\|Add5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.007 ns ALU:inst\|Add5~13 18 COMB LCCOMB_X33_Y22_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 18.007 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 2; COMB Node = 'ALU:inst\|Add5~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst|Add5~11 ALU:inst|Add5~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.078 ns ALU:inst\|Add5~15 19 COMB LCCOMB_X33_Y22_N26 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 18.078 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 1; COMB Node = 'ALU:inst\|Add5~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:inst|Add5~13 ALU:inst|Add5~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.488 ns ALU:inst\|Add5~16 20 COMB LCCOMB_X33_Y22_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 18.488 ns; Loc. = LCCOMB_X33_Y22_N28; Fanout = 1; COMB Node = 'ALU:inst\|Add5~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst|Add5~15 ALU:inst|Add5~16 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 18.882 ns ALU:inst\|r_out\[7\]~91 21 COMB LCCOMB_X33_Y22_N6 1 " "Info: 21: + IC(0.244 ns) + CELL(0.150 ns) = 18.882 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[7\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ALU:inst|Add5~16 ALU:inst|r_out[7]~91 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.150 ns) 19.774 ns ALU:inst\|r_out\[7\]~92 22 COMB LCCOMB_X34_Y23_N22 1 " "Info: 22: + IC(0.742 ns) + CELL(0.150 ns) = 19.774 ns; Loc. = LCCOMB_X34_Y23_N22; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[7\]~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ALU:inst|r_out[7]~91 ALU:inst|r_out[7]~92 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 20.667 ns ALU:inst\|r_out\[7\]~93 23 COMB LCCOMB_X34_Y21_N28 2 " "Info: 23: + IC(0.743 ns) + CELL(0.150 ns) = 20.667 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'ALU:inst\|r_out\[7\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { ALU:inst|r_out[7]~92 ALU:inst|r_out[7]~93 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.275 ns) 21.685 ns ALU:inst\|z_out~7 24 COMB LCCOMB_X35_Y20_N20 2 " "Info: 24: + IC(0.743 ns) + CELL(0.275 ns) = 21.685 ns; Loc. = LCCOMB_X35_Y20_N20; Fanout = 2; COMB Node = 'ALU:inst\|z_out~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { ALU:inst|r_out[7]~93 ALU:inst|z_out~7 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 22.225 ns ALU:inst\|z_out~8 25 COMB LCCOMB_X35_Y20_N22 5 " "Info: 25: + IC(0.265 ns) + CELL(0.275 ns) = 22.225 ns; Loc. = LCCOMB_X35_Y20_N22; Fanout = 5; COMB Node = 'ALU:inst\|z_out~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { ALU:inst|z_out~7 ALU:inst|z_out~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.311 ns) + CELL(2.642 ns) 28.178 ns alu_z 26 PIN PIN_T9 0 " "Info: 26: + IC(3.311 ns) + CELL(2.642 ns) = 28.178 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'alu_z'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { ALU:inst|z_out~8 alu_z } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1040 1376 1552 1056 "alu_z" "" } { 296 648 688 312 "alu_z" "" } { 1032 1304 1376 1048 "alu_z" "" } { 448 832 888 464 "alu_z" "" } { 1608 1464 1520 1624 "alu_z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.995 ns ( 28.37 % ) " "Info: Total cell delay = 7.995 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.183 ns ( 71.63 % ) " "Info: Total interconnect delay = 20.183 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.178 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] add_mux:inst3|Equal0~0 add_mux:inst3|abus_out[6]~8 ram_mem:inst5|dbus_out[6]~3 ram_mem:inst5|dbus_out[4]~1124 ram_mem:inst5|dbus_out[4]~1125 ram_mem:inst5|dbus_out[4]~1126 ram_mem:inst5|dbus_out[4]~1127 ram_mem:inst5|dbus_out[4]~1128 ram_mem:inst5|dbus_out[4]~1135 ram_mem:inst5|dbus_out[4]~1146 ram_mem:inst5|dbus_out[4]~1173 ram_mem:inst5|dbus_out[4]~1174 ram_mem:inst5|dbus_out[4]~1201 PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 ALU:inst|Add5~13 ALU:inst|Add5~15 ALU:inst|Add5~16 ALU:inst|r_out[7]~91 ALU:inst|r_out[7]~92 ALU:inst|r_out[7]~93 ALU:inst|z_out~7 ALU:inst|z_out~8 alu_z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "28.178 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] {} add_mux:inst3|Equal0~0 {} add_mux:inst3|abus_out[6]~8 {} ram_mem:inst5|dbus_out[6]~3 {} ram_mem:inst5|dbus_out[4]~1124 {} ram_mem:inst5|dbus_out[4]~1125 {} ram_mem:inst5|dbus_out[4]~1126 {} ram_mem:inst5|dbus_out[4]~1127 {} ram_mem:inst5|dbus_out[4]~1128 {} ram_mem:inst5|dbus_out[4]~1135 {} ram_mem:inst5|dbus_out[4]~1146 {} ram_mem:inst5|dbus_out[4]~1173 {} ram_mem:inst5|dbus_out[4]~1174 {} ram_mem:inst5|dbus_out[4]~1201 {} PC_reg:inst13|dbus_out[4]~31 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 {} ALU:inst|Add5~11 {} ALU:inst|Add5~13 {} ALU:inst|Add5~15 {} ALU:inst|Add5~16 {} ALU:inst|r_out[7]~91 {} ALU:inst|r_out[7]~92 {} ALU:inst|r_out[7]~93 {} ALU:inst|z_out~7 {} ALU:inst|z_out~8 {} alu_z {} } { 0.000ns 1.834ns 0.311ns 0.256ns 1.591ns 0.246ns 1.457ns 1.512ns 0.949ns 0.719ns 0.244ns 0.240ns 0.925ns 1.279ns 1.303ns 0.269ns 1.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.742ns 0.743ns 0.743ns 0.265ns 3.311ns } { 0.088ns 0.275ns 0.437ns 0.420ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { clk clk~clkctrl rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { clk {} clk~combout {} clk~clkctrl {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.178 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] add_mux:inst3|Equal0~0 add_mux:inst3|abus_out[6]~8 ram_mem:inst5|dbus_out[6]~3 ram_mem:inst5|dbus_out[4]~1124 ram_mem:inst5|dbus_out[4]~1125 ram_mem:inst5|dbus_out[4]~1126 ram_mem:inst5|dbus_out[4]~1127 ram_mem:inst5|dbus_out[4]~1128 ram_mem:inst5|dbus_out[4]~1135 ram_mem:inst5|dbus_out[4]~1146 ram_mem:inst5|dbus_out[4]~1173 ram_mem:inst5|dbus_out[4]~1174 ram_mem:inst5|dbus_out[4]~1201 PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 ALU:inst|Add5~13 ALU:inst|Add5~15 ALU:inst|Add5~16 ALU:inst|r_out[7]~91 ALU:inst|r_out[7]~92 ALU:inst|r_out[7]~93 ALU:inst|z_out~7 ALU:inst|z_out~8 alu_z } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "28.178 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[4] {} add_mux:inst3|Equal0~0 {} add_mux:inst3|abus_out[6]~8 {} ram_mem:inst5|dbus_out[6]~3 {} ram_mem:inst5|dbus_out[4]~1124 {} ram_mem:inst5|dbus_out[4]~1125 {} ram_mem:inst5|dbus_out[4]~1126 {} ram_mem:inst5|dbus_out[4]~1127 {} ram_mem:inst5|dbus_out[4]~1128 {} ram_mem:inst5|dbus_out[4]~1135 {} ram_mem:inst5|dbus_out[4]~1146 {} ram_mem:inst5|dbus_out[4]~1173 {} ram_mem:inst5|dbus_out[4]~1174 {} ram_mem:inst5|dbus_out[4]~1201 {} PC_reg:inst13|dbus_out[4]~31 {} busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 {} ALU:inst|Add5~11 {} ALU:inst|Add5~13 {} ALU:inst|Add5~15 {} ALU:inst|Add5~16 {} ALU:inst|r_out[7]~91 {} ALU:inst|r_out[7]~92 {} ALU:inst|r_out[7]~93 {} ALU:inst|z_out~7 {} ALU:inst|z_out~8 {} alu_z {} } { 0.000ns 1.834ns 0.311ns 0.256ns 1.591ns 0.246ns 1.457ns 1.512ns 0.949ns 0.719ns 0.244ns 0.240ns 0.925ns 1.279ns 1.303ns 0.269ns 1.000ns 0.000ns 0.000ns 0.000ns 0.244ns 0.742ns 0.743ns 0.743ns 0.265ns 3.311ns } { 0.088ns 0.275ns 0.437ns 0.420ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Port_io:inst14\|latch\[2\] porta\[2\] clk 1.891 ns register " "Info: th for register \"Port_io:inst14\|latch\[2\]\" (data pin = \"porta\[2\]\", clock pin = \"clk\") is 1.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.434 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 67 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 67; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.428 ns) + CELL(0.932 ns) 3.359 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\] 2 MEM M4K_X26_Y17 32 " "Info: 2: + IC(1.428 ns) + CELL(0.932 ns) = 3.359 ns; Loc. = M4K_X26_Y17; Fanout = 32; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.438 ns) 4.773 ns control:inst10\|Mux11~0 3 COMB LCCOMB_X27_Y18_N30 1 " "Info: 3: + IC(0.976 ns) + CELL(0.438 ns) = 4.773 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'control:inst10\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.389 ns) 5.411 ns control:inst10\|rd_en~0 4 COMB LCCOMB_X27_Y18_N24 13 " "Info: 4: + IC(0.249 ns) + CELL(0.389 ns) = 5.411 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 13; COMB Node = 'control:inst10\|rd_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { control:inst10|Mux11~0 control:inst10|rd_en~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 6.909 ns control:inst10\|rd_en~0clkctrl 5 COMB CLKCTRL_G9 16 " "Info: 5: + IC(1.498 ns) + CELL(0.000 ns) = 6.909 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'control:inst10\|rd_en~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.150 ns) 8.434 ns Port_io:inst14\|latch\[2\] 6 REG LCCOMB_X32_Y20_N4 1 " "Info: 6: + IC(1.375 ns) + CELL(0.150 ns) = 8.434 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 1; REG Node = 'Port_io:inst14\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { control:inst10|rd_en~0clkctrl Port_io:inst14|latch[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.908 ns ( 34.48 % ) " "Info: Total cell delay = 2.908 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.526 ns ( 65.52 % ) " "Info: Total interconnect delay = 5.526 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.434 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst14|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.434 ns" { clk {} clk~combout {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] {} control:inst10|Mux11~0 {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst14|latch[2] {} } { 0.000ns 0.000ns 1.428ns 0.976ns 0.249ns 1.498ns 1.375ns } { 0.000ns 0.999ns 0.932ns 0.438ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.543 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns porta\[2\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'porta\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[2] } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns porta~5 2 COMB IOC_X29_Y36_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = IOC_X29_Y36_N1; Fanout = 1; COMB Node = 'porta~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { porta[2] porta~5 } "NODE_NAME" } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.284 ns) + CELL(0.419 ns) 6.543 ns Port_io:inst14\|latch\[2\] 3 REG LCCOMB_X32_Y20_N4 1 " "Info: 3: + IC(5.284 ns) + CELL(0.419 ns) = 6.543 ns; Loc. = LCCOMB_X32_Y20_N4; Fanout = 1; REG Node = 'Port_io:inst14\|latch\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { porta~5 Port_io:inst14|latch[2] } "NODE_NAME" } } { "port_io.vhd" "" { Text "C:/Users/flavi/Downloads/ProcessadorSR/ProcessadorSR/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.259 ns ( 19.24 % ) " "Info: Total cell delay = 1.259 ns ( 19.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.284 ns ( 80.76 % ) " "Info: Total interconnect delay = 5.284 ns ( 80.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.543 ns" { porta[2] porta~5 Port_io:inst14|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.543 ns" { porta[2] {} porta~5 {} Port_io:inst14|latch[2] {} } { 0.000ns 0.000ns 5.284ns } { 0.000ns 0.840ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.434 ns" { clk rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] control:inst10|Mux11~0 control:inst10|rd_en~0 control:inst10|rd_en~0clkctrl Port_io:inst14|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.434 ns" { clk {} clk~combout {} rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] {} control:inst10|Mux11~0 {} control:inst10|rd_en~0 {} control:inst10|rd_en~0clkctrl {} Port_io:inst14|latch[2] {} } { 0.000ns 0.000ns 1.428ns 0.976ns 0.249ns 1.498ns 1.375ns } { 0.000ns 0.999ns 0.932ns 0.438ns 0.389ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.543 ns" { porta[2] porta~5 Port_io:inst14|latch[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.543 ns" { porta[2] {} porta~5 {} Port_io:inst14|latch[2] {} } { 0.000ns 0.000ns 5.284ns } { 0.000ns 0.840ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 13:43:05 2022 " "Info: Processing ended: Fri Jun 17 13:43:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
