

================================================================
== Vitis HLS Report for 'VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4'
================================================================
* Date:           Mon Sep  4 10:26:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_4  |       18|       18|         8|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     189|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     394|    506|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1876  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   2|  205|  390|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_93_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln41_fu_103_p2         |         +|   0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_87_p2         |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  39|          20|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_10      |   9|          2|    4|          8|
    |block_C_drainer_328_blk_n  |   9|          2|    1|          2|
    |j_fu_42                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_3_addr_reg_142                  |  10|   0|   10|          0|
    |C_3_load_reg_153                  |  32|   0|   32|          0|
    |add73_3_i_i_i_reg_168             |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_C_drainer_328_read_reg_148  |  32|   0|   32|          0|
    |j_fu_42                           |   4|   0|    4|          0|
    |C_3_addr_reg_142                  |  64|  32|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 189|  32|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4|  return value|
|block_C_drainer_328_dout            |   in|   32|     ap_fifo|                              block_C_drainer_328|       pointer|
|block_C_drainer_328_num_data_valid  |   in|    2|     ap_fifo|                              block_C_drainer_328|       pointer|
|block_C_drainer_328_fifo_cap        |   in|    2|     ap_fifo|                              block_C_drainer_328|       pointer|
|block_C_drainer_328_empty_n         |   in|    1|     ap_fifo|                              block_C_drainer_328|       pointer|
|block_C_drainer_328_read            |  out|    1|     ap_fifo|                              block_C_drainer_328|       pointer|
|C_3_address0                        |  out|   10|   ap_memory|                                              C_3|         array|
|C_3_ce0                             |  out|    1|   ap_memory|                                              C_3|         array|
|C_3_we0                             |  out|    1|   ap_memory|                                              C_3|         array|
|C_3_d0                              |  out|   32|   ap_memory|                                              C_3|         array|
|C_3_address1                        |  out|   10|   ap_memory|                                              C_3|         array|
|C_3_ce1                             |  out|    1|   ap_memory|                                              C_3|         array|
|C_3_q1                              |   in|   32|   ap_memory|                                              C_3|         array|
|sub_ln41                            |   in|   10|     ap_none|                                         sub_ln41|        scalar|
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_3, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_328, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln41_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_ln41"   --->   Operation 14 'read' 'sub_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74.3.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_10 = load i4 %j" [gemm_systolic_array.cpp:39]   --->   Operation 17 'load' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp_eq  i4 %j_10, i4 12" [gemm_systolic_array.cpp:39]   --->   Operation 18 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %j_10, i4 1" [gemm_systolic_array.cpp:39]   --->   Operation 20 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc74.3.split.i.i.i, void %VITIS_LOOP_39_4_proc28.exit.exitStub" [gemm_systolic_array.cpp:39]   --->   Operation 21 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %j_10" [gemm_systolic_array.cpp:41]   --->   Operation 22 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln41 = add i10 %sub_ln41_read, i10 %zext_ln41" [gemm_systolic_array.cpp:41]   --->   Operation 23 'add' 'add_ln41' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i10 %add_ln41" [gemm_systolic_array.cpp:41]   --->   Operation 24 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln41_9" [gemm_systolic_array.cpp:41]   --->   Operation 25 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [gemm_systolic_array.cpp:41]   --->   Operation 26 'load' 'C_3_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln39 = store i4 %add_ln39, i4 %j" [gemm_systolic_array.cpp:39]   --->   Operation 27 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 28 [1/1] (3.63ns)   --->   "%block_C_drainer_328_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_328" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'block_C_drainer_328_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [gemm_systolic_array.cpp:41]   --->   Operation 29 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_328_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %C_3_load" [gemm_systolic_array.cpp:41]   --->   Operation 31 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [5/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %bitcast_ln41, i32 %tmp" [gemm_systolic_array.cpp:41]   --->   Operation 32 'fadd' 'add73_3_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 33 [4/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %bitcast_ln41, i32 %tmp" [gemm_systolic_array.cpp:41]   --->   Operation 33 'fadd' 'add73_3_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 34 [3/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %bitcast_ln41, i32 %tmp" [gemm_systolic_array.cpp:41]   --->   Operation 34 'fadd' 'add73_3_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 35 [2/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %bitcast_ln41, i32 %tmp" [gemm_systolic_array.cpp:41]   --->   Operation 35 'fadd' 'add73_3_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 36 [1/5] (7.25ns)   --->   "%add73_3_i_i_i = fadd i32 %bitcast_ln41, i32 %tmp" [gemm_systolic_array.cpp:41]   --->   Operation 36 'fadd' 'add73_3_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [gemm_systolic_array.cpp:40]   --->   Operation 37 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [gemm_systolic_array.cpp:39]   --->   Operation 38 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i32 %add73_3_i_i_i" [gemm_systolic_array.cpp:41]   --->   Operation 39 'bitcast' 'bitcast_ln41_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %bitcast_ln41_9, i10 %C_3_addr" [gemm_systolic_array.cpp:41]   --->   Operation 40 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc74.3.i.i.i" [gemm_systolic_array.cpp:39]   --->   Operation 41 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_328]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010000000]
specinterface_ln0        (specinterface    ) [ 000000000]
specinterface_ln0        (specinterface    ) [ 000000000]
sub_ln41_read            (read             ) [ 000000000]
store_ln0                (store            ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
j_10                     (load             ) [ 000000000]
icmp_ln39                (icmp             ) [ 011111110]
empty                    (speclooptripcount) [ 000000000]
add_ln39                 (add              ) [ 000000000]
br_ln39                  (br               ) [ 000000000]
zext_ln41                (zext             ) [ 000000000]
add_ln41                 (add              ) [ 000000000]
zext_ln41_9              (zext             ) [ 000000000]
C_3_addr                 (getelementptr    ) [ 011111111]
store_ln39               (store            ) [ 000000000]
block_C_drainer_328_read (read             ) [ 010100000]
C_3_load                 (load             ) [ 010100000]
tmp                      (bitcast          ) [ 010011110]
bitcast_ln41             (bitcast          ) [ 010011110]
add73_3_i_i_i            (fadd             ) [ 010000001]
specpipeline_ln40        (specpipeline     ) [ 000000000]
specloopname_ln39        (specloopname     ) [ 000000000]
bitcast_ln41_9           (bitcast          ) [ 000000000]
store_ln41               (store            ) [ 000000000]
br_ln39                  (br               ) [ 000000000]
ret_ln0                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_C_drainer_328">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_328"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln41">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln41"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sub_ln41_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="10" slack="0"/>
<pin id="48" dir="0" index="1" bw="10" slack="0"/>
<pin id="49" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln41_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="block_C_drainer_328_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_328_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="C_3_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="7"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_load/1 store_ln41/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add73_3_i_i_i/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_10_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln39_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln39_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln41_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln41_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln41_9_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_9/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln39_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="bitcast_ln41_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bitcast_ln41_9_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41_9/8 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln39_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="6"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="142" class="1005" name="C_3_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="1"/>
<pin id="144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="block_C_drainer_328_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_328_read "/>
</bind>
</comp>

<comp id="153" class="1005" name="C_3_load_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_3_load "/>
</bind>
</comp>

<comp id="158" class="1005" name="tmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="163" class="1005" name="bitcast_ln41_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="168" class="1005" name="add73_3_i_i_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add73_3_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="46" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="118"><net_src comp="93" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="119" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="130"><net_src comp="127" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="134"><net_src comp="42" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="141"><net_src comp="87" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="58" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="151"><net_src comp="52" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="156"><net_src comp="65" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="161"><net_src comp="119" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="166"><net_src comp="123" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="171"><net_src comp="75" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_3 | {8 }
	Port: block_C_drainer_328 | {}
 - Input state : 
	Port: VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4 : C_3 | {1 2 }
	Port: VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4 : block_C_drainer_328 | {2 }
	Port: VITIS_LOOP_39_4_proc28_Pipeline_VITIS_LOOP_39_4 : sub_ln41 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_10 : 1
		icmp_ln39 : 2
		add_ln39 : 2
		br_ln39 : 3
		zext_ln41 : 2
		add_ln41 : 3
		zext_ln41_9 : 4
		C_3_addr : 5
		C_3_load : 6
		store_ln39 : 3
	State 2
	State 3
		add73_3_i_i_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_75              |    2    |   205   |   390   |
|----------|-------------------------------------|---------|---------|---------|
|    add   |            add_ln39_fu_93           |    0    |    0    |    13   |
|          |           add_ln41_fu_103           |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln39_fu_87           |    0    |    0    |    9    |
|----------|-------------------------------------|---------|---------|---------|
|   read   |       sub_ln41_read_read_fu_46      |    0    |    0    |    0    |
|          | block_C_drainer_328_read_read_fu_52 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   zext   |           zext_ln41_fu_99           |    0    |    0    |    0    |
|          |          zext_ln41_9_fu_109         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    2    |   205   |   425   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        C_3_addr_reg_142        |   10   |
|        C_3_load_reg_153        |   32   |
|      add73_3_i_i_i_reg_168     |   32   |
|      bitcast_ln41_reg_163      |   32   |
|block_C_drainer_328_read_reg_148|   32   |
|        icmp_ln39_reg_138       |    1   |
|            j_reg_131           |    4   |
|           tmp_reg_158          |   32   |
+--------------------------------+--------+
|              Total             |   175  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_75    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_75    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   425  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   175  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   380  |   452  |
+-----------+--------+--------+--------+--------+
