m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/intelFPGA/21.1
T_opt
!s110 1679495247
V0IGAbM^9gCn:C?oAFaK7N2
Z2 04 8 4 work t_mux2x1 fast 0
=1-902e1627e939-641b104f-2bb-2ac4
Z3 !s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.2;73
R1
T_opt1
!s110 1679496239
V<R[SE[JmQ6O;iW<]gJ_4m1
R2
=1-902e1627e939-641b142f-1b6-63c0
R3
o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
vmux2x1
Z6 !s110 1679496229
!i10b 1
!s100 CT8FOi>8az3YQlazO0GRg0
I86=PYPhA8AB_eN@T;5X=Z1
Z7 dC:/Users/oars0/Documents/School/Design_and_synthesis/Test2Review/QuestaTestBench
w1679495094
8C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\mux2x1.v
FC:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\mux2x1.v
!i122 22
L0 6 11
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2021.2;73
r1
!s85 0
31
Z10 !s108 1679496229.000000
!s107 C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\mux2x1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\mux2x1.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
vt_mux2x1
R6
!i10b 1
!s100 aBfhG7:PPF@SS^=Z;9IGd3
Ia@Y1z39?^WQ6>Ij`fGb@?3
R7
w1679496196
8C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\t_mux2x1.v
FC:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\t_mux2x1.v
!i122 23
L0 13 62
R8
R9
r1
!s85 0
31
R10
!s107 C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\t_mux2x1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:\Users\oars0\Documents\School\Design_and_synthesis\Test2Review\TestBench\t_mux2x1.v|
!i113 0
R11
R4
