<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head>
        <link href="../../Resources/TableStyles/register_table.css" rel="stylesheet" MadCap:stylesheetType="table" /><title>CSI2_DEV_NS_WRAP Reg</title>
    </head>
    <body>
        <h1>CSIDEV</h1>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_mem
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00000000</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2">
                    <p>Dummy (16KB) register space for MIPI CSI2 Host Controller</p>
                    <p>Internal memory</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[31:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>Memory</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body"> </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Memory</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYCTRL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004000</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2">
                    <p>General Control and Status registers for DPHY-TX I/Os and wrapper logic</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>biston
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Set 1 to start pattern generator</p>
                    <p>Refer Table 4-3 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[7:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>hsfreqrange
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>High-speed Frequency Range Selection.</p>
                    <p>Refer Table 4-6 of DPHY-TX</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[15:8]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cfgclkfreqrange
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x20</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>System clock frequency configuration preset</p>
                    <p>Refer Table 4-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[16:16]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>wakeuppll
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Keep 1 during entire operation. When PLL relock is required, clear it to 0 and set it to 1 again. (Low period should be at least 1us)</p>
                    <p>Refer Table 4-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[17:17]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cont_en
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 4-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[18:18]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cfg_clk_off
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Set 1 to stop PHY configuration clock (cfg_clk)</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYCTRL1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004004</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>shutdownz
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rstz
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[2:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>forcepll
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[3:3]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>ateen
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Write 1 to enable DPHY controllability through BIU register. Refer Table9-2 in DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[4:4]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>tpsel
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Write 1 to enable DPHY test interface controllability through BIU registers. Refer Table9-2 in DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYTESTDIN
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004008</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[7:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>value
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYTESTEN
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000400C</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>value
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYTESTCLK
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004010</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>value
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYTESTCLR
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004014</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>value
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_CTRL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004018</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>pclk_off
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Set 1 to stop pclk of Device Controller</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>ipi_clk_off
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Set 1 to stop ipi_clk of Device Controller</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYSTS
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000401C</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>lock
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>bistdone
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[2:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>bistok
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:3]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cont_data
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Each pin of this output bus is used to verify the continuityfrom the chips pin all the way to the PHY’s analog ports (package, bonding, die, etc). Please refer to the test modes section for more information.■ cont_data[0]: rext■ cont_data[1]: clkn■ cont_data[2]: clkp■ cont_data[3]: datan0■ cont_data[4]: datap0■ cont_data[5]: datan1■ cont_data[6]: datap1Refer Table 4-6 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_GEND_PHYTESTDOUT
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004020</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[7:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>value
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PPI_CTRL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004024</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2">
                    <p>Control and status registers for DPHY-TX PPI I/Os</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>basedir_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Function: Configures the Base Direction for Lane■ basedir_0 = 1: Configures lane as RX upon startup of the PHY■ basedir_0 = 0: Configures lane as TX</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>turnrequest_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Turn around RequestThis signal is used to indicate that the protocol layer needs to turn the lane around, allowing for the other side to start transmitting the data.turnrequest_0 is valid on the rising edges of txclkesc.Note: turnrequest_0 is only meaningful for a lane that is currently transmitting data (direction_0 = 0). If the data lane module is in receive mode (direction_0 =1), this signal is ignored.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[2:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>turndisable_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Disable Turn AroundThis signal is used to prevent the bi-directional lane from processing a turn-around request in the lane interconnection.Note: This is useful to prevent a potential “lock-up” situation when a unidirectional lane module is connected to a bi-directional lane module.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[3:3]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>forcerxmode_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Force Lane Module into Receive Mode/Wait for Stop State This signal allows the protocol layer to initialize a lane module or force a bi-directional lane module into receive mode. This signal is used to solve a contention situation. When this signal is high, the lane module immediately transitions into receive control mode and waits for a Stop state to appear on the Lane interconnect.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PPI_CTRL1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004028</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txlpdtesc_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Low-Power DataThis signal is asserted with txrequestesc_0 to cause the lane module to enter low-power data transmission mode. The lane module remains in this mode until txrequestesc_0 is de-asserted.Note: txulpsesc_0 and all the bits of txtriggeresc_0 must be at low level when txlpdtesc_0 is at high level.</p>
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[5:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txtriggeresc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Trigger 0 (for lane0)One of these signals is asserted with txrequestesc_0 to cause the lane module to send the associated trigger across the lane interconnection.txtriggeresc_0 is synchronous with the rising edge of txclkesc_0.Note: Only one of the txtriggeresc_0 is asserted at any given time, and only when txlpdtesc_0 and txulpsesc_0 are both at low level.■ txtriggeresc_0[0] corresponds to Reset-Trigger.■ txtriggeresc_0[1] corresponds to Unknown-3 Trigger.■ txtriggeresc_0[2] corresponds to Unknown-4 Trigger.■ txtriggeresc_0[3] corresponds to Unknown-5 Trigger.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:6]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txtriggeresc_1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Trigger 1 (for lane1)</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[17:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txdataesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Data Bus (for lane0)This is the 8-bit bus data input to be transmitted in low-power data transmission mode. The LSB is transmitted first. txdataesc_0 is synchronous with the rising edge of txclkesc.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[25:18]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txdataesc_1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Data Bus (for lane1)</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[27:26]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txvalidesc_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Data Valid This signal indicates that the protocol layer is driving valid data on txdataesc_0 bus, to be transmitted.Note: The lane module accepts the data when txrequestesc_0, txvalidesc_0, and txreadyesc_0 are all active on the same rising edge of txclkesc.</p>
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[29:28]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>forcetxstopmode_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Force Lane Module into Transmit Mode and Generate Stop StateThis signal allows the protocol layer to force a bi-directional lane module into transmit mode and Stop state following an error indication (for example, Expired Timeout). When this signal is high, the lane module immediately transitions into transmit mode and the module state machine is forced into the Stop state.</p>
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PPI_CTRL2
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000402C</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txrequesthsclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txulpsclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[2:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txulpsexitclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[3:3]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>enableclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[11:4]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txdatahs_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[19:12]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txdatahs_1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[21:20]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txrequestdatahs_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[23:22]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txrequestesc_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[25:24]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txulpsesc_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[27:26]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txulpsexit_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[29:28]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>enable_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[30:30]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txskewcalhs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PPI_STATUS0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004030</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>direction_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Transmit/Receive DirectionThis signal is used to indicate the current direction of the lane interconnect. When direction_0 is low, the lane interconnect is in transmit mode. When direction_0 is high, the lane interconnect is in receive mode.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[2:1]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>ulpsactivenot_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[4:3]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>stopstatedata_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[5:5]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>ulpsactivenotclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[6:6]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>stopstateclk
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[7:7]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>erresc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Entry ErrorIf an unrecognized escape entry command is received, this signal is asserted and remains high until the line returns to Stop state.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[8:8]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>errsyncesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Low-Power Data Transmission Synchronization ErrorIf the number of bits received during low-power data transmission mode is not a multiple of eight when the transmission ends, this signal is asserted and remains high until the line returns to Stop state.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:9]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>errcontrol_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Control ErrorThis signal is asserted when an incorrect line state sequence is detected (for example, if a turnaround request or Escape mode request is immediately followed by a Stop state instead of the required Bridge state, this signal is asserted and remains high until the line returns to Stop state).</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[10:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>errcontentionlp0_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[11:11]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>errcontentionlp1_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Refer Table 9-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[12:12]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxclkesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Receive Clock</p>
                    <p>This clock is used to transfer the received data to the protocol layer. Unlike the other clocks in the PHY, a specific rxclkesc_0 is provided for each data lane.</p>
                    <p>Note: This clock is generated from the two low-power signals in the lane interconnect. Because of the asynchronous nature of escape mode data transmission, this clock may not be periodic, and is available only during low-power (LP) data reception. This signal is bypassed with the respective scan clock when scan mode is enabled</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[13:13]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxlpdtesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Low-Power Data Receive ModeThis signal is asserted to indicate that the lane module is in low-power data receive mode. While in this mode, received data is driven onto rxdataesc_0 output bus when rxvalidesc 0 is active. rxlpdtesc_0 remains asserted until a Stop state is detected on the lane interconnect.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[14:14]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxulpesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape ULP Receive ModeThis signal is asserted to indicate that the lane module has entered the ULP State. The lane module remains in this mode with rxulpsesc_0 asserted until a Stop state is detected on the lane interconnect.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[18:15]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxtriggeresc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Receive TriggerThis signal indicates that a trigger event has been received in the lane interconnect. The asserted rxtriggeresc_0 signal remains active until a Stop state is detected on the lane interconnect.■ rxtriggeresc_0[0] corresponds to Reset-Trigger.■ rxtriggeresc_0[1] corresponds to Unknown-3 Trigger.■ rxtriggeresc_0[2] corresponds to Unknown-4 Trigger.■ rxtriggeresc_0[3] corresponds to Unknown-5 Trigger</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[26:19]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxdataesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Receive Data BusThis is the 8-bit bus data output received by the lane interconnect. The signal rxdataesc_0[0] is received first. Data is transferred on the rising edges of rxclkesc_0.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[27:27]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>rxvalidesc_0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Receive Data ValidThis signal indicates that the lane module is driving valid data to the protocol layer on the rxdataesc_0 bus.Note: There is no separate signal to indicate that the data is ready for process. The protocol layer is expected to process the received data on every rising edge of the rxclkesc_0 where rxvalidesc_0 is asserted.There is no provision in the PHY to slow down or throttle the received data.</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PPI_STATUS1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004034</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txreadyhs_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>High-Speed Transmit ReadyThis signal indicates that txdatahs_0 is accepted by the lane module to be serially transmitted. txreadyhs_0 and the other PPI high-speed data TX signals are synchronous with the rising edge of txbyteclkhs.</p>
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[3:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>txreadyesc_N
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Escape Mode Transmit Ready This signal indicates that the data is accepted by the lane module to be serially transmitted.txreadyesc_0 is synchronous with the rising edge of txclkesc.</p>
                    <p>[0] for lane-0; [1] for lane-1</p>
                    <p>Refer Table 4-2 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PLL_CTRL0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004038</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2">
                    <p>Control and status registers for DPHY-TX PLL I/Os</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>m
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0xC6</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Control of the feedback multiplication ratio M (40 to 625)for SoC direct PLL control. This signal can control the PLL if pll_shadow_control = 1'b0</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[13:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>n
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x3</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Control of the input frequency division ratio N (1 to 16) for SoC direct PLL control. This signal can control the PLL if pll_shadow_control = 1'b0</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[19:14]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>vco_cntrl
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x1</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>VCO operating range for SoC direct PLL control, needsto be set appropriately to frequency of operation:For detailed information regarding the VCO ranges see table “VCO Ranges” on page 85This signal can control the PLL if pll_shadow_control = 1'b0</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[25:20]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>prop_cntrl
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0xC</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Proportional Charge Pump control for SoC direct PLLcontrol. This signal can control the PLL if pll_shadow_control = 1'b0 Power down value=”000000</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[31:26]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>int_cntrl
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Integral Charge Pump control for SoC direct PLL control.This signal can control the PLL if pll_shadow_control = 1'b0 Power down value=”000000”</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PLL_CTRL1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000403C</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>gmp_cntrl
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x1</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Controls the effective loop-filter resistance (=1/gmp) toincrease/decrease MPLL bandwidth and compensate for change in divider modulus (n_cntrl). For SoC direct PLL control. This signal can control the PLL if pll_shadow_control = 1'b0</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[8:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cpbias_cntrl
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x10</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Charge Pump bias control, for SoC direct PLL control.This signal can control the PLL if pll_shadow_control = 1'b0</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:9]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>updatepll
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Control for PLL operation frequency updated. Whenexercised, PLL SoC control signals are latched to PLLshadow_registers to set PLL operating frequency.</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[11:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>clksel
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Control of PLL clock output selection.■ 00 - Clocks stopped■ 01 - Clock generation■ 10 - Buffered clkext■ 11 - ForbiddenRefer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[12:12]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>pll_shadow_control
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Selection of PLL configuration mechanism. PLL can beconfigured through D-PHY or through SoC control and shadow control registers■ 0: SoC control and shadow registers■ 1: D-PHY control</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[13:13]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>shadow_clear
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Shadow registers clear. Rise edge sensitive</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[14:14]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>gp_clk_en
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Enable signal for clkout_gp clock</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[15:15]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>force_lock
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Force lock to SOC■ 0 – according to lock detector-default■ 1 – lock indication forced</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PLL_STATUS0
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004040</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>m_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[13:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>n_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability.</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[19:14]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>vco_cntrl_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[25:20]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>prop_cntrl_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability.</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[31:26]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>int_cntrl_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(R-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DPHYTX_PLL_STATUS1
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004044</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[1:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>gmp_cntrl_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability.</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[8:2]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>cpbias_cntrl_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[9:9]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>pll_shadow_control_obs
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Output of multiplexer controlled by pll_shadow_controlsignal. This output signal represents the control signal provided by PHY test control registers or SoC control depending on pll_shadow_control selection. Used for SOC observability</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[10:10]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>lock_pll
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Lock state signaling (0: PLL is not locked, 1: PLL islocked)</p>
                    <p>Refer Table 3-6 of DPHY-TX databook</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_IRQEN
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004048</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>DCIRQ
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Set 1 to enable CSI2 Device Controller Interrupt</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(WOC-)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_IRQSTS
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h0000404C</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[0:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>DCIRQ
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>This bit reflects the state of CSI2 Device Controller ‘interrupt’ flag.</p>
                    <p>It is set on the assertion (rising edge) of ‘interrupt’ and stays high till SW clears the bit by writing 1 to it.</p>
                </td>
            </tr>
        </table>
        <p>&#160;</p>
        <table width="100%" class="TableStyle-register_table" style="mc-table-style: url('../../Resources/TableStyles/register_table.css');" cellspacing="0">
            <col class="TableStyle-register_table-Column-Column1" />
            <col class="TableStyle-register_table-Column-Column2" />
            <col class="TableStyle-register_table-Column-Column3" />
            <col class="TableStyle-register_table-Column-Column4" />
            <tr class="TableStyle-register_table-Body-head1">
                <td class="TableStyle-register_table-BodyE-Column1-head1">
                    <p>Access</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head1">
                    <p>Register</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head1">
                    <p>Address</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head1">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head2">
                <td class="TableStyle-register_table-BodyE-Column1-head2">
                    <p>(P)</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head2">
                    <p>CSIDEV_DEBUG_CTRL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head2">
                    <p>32'h00004050</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head2"> </td>
            </tr>
            <tr class="TableStyle-register_table-Body-head3">
                <td class="TableStyle-register_table-BodyE-Column1-head3">
                    <p>Range</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column2-head3">
                    <p>Field</p>
                </td>
                <td class="TableStyle-register_table-BodyE-Column3-head3">
                    <p>Reset</p>
                </td>
                <td class="TableStyle-register_table-BodyD-Column4-head3">
                    <p>Description</p>
                </td>
            </tr>
            <tr class="TableStyle-register_table-Body-Body">
                <td class="TableStyle-register_table-BodyH-Column1-Body">
                    <p>[4:0]</p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column2-Body">
                    <p>SEL
                    </p>
                </td>
                <td class="TableStyle-register_table-BodyH-Column3-Body">
                    <p>0x0</p>
                </td>
                <td class="TableStyle-register_table-BodyG-Column4-Body">
                    <p>Debug bus mux selection</p>
                </td>
            </tr>
        </table>
    </body>
</html>