<!--

Copyright (c) 2021 Agenium Scale

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.

-->

<!-- This file has been auto-generated -->

<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>NSIMD documentation</title>
    <style type="text/css">
      body {
        /*margin:40px auto;*/
        margin:10px auto;
        /*max-width:650px;*/
        max-width:800px;
        /*line-height:1.6;*/
        line-height:1.4;
        /*font-size:18px;*/
        color:#444;
        padding: 0 10px;
      }
      h1,h2,h3 {
        line-height: 1.2;
      }
      table {
        border-collapse: collapse;
        border: 0px solid gray;
        width: 100%;
      }
      th, td {
        border: 2px solid gray;
        padding: 0px 1em 0px 1em;
      }
    </style>
    <!-- https://www.mathjax.org/#gettingstarted -->
    <script src="assets/polyfill.min.js"></script>
    <script id="MathJax-script" async src="assets/tex-svg.js"></script>
    <!-- Highlight.js -->
    <link rel="stylesheet" href= "assets/highlight.js.default.min.css">
    <script src="assets/highlight.min.js"></script>
    <script src="assets/cpp.min.js"></script>
    <script>hljs.initHighlightingOnLoad();</script>
  </head>
<body>

<div style="text-align: center; margin-bottom: 1em;">
  <img src="img/logo.svg">
  <hr>
</div>
<div style="text-align: center; margin-bottom: 1em;">
  <b>NSIMD documentation</b>
</div>
<div style="text-align: center; margin-bottom: 1em;">
  <a href="index.html">Index</a> |
  <a href="tutorial.html">Tutorial</a> |
  <a href="faq.html">FAQ</a> |
  <a href="contribute.html">Contribute</a> |
  <a href="overview.html">API overview</a> |
  <a href="api.html">API reference</a> |
  <a href="wrapped_intrinsics.html">Wrapped intrinsics</a> |
  <a href="modules.html">Modules</a>
  <hr>
</div>

<h1>Intrinsics wrapped for AARCH64</h1>
<p>Notations are as follows:</p>
<ul>
<li><p><code>T</code> for trick usually using other intrinsics</p></li>
<li><p><code>E</code> for scalar emulation</p></li>
<li><p><code>NOOP</code> for no operation</p></li>
<li><p><code>NA</code> means the operator does not exist for the given type</p></li>
<li><p><code>intrinsic</code> for the actual wrapped intrinsic</p></li>
</ul>
<h2>abs</h2>
<ul>
<li><p> abs on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s8"><code>vabsq_s8</code></a></p></li>
<li><p> abs on <b>u8</b>: NOOP</p></li>
<li><p> abs on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s16"><code>vabsq_s16</code></a></p></li>
<li><p> abs on <b>u16</b>: NOOP</p></li>
<li><p> abs on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s32"><code>vabsq_s32</code></a></p></li>
<li><p> abs on <b>u32</b>: NOOP</p></li>
<li><p> abs on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s64"><code>vabsq_s64</code></a></p></li>
<li><p> abs on <b>u64</b>: NOOP</p></li>
<li><p> abs on <b>f16</b>: T</p></li>
<li><p> abs on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f32"><code>vabsq_f32</code></a></p></li>
<li><p> abs on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f64"><code>vabsq_f64</code></a></p></li>
</ul>
<h2>add</h2>
<ul>
<li><p> add on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s8"><code>vaddq_s8</code></a></p></li>
<li><p> add on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u8"><code>vaddq_u8</code></a></p></li>
<li><p> add on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s16"><code>vaddq_s16</code></a></p></li>
<li><p> add on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u16"><code>vaddq_u16</code></a></p></li>
<li><p> add on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s32"><code>vaddq_s32</code></a></p></li>
<li><p> add on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u32"><code>vaddq_u32</code></a></p></li>
<li><p> add on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s64"><code>vaddq_s64</code></a></p></li>
<li><p> add on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u64"><code>vaddq_u64</code></a></p></li>
<li><p> add on <b>f16</b>: T</p></li>
<li><p> add on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f32"><code>vaddq_f32</code></a></p></li>
<li><p> add on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f64"><code>vaddq_f64</code></a></p></li>
</ul>
<h2>adds</h2>
<ul>
<li><p> adds on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s8"><code>vqaddq_s8</code></a></p></li>
<li><p> adds on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u8"><code>vqaddq_u8</code></a></p></li>
<li><p> adds on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s16"><code>vqaddq_s16</code></a></p></li>
<li><p> adds on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u16"><code>vqaddq_u16</code></a></p></li>
<li><p> adds on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s32"><code>vqaddq_s32</code></a></p></li>
<li><p> adds on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u32"><code>vqaddq_u32</code></a></p></li>
<li><p> adds on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s64"><code>vqaddq_s64</code></a></p></li>
<li><p> adds on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u64"><code>vqaddq_u64</code></a></p></li>
<li><p> adds on <b>f16</b>: T</p></li>
<li><p> adds on <b>f32</b>: T</p></li>
<li><p> adds on <b>f64</b>: T</p></li>
</ul>
<h2>addv</h2>
<ul>
<li><p> addv on <b>i8</b>: NA</p></li>
<li><p> addv on <b>u8</b>: NA</p></li>
<li><p> addv on <b>i16</b>: NA</p></li>
<li><p> addv on <b>u16</b>: NA</p></li>
<li><p> addv on <b>i32</b>: NA</p></li>
<li><p> addv on <b>u32</b>: NA</p></li>
<li><p> addv on <b>i64</b>: NA</p></li>
<li><p> addv on <b>u64</b>: NA</p></li>
<li><p> addv on <b>f16</b>: T</p></li>
<li><p> addv on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f32"><code>vaddvq_f32</code></a></p></li>
<li><p> addv on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f64"><code>vaddvq_f64</code></a></p></li>
</ul>
<h2>all</h2>
<ul>
<li><p> all on <b>i8</b>: T</p></li>
<li><p> all on <b>u8</b>: T</p></li>
<li><p> all on <b>i16</b>: T</p></li>
<li><p> all on <b>u16</b>: T</p></li>
<li><p> all on <b>i32</b>: T</p></li>
<li><p> all on <b>u32</b>: T</p></li>
<li><p> all on <b>i64</b>: T</p></li>
<li><p> all on <b>u64</b>: T</p></li>
<li><p> all on <b>f16</b>: T</p></li>
<li><p> all on <b>f32</b>: T</p></li>
<li><p> all on <b>f64</b>: T</p></li>
</ul>
<h2>andb</h2>
<ul>
<li><p> andb on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s8"><code>vandq_s8</code></a></p></li>
<li><p> andb on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8"><code>vandq_u8</code></a></p></li>
<li><p> andb on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s16"><code>vandq_s16</code></a></p></li>
<li><p> andb on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16"><code>vandq_u16</code></a></p></li>
<li><p> andb on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s32"><code>vandq_s32</code></a></p></li>
<li><p> andb on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"><code>vandq_u32</code></a></p></li>
<li><p> andb on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s64"><code>vandq_s64</code></a></p></li>
<li><p> andb on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"><code>vandq_u64</code></a></p></li>
<li><p> andb on <b>f16</b>: T</p></li>
<li><p> andb on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"><code>vandq_u32</code></a></p></li>
<li><p> andb on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"><code>vandq_u64</code></a></p></li>
</ul>
<h2>andl</h2>
<ul>
<li><p> andl on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8"><code>vandq_u8</code></a></p></li>
<li><p> andl on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8"><code>vandq_u8</code></a></p></li>
<li><p> andl on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16"><code>vandq_u16</code></a></p></li>
<li><p> andl on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16"><code>vandq_u16</code></a></p></li>
<li><p> andl on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"><code>vandq_u32</code></a></p></li>
<li><p> andl on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"><code>vandq_u32</code></a></p></li>
<li><p> andl on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"><code>vandq_u64</code></a></p></li>
<li><p> andl on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"><code>vandq_u64</code></a></p></li>
<li><p> andl on <b>f16</b>: T</p></li>
<li><p> andl on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"><code>vandq_u32</code></a></p></li>
<li><p> andl on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"><code>vandq_u64</code></a></p></li>
</ul>
<h2>andnotb</h2>
<ul>
<li><p> andnotb on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s8"><code>vbicq_s8</code></a></p></li>
<li><p> andnotb on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8"><code>vbicq_u8</code></a></p></li>
<li><p> andnotb on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s16"><code>vbicq_s16</code></a></p></li>
<li><p> andnotb on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16"><code>vbicq_u16</code></a></p></li>
<li><p> andnotb on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s32"><code>vbicq_s32</code></a></p></li>
<li><p> andnotb on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"><code>vbicq_u32</code></a></p></li>
<li><p> andnotb on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s64"><code>vbicq_s64</code></a></p></li>
<li><p> andnotb on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"><code>vbicq_u64</code></a></p></li>
<li><p> andnotb on <b>f16</b>: T</p></li>
<li><p> andnotb on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"><code>vbicq_u32</code></a></p></li>
<li><p> andnotb on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"><code>vbicq_u64</code></a></p></li>
</ul>
<h2>andnotl</h2>
<ul>
<li><p> andnotl on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8"><code>vbicq_u8</code></a></p></li>
<li><p> andnotl on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8"><code>vbicq_u8</code></a></p></li>
<li><p> andnotl on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16"><code>vbicq_u16</code></a></p></li>
<li><p> andnotl on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16"><code>vbicq_u16</code></a></p></li>
<li><p> andnotl on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"><code>vbicq_u32</code></a></p></li>
<li><p> andnotl on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"><code>vbicq_u32</code></a></p></li>
<li><p> andnotl on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"><code>vbicq_u64</code></a></p></li>
<li><p> andnotl on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"><code>vbicq_u64</code></a></p></li>
<li><p> andnotl on <b>f16</b>: T</p></li>
<li><p> andnotl on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"><code>vbicq_u32</code></a></p></li>
<li><p> andnotl on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"><code>vbicq_u64</code></a></p></li>
</ul>
<h2>any</h2>
<ul>
<li><p> any on <b>i8</b>: T</p></li>
<li><p> any on <b>u8</b>: T</p></li>
<li><p> any on <b>i16</b>: T</p></li>
<li><p> any on <b>u16</b>: T</p></li>
<li><p> any on <b>i32</b>: T</p></li>
<li><p> any on <b>u32</b>: T</p></li>
<li><p> any on <b>i64</b>: T</p></li>
<li><p> any on <b>u64</b>: T</p></li>
<li><p> any on <b>f16</b>: T</p></li>
<li><p> any on <b>f32</b>: T</p></li>
<li><p> any on <b>f64</b>: T</p></li>
</ul>
<h2>ceil</h2>
<ul>
<li><p> ceil on <b>i8</b>: NOOP</p></li>
<li><p> ceil on <b>u8</b>: NOOP</p></li>
<li><p> ceil on <b>i16</b>: NOOP</p></li>
<li><p> ceil on <b>u16</b>: NOOP</p></li>
<li><p> ceil on <b>i32</b>: NOOP</p></li>
<li><p> ceil on <b>u32</b>: NOOP</p></li>
<li><p> ceil on <b>i64</b>: NOOP</p></li>
<li><p> ceil on <b>u64</b>: NOOP</p></li>
<li><p> ceil on <b>f16</b>: T</p></li>
<li><p> ceil on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f32"><code>vrndpq_f32</code></a></p></li>
<li><p> ceil on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f64"><code>vrndpq_f64</code></a></p></li>
</ul>
<h2>div</h2>
<ul>
<li><p> div on <b>i8</b>: E</p></li>
<li><p> div on <b>u8</b>: E</p></li>
<li><p> div on <b>i16</b>: E</p></li>
<li><p> div on <b>u16</b>: E</p></li>
<li><p> div on <b>i32</b>: E</p></li>
<li><p> div on <b>u32</b>: E</p></li>
<li><p> div on <b>i64</b>: E</p></li>
<li><p> div on <b>u64</b>: E</p></li>
<li><p> div on <b>f16</b>: T</p></li>
<li><p> div on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f32"><code>vdivq_f32</code></a></p></li>
<li><p> div on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f64"><code>vdivq_f64</code></a></p></li>
</ul>
<h2>eq</h2>
<ul>
<li><p> eq on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s8"><code>vceqq_s8</code></a></p></li>
<li><p> eq on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u8"><code>vceqq_u8</code></a></p></li>
<li><p> eq on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s16"><code>vceqq_s16</code></a></p></li>
<li><p> eq on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u16"><code>vceqq_u16</code></a></p></li>
<li><p> eq on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s32"><code>vceqq_s32</code></a></p></li>
<li><p> eq on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u32"><code>vceqq_u32</code></a></p></li>
<li><p> eq on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s64"><code>vceqq_s64</code></a></p></li>
<li><p> eq on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u64"><code>vceqq_u64</code></a></p></li>
<li><p> eq on <b>f16</b>: T</p></li>
<li><p> eq on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f32"><code>vceqq_f32</code></a></p></li>
<li><p> eq on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f64"><code>vceqq_f64</code></a></p></li>
</ul>
<h2>floor</h2>
<ul>
<li><p> floor on <b>i8</b>: NOOP</p></li>
<li><p> floor on <b>u8</b>: NOOP</p></li>
<li><p> floor on <b>i16</b>: NOOP</p></li>
<li><p> floor on <b>u16</b>: NOOP</p></li>
<li><p> floor on <b>i32</b>: NOOP</p></li>
<li><p> floor on <b>u32</b>: NOOP</p></li>
<li><p> floor on <b>i64</b>: NOOP</p></li>
<li><p> floor on <b>u64</b>: NOOP</p></li>
<li><p> floor on <b>f16</b>: T</p></li>
<li><p> floor on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f32"><code>vrndmq_f32</code></a></p></li>
<li><p> floor on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f64"><code>vrndmq_f64</code></a></p></li>
</ul>
<h2>fma</h2>
<ul>
<li><p> fma on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s8"><code>vmlaq_s8</code></a></p></li>
<li><p> fma on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u8"><code>vmlaq_u8</code></a></p></li>
<li><p> fma on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s16"><code>vmlaq_s16</code></a></p></li>
<li><p> fma on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u16"><code>vmlaq_u16</code></a></p></li>
<li><p> fma on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s32"><code>vmlaq_s32</code></a></p></li>
<li><p> fma on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u32"><code>vmlaq_u32</code></a></p></li>
<li><p> fma on <b>i64</b>: E</p></li>
<li><p> fma on <b>u64</b>: E</p></li>
<li><p> fma on <b>f16</b>: E</p></li>
<li><p> fma on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f32"><code>vfmaq_f32</code></a></p></li>
<li><p> fma on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f64"><code>vfmaq_f64</code></a></p></li>
</ul>
<h2>fms</h2>
<ul>
<li><p> fms on <b>i8</b>: T</p></li>
<li><p> fms on <b>u8</b>: T</p></li>
<li><p> fms on <b>i16</b>: T</p></li>
<li><p> fms on <b>u16</b>: T</p></li>
<li><p> fms on <b>i32</b>: T</p></li>
<li><p> fms on <b>u32</b>: T</p></li>
<li><p> fms on <b>i64</b>: T</p></li>
<li><p> fms on <b>u64</b>: T</p></li>
<li><p> fms on <b>f16</b>: T</p></li>
<li><p> fms on <b>f32</b>: T</p></li>
<li><p> fms on <b>f64</b>: T</p></li>
</ul>
<h2>fnma</h2>
<ul>
<li><p> fnma on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s8"><code>vmlsq_s8</code></a></p></li>
<li><p> fnma on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u8"><code>vmlsq_u8</code></a></p></li>
<li><p> fnma on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s16"><code>vmlsq_s16</code></a></p></li>
<li><p> fnma on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u16"><code>vmlsq_u16</code></a></p></li>
<li><p> fnma on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s32"><code>vmlsq_s32</code></a></p></li>
<li><p> fnma on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u32"><code>vmlsq_u32</code></a></p></li>
<li><p> fnma on <b>i64</b>: E</p></li>
<li><p> fnma on <b>u64</b>: E</p></li>
<li><p> fnma on <b>f16</b>: E</p></li>
<li><p> fnma on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f32"><code>vfmsq_f32</code></a></p></li>
<li><p> fnma on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f64"><code>vfmsq_f64</code></a></p></li>
</ul>
<h2>fnms</h2>
<ul>
<li><p> fnms on <b>i8</b>: T</p></li>
<li><p> fnms on <b>u8</b>: T</p></li>
<li><p> fnms on <b>i16</b>: T</p></li>
<li><p> fnms on <b>u16</b>: T</p></li>
<li><p> fnms on <b>i32</b>: T</p></li>
<li><p> fnms on <b>u32</b>: T</p></li>
<li><p> fnms on <b>i64</b>: T</p></li>
<li><p> fnms on <b>u64</b>: T</p></li>
<li><p> fnms on <b>f16</b>: T</p></li>
<li><p> fnms on <b>f32</b>: T</p></li>
<li><p> fnms on <b>f64</b>: T</p></li>
</ul>
<h2>gather</h2>
<ul>
<li><p> gather on <b>i8</b>: NA</p></li>
<li><p> gather on <b>u8</b>: NA</p></li>
<li><p> gather on <b>i16</b>: T</p></li>
<li><p> gather on <b>u16</b>: T</p></li>
<li><p> gather on <b>i32</b>: T</p></li>
<li><p> gather on <b>u32</b>: T</p></li>
<li><p> gather on <b>i64</b>: T</p></li>
<li><p> gather on <b>u64</b>: T</p></li>
<li><p> gather on <b>f16</b>: T</p></li>
<li><p> gather on <b>f32</b>: T</p></li>
<li><p> gather on <b>f64</b>: T</p></li>
</ul>
<h2>gather_linear</h2>
<ul>
<li><p> gather_linear on <b>i8</b>: T</p></li>
<li><p> gather_linear on <b>u8</b>: T</p></li>
<li><p> gather_linear on <b>i16</b>: T</p></li>
<li><p> gather_linear on <b>u16</b>: T</p></li>
<li><p> gather_linear on <b>i32</b>: T</p></li>
<li><p> gather_linear on <b>u32</b>: T</p></li>
<li><p> gather_linear on <b>i64</b>: T</p></li>
<li><p> gather_linear on <b>u64</b>: T</p></li>
<li><p> gather_linear on <b>f16</b>: E</p></li>
<li><p> gather_linear on <b>f32</b>: T</p></li>
<li><p> gather_linear on <b>f64</b>: T</p></li>
</ul>
<h2>ge</h2>
<ul>
<li><p> ge on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s8"><code>vcgeq_s8</code></a></p></li>
<li><p> ge on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u8"><code>vcgeq_u8</code></a></p></li>
<li><p> ge on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s16"><code>vcgeq_s16</code></a></p></li>
<li><p> ge on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u16"><code>vcgeq_u16</code></a></p></li>
<li><p> ge on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s32"><code>vcgeq_s32</code></a></p></li>
<li><p> ge on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u32"><code>vcgeq_u32</code></a></p></li>
<li><p> ge on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s64"><code>vcgeq_s64</code></a></p></li>
<li><p> ge on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u64"><code>vcgeq_u64</code></a></p></li>
<li><p> ge on <b>f16</b>: T</p></li>
<li><p> ge on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f32"><code>vcgeq_f32</code></a></p></li>
<li><p> ge on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f64"><code>vcgeq_f64</code></a></p></li>
</ul>
<h2>gt</h2>
<ul>
<li><p> gt on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s8"><code>vcgtq_s8</code></a></p></li>
<li><p> gt on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u8"><code>vcgtq_u8</code></a></p></li>
<li><p> gt on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s16"><code>vcgtq_s16</code></a></p></li>
<li><p> gt on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u16"><code>vcgtq_u16</code></a></p></li>
<li><p> gt on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s32"><code>vcgtq_s32</code></a></p></li>
<li><p> gt on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u32"><code>vcgtq_u32</code></a></p></li>
<li><p> gt on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s64"><code>vcgtq_s64</code></a></p></li>
<li><p> gt on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u64"><code>vcgtq_u64</code></a></p></li>
<li><p> gt on <b>f16</b>: T</p></li>
<li><p> gt on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f32"><code>vcgtq_f32</code></a></p></li>
<li><p> gt on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f64"><code>vcgtq_f64</code></a></p></li>
</ul>
<h2>if_else1</h2>
<ul>
<li><p> if_else1 on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s8"><code>vbslq_s8</code></a></p></li>
<li><p> if_else1 on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u8"><code>vbslq_u8</code></a></p></li>
<li><p> if_else1 on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s16"><code>vbslq_s16</code></a></p></li>
<li><p> if_else1 on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u16"><code>vbslq_u16</code></a></p></li>
<li><p> if_else1 on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s32"><code>vbslq_s32</code></a></p></li>
<li><p> if_else1 on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u32"><code>vbslq_u32</code></a></p></li>
<li><p> if_else1 on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s64"><code>vbslq_s64</code></a></p></li>
<li><p> if_else1 on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u64"><code>vbslq_u64</code></a></p></li>
<li><p> if_else1 on <b>f16</b>: T</p></li>
<li><p> if_else1 on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f32"><code>vbslq_f32</code></a></p></li>
<li><p> if_else1 on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f64"><code>vbslq_f64</code></a></p></li>
</ul>
<h2>iota</h2>
<ul>
<li><p> iota on <b>i8</b>: T</p></li>
<li><p> iota on <b>u8</b>: T</p></li>
<li><p> iota on <b>i16</b>: T</p></li>
<li><p> iota on <b>u16</b>: T</p></li>
<li><p> iota on <b>i32</b>: T</p></li>
<li><p> iota on <b>u32</b>: T</p></li>
<li><p> iota on <b>i64</b>: T</p></li>
<li><p> iota on <b>u64</b>: T</p></li>
<li><p> iota on <b>f16</b>: T</p></li>
<li><p> iota on <b>f32</b>: T</p></li>
<li><p> iota on <b>f64</b>: T</p></li>
</ul>
<h2>le</h2>
<ul>
<li><p> le on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s8"><code>vcleq_s8</code></a></p></li>
<li><p> le on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u8"><code>vcleq_u8</code></a></p></li>
<li><p> le on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s16"><code>vcleq_s16</code></a></p></li>
<li><p> le on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u16"><code>vcleq_u16</code></a></p></li>
<li><p> le on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s32"><code>vcleq_s32</code></a></p></li>
<li><p> le on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u32"><code>vcleq_u32</code></a></p></li>
<li><p> le on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s64"><code>vcleq_s64</code></a></p></li>
<li><p> le on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u64"><code>vcleq_u64</code></a></p></li>
<li><p> le on <b>f16</b>: T</p></li>
<li><p> le on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f32"><code>vcleq_f32</code></a></p></li>
<li><p> le on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f64"><code>vcleq_f64</code></a></p></li>
</ul>
<h2>len</h2>
<ul>
<li><p> len on <b>i8</b>: NOOP</p></li>
<li><p> len on <b>u8</b>: NOOP</p></li>
<li><p> len on <b>i16</b>: NOOP</p></li>
<li><p> len on <b>u16</b>: NOOP</p></li>
<li><p> len on <b>i32</b>: NOOP</p></li>
<li><p> len on <b>u32</b>: NOOP</p></li>
<li><p> len on <b>i64</b>: NOOP</p></li>
<li><p> len on <b>u64</b>: NOOP</p></li>
<li><p> len on <b>f16</b>: NOOP</p></li>
<li><p> len on <b>f32</b>: NOOP</p></li>
<li><p> len on <b>f64</b>: NOOP</p></li>
</ul>
<h2>load2a</h2>
<ul>
<li><p> load2a on <b>i8</b>: T</p></li>
<li><p> load2a on <b>u8</b>: T</p></li>
<li><p> load2a on <b>i16</b>: T</p></li>
<li><p> load2a on <b>u16</b>: T</p></li>
<li><p> load2a on <b>i32</b>: T</p></li>
<li><p> load2a on <b>u32</b>: T</p></li>
<li><p> load2a on <b>i64</b>: T</p></li>
<li><p> load2a on <b>u64</b>: T</p></li>
<li><p> load2a on <b>f16</b>: T</p></li>
<li><p> load2a on <b>f32</b>: T</p></li>
<li><p> load2a on <b>f64</b>: T</p></li>
</ul>
<h2>load2u</h2>
<ul>
<li><p> load2u on <b>i8</b>: T</p></li>
<li><p> load2u on <b>u8</b>: T</p></li>
<li><p> load2u on <b>i16</b>: T</p></li>
<li><p> load2u on <b>u16</b>: T</p></li>
<li><p> load2u on <b>i32</b>: T</p></li>
<li><p> load2u on <b>u32</b>: T</p></li>
<li><p> load2u on <b>i64</b>: T</p></li>
<li><p> load2u on <b>u64</b>: T</p></li>
<li><p> load2u on <b>f16</b>: T</p></li>
<li><p> load2u on <b>f32</b>: T</p></li>
<li><p> load2u on <b>f64</b>: T</p></li>
</ul>
<h2>load3a</h2>
<ul>
<li><p> load3a on <b>i8</b>: T</p></li>
<li><p> load3a on <b>u8</b>: T</p></li>
<li><p> load3a on <b>i16</b>: T</p></li>
<li><p> load3a on <b>u16</b>: T</p></li>
<li><p> load3a on <b>i32</b>: T</p></li>
<li><p> load3a on <b>u32</b>: T</p></li>
<li><p> load3a on <b>i64</b>: T</p></li>
<li><p> load3a on <b>u64</b>: T</p></li>
<li><p> load3a on <b>f16</b>: T</p></li>
<li><p> load3a on <b>f32</b>: T</p></li>
<li><p> load3a on <b>f64</b>: T</p></li>
</ul>
<h2>load3u</h2>
<ul>
<li><p> load3u on <b>i8</b>: T</p></li>
<li><p> load3u on <b>u8</b>: T</p></li>
<li><p> load3u on <b>i16</b>: T</p></li>
<li><p> load3u on <b>u16</b>: T</p></li>
<li><p> load3u on <b>i32</b>: T</p></li>
<li><p> load3u on <b>u32</b>: T</p></li>
<li><p> load3u on <b>i64</b>: T</p></li>
<li><p> load3u on <b>u64</b>: T</p></li>
<li><p> load3u on <b>f16</b>: T</p></li>
<li><p> load3u on <b>f32</b>: T</p></li>
<li><p> load3u on <b>f64</b>: T</p></li>
</ul>
<h2>load4a</h2>
<ul>
<li><p> load4a on <b>i8</b>: T</p></li>
<li><p> load4a on <b>u8</b>: T</p></li>
<li><p> load4a on <b>i16</b>: T</p></li>
<li><p> load4a on <b>u16</b>: T</p></li>
<li><p> load4a on <b>i32</b>: T</p></li>
<li><p> load4a on <b>u32</b>: T</p></li>
<li><p> load4a on <b>i64</b>: T</p></li>
<li><p> load4a on <b>u64</b>: T</p></li>
<li><p> load4a on <b>f16</b>: T</p></li>
<li><p> load4a on <b>f32</b>: T</p></li>
<li><p> load4a on <b>f64</b>: T</p></li>
</ul>
<h2>load4u</h2>
<ul>
<li><p> load4u on <b>i8</b>: T</p></li>
<li><p> load4u on <b>u8</b>: T</p></li>
<li><p> load4u on <b>i16</b>: T</p></li>
<li><p> load4u on <b>u16</b>: T</p></li>
<li><p> load4u on <b>i32</b>: T</p></li>
<li><p> load4u on <b>u32</b>: T</p></li>
<li><p> load4u on <b>i64</b>: T</p></li>
<li><p> load4u on <b>u64</b>: T</p></li>
<li><p> load4u on <b>f16</b>: T</p></li>
<li><p> load4u on <b>f32</b>: T</p></li>
<li><p> load4u on <b>f64</b>: T</p></li>
</ul>
<h2>loada</h2>
<ul>
<li><p> loada on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8"><code>vld1q_s8</code></a></p></li>
<li><p> loada on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8"><code>vld1q_u8</code></a></p></li>
<li><p> loada on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16"><code>vld1q_s16</code></a></p></li>
<li><p> loada on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16"><code>vld1q_u16</code></a></p></li>
<li><p> loada on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32"><code>vld1q_s32</code></a></p></li>
<li><p> loada on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32"><code>vld1q_u32</code></a></p></li>
<li><p> loada on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64"><code>vld1q_s64</code></a></p></li>
<li><p> loada on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64"><code>vld1q_u64</code></a></p></li>
<li><p> loada on <b>f16</b>: T</p></li>
<li><p> loada on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32"><code>vld1q_f32</code></a></p></li>
<li><p> loada on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64"><code>vld1q_f64</code></a></p></li>
</ul>
<h2>loadla</h2>
<ul>
<li><p> loadla on <b>i8</b>: T</p></li>
<li><p> loadla on <b>u8</b>: T</p></li>
<li><p> loadla on <b>i16</b>: T</p></li>
<li><p> loadla on <b>u16</b>: T</p></li>
<li><p> loadla on <b>i32</b>: T</p></li>
<li><p> loadla on <b>u32</b>: T</p></li>
<li><p> loadla on <b>i64</b>: T</p></li>
<li><p> loadla on <b>u64</b>: T</p></li>
<li><p> loadla on <b>f16</b>: T</p></li>
<li><p> loadla on <b>f32</b>: T</p></li>
<li><p> loadla on <b>f64</b>: T</p></li>
</ul>
<h2>loadlu</h2>
<ul>
<li><p> loadlu on <b>i8</b>: T</p></li>
<li><p> loadlu on <b>u8</b>: T</p></li>
<li><p> loadlu on <b>i16</b>: T</p></li>
<li><p> loadlu on <b>u16</b>: T</p></li>
<li><p> loadlu on <b>i32</b>: T</p></li>
<li><p> loadlu on <b>u32</b>: T</p></li>
<li><p> loadlu on <b>i64</b>: T</p></li>
<li><p> loadlu on <b>u64</b>: T</p></li>
<li><p> loadlu on <b>f16</b>: T</p></li>
<li><p> loadlu on <b>f32</b>: T</p></li>
<li><p> loadlu on <b>f64</b>: T</p></li>
</ul>
<h2>loadu</h2>
<ul>
<li><p> loadu on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8"><code>vld1q_s8</code></a></p></li>
<li><p> loadu on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8"><code>vld1q_u8</code></a></p></li>
<li><p> loadu on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16"><code>vld1q_s16</code></a></p></li>
<li><p> loadu on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16"><code>vld1q_u16</code></a></p></li>
<li><p> loadu on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32"><code>vld1q_s32</code></a></p></li>
<li><p> loadu on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32"><code>vld1q_u32</code></a></p></li>
<li><p> loadu on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64"><code>vld1q_s64</code></a></p></li>
<li><p> loadu on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64"><code>vld1q_u64</code></a></p></li>
<li><p> loadu on <b>f16</b>: T</p></li>
<li><p> loadu on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32"><code>vld1q_f32</code></a></p></li>
<li><p> loadu on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64"><code>vld1q_f64</code></a></p></li>
</ul>
<h2>lt</h2>
<ul>
<li><p> lt on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s8"><code>vcltq_s8</code></a></p></li>
<li><p> lt on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u8"><code>vcltq_u8</code></a></p></li>
<li><p> lt on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s16"><code>vcltq_s16</code></a></p></li>
<li><p> lt on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u16"><code>vcltq_u16</code></a></p></li>
<li><p> lt on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s32"><code>vcltq_s32</code></a></p></li>
<li><p> lt on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u32"><code>vcltq_u32</code></a></p></li>
<li><p> lt on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s64"><code>vcltq_s64</code></a></p></li>
<li><p> lt on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u64"><code>vcltq_u64</code></a></p></li>
<li><p> lt on <b>f16</b>: T</p></li>
<li><p> lt on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f32"><code>vcltq_f32</code></a></p></li>
<li><p> lt on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f64"><code>vcltq_f64</code></a></p></li>
</ul>
<h2>mask_for_loop_tail</h2>
<ul>
<li><p> mask_for_loop_tail on <b>i8</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>u8</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>i16</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>u16</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>i32</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>u32</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>i64</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>u64</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>f16</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>f32</b>: T</p></li>
<li><p> mask_for_loop_tail on <b>f64</b>: T</p></li>
</ul>
<h2>mask_storea1</h2>
<ul>
<li><p> mask_storea1 on <b>i8</b>: E</p></li>
<li><p> mask_storea1 on <b>u8</b>: E</p></li>
<li><p> mask_storea1 on <b>i16</b>: E</p></li>
<li><p> mask_storea1 on <b>u16</b>: E</p></li>
<li><p> mask_storea1 on <b>i32</b>: E</p></li>
<li><p> mask_storea1 on <b>u32</b>: E</p></li>
<li><p> mask_storea1 on <b>i64</b>: E</p></li>
<li><p> mask_storea1 on <b>u64</b>: E</p></li>
<li><p> mask_storea1 on <b>f16</b>: E</p></li>
<li><p> mask_storea1 on <b>f32</b>: E</p></li>
<li><p> mask_storea1 on <b>f64</b>: E</p></li>
</ul>
<h2>mask_storeu1</h2>
<ul>
<li><p> mask_storeu1 on <b>i8</b>: E</p></li>
<li><p> mask_storeu1 on <b>u8</b>: E</p></li>
<li><p> mask_storeu1 on <b>i16</b>: E</p></li>
<li><p> mask_storeu1 on <b>u16</b>: E</p></li>
<li><p> mask_storeu1 on <b>i32</b>: E</p></li>
<li><p> mask_storeu1 on <b>u32</b>: E</p></li>
<li><p> mask_storeu1 on <b>i64</b>: E</p></li>
<li><p> mask_storeu1 on <b>u64</b>: E</p></li>
<li><p> mask_storeu1 on <b>f16</b>: E</p></li>
<li><p> mask_storeu1 on <b>f32</b>: E</p></li>
<li><p> mask_storeu1 on <b>f64</b>: E</p></li>
</ul>
<h2>masko_loada1</h2>
<ul>
<li><p> masko_loada1 on <b>i8</b>: E</p></li>
<li><p> masko_loada1 on <b>u8</b>: E</p></li>
<li><p> masko_loada1 on <b>i16</b>: E</p></li>
<li><p> masko_loada1 on <b>u16</b>: E</p></li>
<li><p> masko_loada1 on <b>i32</b>: E</p></li>
<li><p> masko_loada1 on <b>u32</b>: E</p></li>
<li><p> masko_loada1 on <b>i64</b>: E</p></li>
<li><p> masko_loada1 on <b>u64</b>: E</p></li>
<li><p> masko_loada1 on <b>f16</b>: E</p></li>
<li><p> masko_loada1 on <b>f32</b>: E</p></li>
<li><p> masko_loada1 on <b>f64</b>: E</p></li>
</ul>
<h2>masko_loadu1</h2>
<ul>
<li><p> masko_loadu1 on <b>i8</b>: E</p></li>
<li><p> masko_loadu1 on <b>u8</b>: E</p></li>
<li><p> masko_loadu1 on <b>i16</b>: E</p></li>
<li><p> masko_loadu1 on <b>u16</b>: E</p></li>
<li><p> masko_loadu1 on <b>i32</b>: E</p></li>
<li><p> masko_loadu1 on <b>u32</b>: E</p></li>
<li><p> masko_loadu1 on <b>i64</b>: E</p></li>
<li><p> masko_loadu1 on <b>u64</b>: E</p></li>
<li><p> masko_loadu1 on <b>f16</b>: E</p></li>
<li><p> masko_loadu1 on <b>f32</b>: E</p></li>
<li><p> masko_loadu1 on <b>f64</b>: E</p></li>
</ul>
<h2>maskz_loada1</h2>
<ul>
<li><p> maskz_loada1 on <b>i8</b>: E</p></li>
<li><p> maskz_loada1 on <b>u8</b>: E</p></li>
<li><p> maskz_loada1 on <b>i16</b>: E</p></li>
<li><p> maskz_loada1 on <b>u16</b>: E</p></li>
<li><p> maskz_loada1 on <b>i32</b>: E</p></li>
<li><p> maskz_loada1 on <b>u32</b>: E</p></li>
<li><p> maskz_loada1 on <b>i64</b>: E</p></li>
<li><p> maskz_loada1 on <b>u64</b>: E</p></li>
<li><p> maskz_loada1 on <b>f16</b>: E</p></li>
<li><p> maskz_loada1 on <b>f32</b>: E</p></li>
<li><p> maskz_loada1 on <b>f64</b>: E</p></li>
</ul>
<h2>maskz_loadu1</h2>
<ul>
<li><p> maskz_loadu1 on <b>i8</b>: E</p></li>
<li><p> maskz_loadu1 on <b>u8</b>: E</p></li>
<li><p> maskz_loadu1 on <b>i16</b>: E</p></li>
<li><p> maskz_loadu1 on <b>u16</b>: E</p></li>
<li><p> maskz_loadu1 on <b>i32</b>: E</p></li>
<li><p> maskz_loadu1 on <b>u32</b>: E</p></li>
<li><p> maskz_loadu1 on <b>i64</b>: E</p></li>
<li><p> maskz_loadu1 on <b>u64</b>: E</p></li>
<li><p> maskz_loadu1 on <b>f16</b>: E</p></li>
<li><p> maskz_loadu1 on <b>f32</b>: E</p></li>
<li><p> maskz_loadu1 on <b>f64</b>: E</p></li>
</ul>
<h2>max</h2>
<ul>
<li><p> max on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s8"><code>vmaxq_s8</code></a></p></li>
<li><p> max on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u8"><code>vmaxq_u8</code></a></p></li>
<li><p> max on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s16"><code>vmaxq_s16</code></a></p></li>
<li><p> max on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u16"><code>vmaxq_u16</code></a></p></li>
<li><p> max on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s32"><code>vmaxq_s32</code></a></p></li>
<li><p> max on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u32"><code>vmaxq_u32</code></a></p></li>
<li><p> max on <b>i64</b>: T</p></li>
<li><p> max on <b>u64</b>: T</p></li>
<li><p> max on <b>f16</b>: T</p></li>
<li><p> max on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f32"><code>vmaxq_f32</code></a></p></li>
<li><p> max on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f64"><code>vmaxq_f64</code></a></p></li>
</ul>
<h2>min</h2>
<ul>
<li><p> min on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s8"><code>vminq_s8</code></a></p></li>
<li><p> min on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u8"><code>vminq_u8</code></a></p></li>
<li><p> min on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s16"><code>vminq_s16</code></a></p></li>
<li><p> min on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u16"><code>vminq_u16</code></a></p></li>
<li><p> min on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s32"><code>vminq_s32</code></a></p></li>
<li><p> min on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u32"><code>vminq_u32</code></a></p></li>
<li><p> min on <b>i64</b>: T</p></li>
<li><p> min on <b>u64</b>: T</p></li>
<li><p> min on <b>f16</b>: T</p></li>
<li><p> min on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f32"><code>vminq_f32</code></a></p></li>
<li><p> min on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f64"><code>vminq_f64</code></a></p></li>
</ul>
<h2>mul</h2>
<ul>
<li><p> mul on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s8"><code>vmulq_s8</code></a></p></li>
<li><p> mul on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u8"><code>vmulq_u8</code></a></p></li>
<li><p> mul on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s16"><code>vmulq_s16</code></a></p></li>
<li><p> mul on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u16"><code>vmulq_u16</code></a></p></li>
<li><p> mul on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s32"><code>vmulq_s32</code></a></p></li>
<li><p> mul on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u32"><code>vmulq_u32</code></a></p></li>
<li><p> mul on <b>i64</b>: E</p></li>
<li><p> mul on <b>u64</b>: E</p></li>
<li><p> mul on <b>f16</b>: T</p></li>
<li><p> mul on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f32"><code>vmulq_f32</code></a></p></li>
<li><p> mul on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f64"><code>vmulq_f64</code></a></p></li>
</ul>
<h2>nbtrue</h2>
<ul>
<li><p> nbtrue on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s8"><code>vaddvq_s8</code></a></p></li>
<li><p> nbtrue on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s8"><code>vaddvq_s8</code></a></p></li>
<li><p> nbtrue on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s16"><code>vaddvq_s16</code></a></p></li>
<li><p> nbtrue on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s16"><code>vaddvq_s16</code></a></p></li>
<li><p> nbtrue on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s32"><code>vaddvq_s32</code></a></p></li>
<li><p> nbtrue on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s32"><code>vaddvq_s32</code></a></p></li>
<li><p> nbtrue on <b>i64</b>: T</p></li>
<li><p> nbtrue on <b>u64</b>: T</p></li>
<li><p> nbtrue on <b>f16</b>: T</p></li>
<li><p> nbtrue on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s32"><code>vaddvq_s32</code></a></p></li>
<li><p> nbtrue on <b>f64</b>: T</p></li>
</ul>
<h2>ne</h2>
<ul>
<li><p> ne on <b>i8</b>: T</p></li>
<li><p> ne on <b>u8</b>: T</p></li>
<li><p> ne on <b>i16</b>: T</p></li>
<li><p> ne on <b>u16</b>: T</p></li>
<li><p> ne on <b>i32</b>: T</p></li>
<li><p> ne on <b>u32</b>: T</p></li>
<li><p> ne on <b>i64</b>: T</p></li>
<li><p> ne on <b>u64</b>: T</p></li>
<li><p> ne on <b>f16</b>: T</p></li>
<li><p> ne on <b>f32</b>: T</p></li>
<li><p> ne on <b>f64</b>: T</p></li>
</ul>
<h2>neg</h2>
<ul>
<li><p> neg on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s8"><code>vnegq_s8</code></a></p></li>
<li><p> neg on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s8"><code>vnegq_s8</code></a></p></li>
<li><p> neg on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s16"><code>vnegq_s16</code></a></p></li>
<li><p> neg on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s16"><code>vnegq_s16</code></a></p></li>
<li><p> neg on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s32"><code>vnegq_s32</code></a></p></li>
<li><p> neg on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s32"><code>vnegq_s32</code></a></p></li>
<li><p> neg on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s64"><code>vnegq_s64</code></a></p></li>
<li><p> neg on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s64"><code>vnegq_s64</code></a></p></li>
<li><p> neg on <b>f16</b>: T</p></li>
<li><p> neg on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f32"><code>vnegq_f32</code></a></p></li>
<li><p> neg on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f64"><code>vnegq_f64</code></a></p></li>
</ul>
<h2>notb</h2>
<ul>
<li><p> notb on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s8"><code>vmvnq_s8</code></a></p></li>
<li><p> notb on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8"><code>vmvnq_u8</code></a></p></li>
<li><p> notb on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s16"><code>vmvnq_s16</code></a></p></li>
<li><p> notb on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16"><code>vmvnq_u16</code></a></p></li>
<li><p> notb on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s32"><code>vmvnq_s32</code></a></p></li>
<li><p> notb on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notb on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notb on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notb on <b>f16</b>: T</p></li>
<li><p> notb on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notb on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
</ul>
<h2>notl</h2>
<ul>
<li><p> notl on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8"><code>vmvnq_u8</code></a></p></li>
<li><p> notl on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8"><code>vmvnq_u8</code></a></p></li>
<li><p> notl on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16"><code>vmvnq_u16</code></a></p></li>
<li><p> notl on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16"><code>vmvnq_u16</code></a></p></li>
<li><p> notl on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notl on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notl on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notl on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notl on <b>f16</b>: T</p></li>
<li><p> notl on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
<li><p> notl on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"><code>vmvnq_u32</code></a></p></li>
</ul>
<h2>orb</h2>
<ul>
<li><p> orb on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s8"><code>vorrq_s8</code></a></p></li>
<li><p> orb on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8"><code>vorrq_u8</code></a></p></li>
<li><p> orb on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s16"><code>vorrq_s16</code></a></p></li>
<li><p> orb on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16"><code>vorrq_u16</code></a></p></li>
<li><p> orb on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s32"><code>vorrq_s32</code></a></p></li>
<li><p> orb on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"><code>vorrq_u32</code></a></p></li>
<li><p> orb on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s64"><code>vorrq_s64</code></a></p></li>
<li><p> orb on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"><code>vorrq_u64</code></a></p></li>
<li><p> orb on <b>f16</b>: T</p></li>
<li><p> orb on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"><code>vorrq_u32</code></a></p></li>
<li><p> orb on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"><code>vorrq_u64</code></a></p></li>
</ul>
<h2>orl</h2>
<ul>
<li><p> orl on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8"><code>vorrq_u8</code></a></p></li>
<li><p> orl on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8"><code>vorrq_u8</code></a></p></li>
<li><p> orl on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16"><code>vorrq_u16</code></a></p></li>
<li><p> orl on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16"><code>vorrq_u16</code></a></p></li>
<li><p> orl on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"><code>vorrq_u32</code></a></p></li>
<li><p> orl on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"><code>vorrq_u32</code></a></p></li>
<li><p> orl on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"><code>vorrq_u64</code></a></p></li>
<li><p> orl on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"><code>vorrq_u64</code></a></p></li>
<li><p> orl on <b>f16</b>: T</p></li>
<li><p> orl on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"><code>vorrq_u32</code></a></p></li>
<li><p> orl on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"><code>vorrq_u64</code></a></p></li>
</ul>
<h2>rec</h2>
<ul>
<li><p> rec on <b>i8</b>: NA</p></li>
<li><p> rec on <b>u8</b>: NA</p></li>
<li><p> rec on <b>i16</b>: NA</p></li>
<li><p> rec on <b>u16</b>: NA</p></li>
<li><p> rec on <b>i32</b>: NA</p></li>
<li><p> rec on <b>u32</b>: NA</p></li>
<li><p> rec on <b>i64</b>: NA</p></li>
<li><p> rec on <b>u64</b>: NA</p></li>
<li><p> rec on <b>f16</b>: T</p></li>
<li><p> rec on <b>f32</b>: T</p></li>
<li><p> rec on <b>f64</b>: T</p></li>
</ul>
<h2>rec11</h2>
<ul>
<li><p> rec11 on <b>i8</b>: NA</p></li>
<li><p> rec11 on <b>u8</b>: NA</p></li>
<li><p> rec11 on <b>i16</b>: NA</p></li>
<li><p> rec11 on <b>u16</b>: NA</p></li>
<li><p> rec11 on <b>i32</b>: NA</p></li>
<li><p> rec11 on <b>u32</b>: NA</p></li>
<li><p> rec11 on <b>i64</b>: NA</p></li>
<li><p> rec11 on <b>u64</b>: NA</p></li>
<li><p> rec11 on <b>f16</b>: T</p></li>
<li><p> rec11 on <b>f32</b>: T</p></li>
<li><p> rec11 on <b>f64</b>: T</p></li>
</ul>
<h2>rec8</h2>
<ul>
<li><p> rec8 on <b>i8</b>: NA</p></li>
<li><p> rec8 on <b>u8</b>: NA</p></li>
<li><p> rec8 on <b>i16</b>: NA</p></li>
<li><p> rec8 on <b>u16</b>: NA</p></li>
<li><p> rec8 on <b>i32</b>: NA</p></li>
<li><p> rec8 on <b>u32</b>: NA</p></li>
<li><p> rec8 on <b>i64</b>: NA</p></li>
<li><p> rec8 on <b>u64</b>: NA</p></li>
<li><p> rec8 on <b>f16</b>: T</p></li>
<li><p> rec8 on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f32"><code>vrecpeq_f32</code></a></p></li>
<li><p> rec8 on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f64"><code>vrecpeq_f64</code></a></p></li>
</ul>
<h2>round_to_even</h2>
<ul>
<li><p> round_to_even on <b>i8</b>: NOOP</p></li>
<li><p> round_to_even on <b>u8</b>: NOOP</p></li>
<li><p> round_to_even on <b>i16</b>: NOOP</p></li>
<li><p> round_to_even on <b>u16</b>: NOOP</p></li>
<li><p> round_to_even on <b>i32</b>: NOOP</p></li>
<li><p> round_to_even on <b>u32</b>: NOOP</p></li>
<li><p> round_to_even on <b>i64</b>: NOOP</p></li>
<li><p> round_to_even on <b>u64</b>: NOOP</p></li>
<li><p> round_to_even on <b>f16</b>: T</p></li>
<li><p> round_to_even on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f32"><code>vrndnq_f32</code></a></p></li>
<li><p> round_to_even on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f64"><code>vrndnq_f64</code></a></p></li>
</ul>
<h2>rsqrt11</h2>
<ul>
<li><p> rsqrt11 on <b>i8</b>: NA</p></li>
<li><p> rsqrt11 on <b>u8</b>: NA</p></li>
<li><p> rsqrt11 on <b>i16</b>: NA</p></li>
<li><p> rsqrt11 on <b>u16</b>: NA</p></li>
<li><p> rsqrt11 on <b>i32</b>: NA</p></li>
<li><p> rsqrt11 on <b>u32</b>: NA</p></li>
<li><p> rsqrt11 on <b>i64</b>: NA</p></li>
<li><p> rsqrt11 on <b>u64</b>: NA</p></li>
<li><p> rsqrt11 on <b>f16</b>: T</p></li>
<li><p> rsqrt11 on <b>f32</b>: T</p></li>
<li><p> rsqrt11 on <b>f64</b>: T</p></li>
</ul>
<h2>rsqrt8</h2>
<ul>
<li><p> rsqrt8 on <b>i8</b>: NA</p></li>
<li><p> rsqrt8 on <b>u8</b>: NA</p></li>
<li><p> rsqrt8 on <b>i16</b>: NA</p></li>
<li><p> rsqrt8 on <b>u16</b>: NA</p></li>
<li><p> rsqrt8 on <b>i32</b>: NA</p></li>
<li><p> rsqrt8 on <b>u32</b>: NA</p></li>
<li><p> rsqrt8 on <b>i64</b>: NA</p></li>
<li><p> rsqrt8 on <b>u64</b>: NA</p></li>
<li><p> rsqrt8 on <b>f16</b>: T</p></li>
<li><p> rsqrt8 on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f32"><code>vrsqrteq_f32</code></a></p></li>
<li><p> rsqrt8 on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f64"><code>vrsqrteq_f64</code></a></p></li>
</ul>
<h2>scatter</h2>
<ul>
<li><p> scatter on <b>i8</b>: NA</p></li>
<li><p> scatter on <b>u8</b>: NA</p></li>
<li><p> scatter on <b>i16</b>: T</p></li>
<li><p> scatter on <b>u16</b>: T</p></li>
<li><p> scatter on <b>i32</b>: T</p></li>
<li><p> scatter on <b>u32</b>: T</p></li>
<li><p> scatter on <b>i64</b>: T</p></li>
<li><p> scatter on <b>u64</b>: T</p></li>
<li><p> scatter on <b>f16</b>: T</p></li>
<li><p> scatter on <b>f32</b>: T</p></li>
<li><p> scatter on <b>f64</b>: T</p></li>
</ul>
<h2>scatter_linear</h2>
<ul>
<li><p> scatter_linear on <b>i8</b>: T</p></li>
<li><p> scatter_linear on <b>u8</b>: T</p></li>
<li><p> scatter_linear on <b>i16</b>: T</p></li>
<li><p> scatter_linear on <b>u16</b>: T</p></li>
<li><p> scatter_linear on <b>i32</b>: T</p></li>
<li><p> scatter_linear on <b>u32</b>: T</p></li>
<li><p> scatter_linear on <b>i64</b>: T</p></li>
<li><p> scatter_linear on <b>u64</b>: T</p></li>
<li><p> scatter_linear on <b>f16</b>: E</p></li>
<li><p> scatter_linear on <b>f32</b>: T</p></li>
<li><p> scatter_linear on <b>f64</b>: T</p></li>
</ul>
<h2>set1</h2>
<ul>
<li><p> set1 on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s8"><code>vdupq_n_s8</code></a></p></li>
<li><p> set1 on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u8"><code>vdupq_n_u8</code></a></p></li>
<li><p> set1 on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s16"><code>vdupq_n_s16</code></a></p></li>
<li><p> set1 on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u16"><code>vdupq_n_u16</code></a></p></li>
<li><p> set1 on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s32"><code>vdupq_n_s32</code></a></p></li>
<li><p> set1 on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u32"><code>vdupq_n_u32</code></a></p></li>
<li><p> set1 on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s64"><code>vdupq_n_s64</code></a></p></li>
<li><p> set1 on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u64"><code>vdupq_n_u64</code></a></p></li>
<li><p> set1 on <b>f16</b>: T</p></li>
<li><p> set1 on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f32"><code>vdupq_n_f32</code></a></p></li>
<li><p> set1 on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f64"><code>vdupq_n_f64</code></a></p></li>
</ul>
<h2>set1l</h2>
<ul>
<li><p> set1l on <b>i8</b>: T</p></li>
<li><p> set1l on <b>u8</b>: T</p></li>
<li><p> set1l on <b>i16</b>: T</p></li>
<li><p> set1l on <b>u16</b>: T</p></li>
<li><p> set1l on <b>i32</b>: T</p></li>
<li><p> set1l on <b>u32</b>: T</p></li>
<li><p> set1l on <b>i64</b>: T</p></li>
<li><p> set1l on <b>u64</b>: T</p></li>
<li><p> set1l on <b>f16</b>: T</p></li>
<li><p> set1l on <b>f32</b>: T</p></li>
<li><p> set1l on <b>f64</b>: T</p></li>
</ul>
<h2>shl</h2>
<ul>
<li><p> shl on <b>i8</b>: T</p></li>
<li><p> shl on <b>u8</b>: T</p></li>
<li><p> shl on <b>i16</b>: T</p></li>
<li><p> shl on <b>u16</b>: T</p></li>
<li><p> shl on <b>i32</b>: T</p></li>
<li><p> shl on <b>u32</b>: T</p></li>
<li><p> shl on <b>i64</b>: T</p></li>
<li><p> shl on <b>u64</b>: T</p></li>
<li><p> shl on <b>f16</b>: NA</p></li>
<li><p> shl on <b>f32</b>: NA</p></li>
<li><p> shl on <b>f64</b>: NA</p></li>
</ul>
<h2>shr</h2>
<ul>
<li><p> shr on <b>i8</b>: T</p></li>
<li><p> shr on <b>u8</b>: T</p></li>
<li><p> shr on <b>i16</b>: T</p></li>
<li><p> shr on <b>u16</b>: T</p></li>
<li><p> shr on <b>i32</b>: T</p></li>
<li><p> shr on <b>u32</b>: T</p></li>
<li><p> shr on <b>i64</b>: T</p></li>
<li><p> shr on <b>u64</b>: T</p></li>
<li><p> shr on <b>f16</b>: NA</p></li>
<li><p> shr on <b>f32</b>: NA</p></li>
<li><p> shr on <b>f64</b>: NA</p></li>
</ul>
<h2>shra</h2>
<ul>
<li><p> shra on <b>i8</b>: T</p></li>
<li><p> shra on <b>u8</b>: T</p></li>
<li><p> shra on <b>i16</b>: T</p></li>
<li><p> shra on <b>u16</b>: T</p></li>
<li><p> shra on <b>i32</b>: T</p></li>
<li><p> shra on <b>u32</b>: T</p></li>
<li><p> shra on <b>i64</b>: T</p></li>
<li><p> shra on <b>u64</b>: T</p></li>
<li><p> shra on <b>f16</b>: NA</p></li>
<li><p> shra on <b>f32</b>: NA</p></li>
<li><p> shra on <b>f64</b>: NA</p></li>
</ul>
<h2>sqrt</h2>
<ul>
<li><p> sqrt on <b>i8</b>: NA</p></li>
<li><p> sqrt on <b>u8</b>: NA</p></li>
<li><p> sqrt on <b>i16</b>: NA</p></li>
<li><p> sqrt on <b>u16</b>: NA</p></li>
<li><p> sqrt on <b>i32</b>: NA</p></li>
<li><p> sqrt on <b>u32</b>: NA</p></li>
<li><p> sqrt on <b>i64</b>: NA</p></li>
<li><p> sqrt on <b>u64</b>: NA</p></li>
<li><p> sqrt on <b>f16</b>: T</p></li>
<li><p> sqrt on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f32"><code>vsqrtq_f32</code></a></p></li>
<li><p> sqrt on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f64"><code>vsqrtq_f64</code></a></p></li>
</ul>
<h2>store2a</h2>
<ul>
<li><p> store2a on <b>i8</b>: T</p></li>
<li><p> store2a on <b>u8</b>: T</p></li>
<li><p> store2a on <b>i16</b>: T</p></li>
<li><p> store2a on <b>u16</b>: T</p></li>
<li><p> store2a on <b>i32</b>: T</p></li>
<li><p> store2a on <b>u32</b>: T</p></li>
<li><p> store2a on <b>i64</b>: T</p></li>
<li><p> store2a on <b>u64</b>: T</p></li>
<li><p> store2a on <b>f16</b>: T</p></li>
<li><p> store2a on <b>f32</b>: T</p></li>
<li><p> store2a on <b>f64</b>: T</p></li>
</ul>
<h2>store2u</h2>
<ul>
<li><p> store2u on <b>i8</b>: T</p></li>
<li><p> store2u on <b>u8</b>: T</p></li>
<li><p> store2u on <b>i16</b>: T</p></li>
<li><p> store2u on <b>u16</b>: T</p></li>
<li><p> store2u on <b>i32</b>: T</p></li>
<li><p> store2u on <b>u32</b>: T</p></li>
<li><p> store2u on <b>i64</b>: T</p></li>
<li><p> store2u on <b>u64</b>: T</p></li>
<li><p> store2u on <b>f16</b>: T</p></li>
<li><p> store2u on <b>f32</b>: T</p></li>
<li><p> store2u on <b>f64</b>: T</p></li>
</ul>
<h2>store3a</h2>
<ul>
<li><p> store3a on <b>i8</b>: T</p></li>
<li><p> store3a on <b>u8</b>: T</p></li>
<li><p> store3a on <b>i16</b>: T</p></li>
<li><p> store3a on <b>u16</b>: T</p></li>
<li><p> store3a on <b>i32</b>: T</p></li>
<li><p> store3a on <b>u32</b>: T</p></li>
<li><p> store3a on <b>i64</b>: T</p></li>
<li><p> store3a on <b>u64</b>: T</p></li>
<li><p> store3a on <b>f16</b>: T</p></li>
<li><p> store3a on <b>f32</b>: T</p></li>
<li><p> store3a on <b>f64</b>: T</p></li>
</ul>
<h2>store3u</h2>
<ul>
<li><p> store3u on <b>i8</b>: T</p></li>
<li><p> store3u on <b>u8</b>: T</p></li>
<li><p> store3u on <b>i16</b>: T</p></li>
<li><p> store3u on <b>u16</b>: T</p></li>
<li><p> store3u on <b>i32</b>: T</p></li>
<li><p> store3u on <b>u32</b>: T</p></li>
<li><p> store3u on <b>i64</b>: T</p></li>
<li><p> store3u on <b>u64</b>: T</p></li>
<li><p> store3u on <b>f16</b>: T</p></li>
<li><p> store3u on <b>f32</b>: T</p></li>
<li><p> store3u on <b>f64</b>: T</p></li>
</ul>
<h2>store4a</h2>
<ul>
<li><p> store4a on <b>i8</b>: T</p></li>
<li><p> store4a on <b>u8</b>: T</p></li>
<li><p> store4a on <b>i16</b>: T</p></li>
<li><p> store4a on <b>u16</b>: T</p></li>
<li><p> store4a on <b>i32</b>: T</p></li>
<li><p> store4a on <b>u32</b>: T</p></li>
<li><p> store4a on <b>i64</b>: T</p></li>
<li><p> store4a on <b>u64</b>: T</p></li>
<li><p> store4a on <b>f16</b>: T</p></li>
<li><p> store4a on <b>f32</b>: T</p></li>
<li><p> store4a on <b>f64</b>: T</p></li>
</ul>
<h2>store4u</h2>
<ul>
<li><p> store4u on <b>i8</b>: T</p></li>
<li><p> store4u on <b>u8</b>: T</p></li>
<li><p> store4u on <b>i16</b>: T</p></li>
<li><p> store4u on <b>u16</b>: T</p></li>
<li><p> store4u on <b>i32</b>: T</p></li>
<li><p> store4u on <b>u32</b>: T</p></li>
<li><p> store4u on <b>i64</b>: T</p></li>
<li><p> store4u on <b>u64</b>: T</p></li>
<li><p> store4u on <b>f16</b>: T</p></li>
<li><p> store4u on <b>f32</b>: T</p></li>
<li><p> store4u on <b>f64</b>: T</p></li>
</ul>
<h2>storea</h2>
<ul>
<li><p> storea on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8"><code>vst1q_s8</code></a></p></li>
<li><p> storea on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8"><code>vst1q_u8</code></a></p></li>
<li><p> storea on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16"><code>vst1q_s16</code></a></p></li>
<li><p> storea on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16"><code>vst1q_u16</code></a></p></li>
<li><p> storea on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32"><code>vst1q_s32</code></a></p></li>
<li><p> storea on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32"><code>vst1q_u32</code></a></p></li>
<li><p> storea on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64"><code>vst1q_s64</code></a></p></li>
<li><p> storea on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64"><code>vst1q_u64</code></a></p></li>
<li><p> storea on <b>f16</b>: T</p></li>
<li><p> storea on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32"><code>vst1q_f32</code></a></p></li>
<li><p> storea on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64"><code>vst1q_f64</code></a></p></li>
</ul>
<h2>storela</h2>
<ul>
<li><p> storela on <b>i8</b>: T</p></li>
<li><p> storela on <b>u8</b>: T</p></li>
<li><p> storela on <b>i16</b>: T</p></li>
<li><p> storela on <b>u16</b>: T</p></li>
<li><p> storela on <b>i32</b>: T</p></li>
<li><p> storela on <b>u32</b>: T</p></li>
<li><p> storela on <b>i64</b>: T</p></li>
<li><p> storela on <b>u64</b>: T</p></li>
<li><p> storela on <b>f16</b>: T</p></li>
<li><p> storela on <b>f32</b>: T</p></li>
<li><p> storela on <b>f64</b>: T</p></li>
</ul>
<h2>storelu</h2>
<ul>
<li><p> storelu on <b>i8</b>: T</p></li>
<li><p> storelu on <b>u8</b>: T</p></li>
<li><p> storelu on <b>i16</b>: T</p></li>
<li><p> storelu on <b>u16</b>: T</p></li>
<li><p> storelu on <b>i32</b>: T</p></li>
<li><p> storelu on <b>u32</b>: T</p></li>
<li><p> storelu on <b>i64</b>: T</p></li>
<li><p> storelu on <b>u64</b>: T</p></li>
<li><p> storelu on <b>f16</b>: T</p></li>
<li><p> storelu on <b>f32</b>: T</p></li>
<li><p> storelu on <b>f64</b>: T</p></li>
</ul>
<h2>storeu</h2>
<ul>
<li><p> storeu on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8"><code>vst1q_s8</code></a></p></li>
<li><p> storeu on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8"><code>vst1q_u8</code></a></p></li>
<li><p> storeu on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16"><code>vst1q_s16</code></a></p></li>
<li><p> storeu on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16"><code>vst1q_u16</code></a></p></li>
<li><p> storeu on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32"><code>vst1q_s32</code></a></p></li>
<li><p> storeu on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32"><code>vst1q_u32</code></a></p></li>
<li><p> storeu on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64"><code>vst1q_s64</code></a></p></li>
<li><p> storeu on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64"><code>vst1q_u64</code></a></p></li>
<li><p> storeu on <b>f16</b>: T</p></li>
<li><p> storeu on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32"><code>vst1q_f32</code></a></p></li>
<li><p> storeu on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64"><code>vst1q_f64</code></a></p></li>
</ul>
<h2>sub</h2>
<ul>
<li><p> sub on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s8"><code>vsubq_s8</code></a></p></li>
<li><p> sub on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u8"><code>vsubq_u8</code></a></p></li>
<li><p> sub on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s16"><code>vsubq_s16</code></a></p></li>
<li><p> sub on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u16"><code>vsubq_u16</code></a></p></li>
<li><p> sub on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s32"><code>vsubq_s32</code></a></p></li>
<li><p> sub on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u32"><code>vsubq_u32</code></a></p></li>
<li><p> sub on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s64"><code>vsubq_s64</code></a></p></li>
<li><p> sub on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u64"><code>vsubq_u64</code></a></p></li>
<li><p> sub on <b>f16</b>: T</p></li>
<li><p> sub on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f32"><code>vsubq_f32</code></a></p></li>
<li><p> sub on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f64"><code>vsubq_f64</code></a></p></li>
</ul>
<h2>subs</h2>
<ul>
<li><p> subs on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s8"><code>vqsubq_s8</code></a></p></li>
<li><p> subs on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u8"><code>vqsubq_u8</code></a></p></li>
<li><p> subs on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s16"><code>vqsubq_s16</code></a></p></li>
<li><p> subs on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u16"><code>vqsubq_u16</code></a></p></li>
<li><p> subs on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s32"><code>vqsubq_s32</code></a></p></li>
<li><p> subs on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u32"><code>vqsubq_u32</code></a></p></li>
<li><p> subs on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s64"><code>vqsubq_s64</code></a></p></li>
<li><p> subs on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u64"><code>vqsubq_u64</code></a></p></li>
<li><p> subs on <b>f16</b>: T</p></li>
<li><p> subs on <b>f32</b>: T</p></li>
<li><p> subs on <b>f64</b>: T</p></li>
</ul>
<h2>to_logical</h2>
<ul>
<li><p> to_logical on <b>i8</b>: T</p></li>
<li><p> to_logical on <b>u8</b>: T</p></li>
<li><p> to_logical on <b>i16</b>: T</p></li>
<li><p> to_logical on <b>u16</b>: T</p></li>
<li><p> to_logical on <b>i32</b>: T</p></li>
<li><p> to_logical on <b>u32</b>: T</p></li>
<li><p> to_logical on <b>i64</b>: T</p></li>
<li><p> to_logical on <b>u64</b>: T</p></li>
<li><p> to_logical on <b>f16</b>: T</p></li>
<li><p> to_logical on <b>f32</b>: T</p></li>
<li><p> to_logical on <b>f64</b>: T</p></li>
</ul>
<h2>to_mask</h2>
<ul>
<li><p> to_mask on <b>i8</b>: NOOP</p></li>
<li><p> to_mask on <b>u8</b>: NOOP</p></li>
<li><p> to_mask on <b>i16</b>: NOOP</p></li>
<li><p> to_mask on <b>u16</b>: NOOP</p></li>
<li><p> to_mask on <b>i32</b>: NOOP</p></li>
<li><p> to_mask on <b>u32</b>: NOOP</p></li>
<li><p> to_mask on <b>i64</b>: NOOP</p></li>
<li><p> to_mask on <b>u64</b>: NOOP</p></li>
<li><p> to_mask on <b>f16</b>: T</p></li>
<li><p> to_mask on <b>f32</b>: NOOP</p></li>
<li><p> to_mask on <b>f64</b>: NOOP</p></li>
</ul>
<h2>trunc</h2>
<ul>
<li><p> trunc on <b>i8</b>: NOOP</p></li>
<li><p> trunc on <b>u8</b>: NOOP</p></li>
<li><p> trunc on <b>i16</b>: NOOP</p></li>
<li><p> trunc on <b>u16</b>: NOOP</p></li>
<li><p> trunc on <b>i32</b>: NOOP</p></li>
<li><p> trunc on <b>u32</b>: NOOP</p></li>
<li><p> trunc on <b>i64</b>: NOOP</p></li>
<li><p> trunc on <b>u64</b>: NOOP</p></li>
<li><p> trunc on <b>f16</b>: T</p></li>
<li><p> trunc on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f32"><code>vrndq_f32</code></a></p></li>
<li><p> trunc on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f64"><code>vrndq_f64</code></a></p></li>
</ul>
<h2>unzip</h2>
<ul>
<li><p> unzip on <b>i8</b>: T</p></li>
<li><p> unzip on <b>u8</b>: T</p></li>
<li><p> unzip on <b>i16</b>: T</p></li>
<li><p> unzip on <b>u16</b>: T</p></li>
<li><p> unzip on <b>i32</b>: T</p></li>
<li><p> unzip on <b>u32</b>: T</p></li>
<li><p> unzip on <b>i64</b>: T</p></li>
<li><p> unzip on <b>u64</b>: T</p></li>
<li><p> unzip on <b>f16</b>: T</p></li>
<li><p> unzip on <b>f32</b>: T</p></li>
<li><p> unzip on <b>f64</b>: T</p></li>
</ul>
<h2>unziphi</h2>
<ul>
<li><p> unziphi on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s8"><code>vuzp2q_s8</code></a></p></li>
<li><p> unziphi on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u8"><code>vuzp2q_u8</code></a></p></li>
<li><p> unziphi on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s16"><code>vuzp2q_s16</code></a></p></li>
<li><p> unziphi on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u16"><code>vuzp2q_u16</code></a></p></li>
<li><p> unziphi on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s32"><code>vuzp2q_s32</code></a></p></li>
<li><p> unziphi on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u32"><code>vuzp2q_u32</code></a></p></li>
<li><p> unziphi on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s64"><code>vuzp2q_s64</code></a></p></li>
<li><p> unziphi on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u64"><code>vuzp2q_u64</code></a></p></li>
<li><p> unziphi on <b>f16</b>: T</p></li>
<li><p> unziphi on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f32"><code>vuzp2q_f32</code></a></p></li>
<li><p> unziphi on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f64"><code>vuzp2q_f64</code></a></p></li>
</ul>
<h2>unziplo</h2>
<ul>
<li><p> unziplo on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s8"><code>vuzp1q_s8</code></a></p></li>
<li><p> unziplo on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u8"><code>vuzp1q_u8</code></a></p></li>
<li><p> unziplo on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s16"><code>vuzp1q_s16</code></a></p></li>
<li><p> unziplo on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u16"><code>vuzp1q_u16</code></a></p></li>
<li><p> unziplo on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s32"><code>vuzp1q_s32</code></a></p></li>
<li><p> unziplo on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u32"><code>vuzp1q_u32</code></a></p></li>
<li><p> unziplo on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s64"><code>vuzp1q_s64</code></a></p></li>
<li><p> unziplo on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u64"><code>vuzp1q_u64</code></a></p></li>
<li><p> unziplo on <b>f16</b>: T</p></li>
<li><p> unziplo on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f32"><code>vuzp1q_f32</code></a></p></li>
<li><p> unziplo on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f64"><code>vuzp1q_f64</code></a></p></li>
</ul>
<h2>xorb</h2>
<ul>
<li><p> xorb on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s8"><code>veorq_s8</code></a></p></li>
<li><p> xorb on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8"><code>veorq_u8</code></a></p></li>
<li><p> xorb on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s16"><code>veorq_s16</code></a></p></li>
<li><p> xorb on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16"><code>veorq_u16</code></a></p></li>
<li><p> xorb on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s32"><code>veorq_s32</code></a></p></li>
<li><p> xorb on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"><code>veorq_u32</code></a></p></li>
<li><p> xorb on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s64"><code>veorq_s64</code></a></p></li>
<li><p> xorb on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"><code>veorq_u64</code></a></p></li>
<li><p> xorb on <b>f16</b>: T</p></li>
<li><p> xorb on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"><code>veorq_u32</code></a></p></li>
<li><p> xorb on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"><code>veorq_u64</code></a></p></li>
</ul>
<h2>xorl</h2>
<ul>
<li><p> xorl on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8"><code>veorq_u8</code></a></p></li>
<li><p> xorl on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8"><code>veorq_u8</code></a></p></li>
<li><p> xorl on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16"><code>veorq_u16</code></a></p></li>
<li><p> xorl on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16"><code>veorq_u16</code></a></p></li>
<li><p> xorl on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"><code>veorq_u32</code></a></p></li>
<li><p> xorl on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"><code>veorq_u32</code></a></p></li>
<li><p> xorl on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"><code>veorq_u64</code></a></p></li>
<li><p> xorl on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"><code>veorq_u64</code></a></p></li>
<li><p> xorl on <b>f16</b>: T</p></li>
<li><p> xorl on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"><code>veorq_u32</code></a></p></li>
<li><p> xorl on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"><code>veorq_u64</code></a></p></li>
</ul>
<h2>zip</h2>
<ul>
<li><p> zip on <b>i8</b>: T</p></li>
<li><p> zip on <b>u8</b>: T</p></li>
<li><p> zip on <b>i16</b>: T</p></li>
<li><p> zip on <b>u16</b>: T</p></li>
<li><p> zip on <b>i32</b>: T</p></li>
<li><p> zip on <b>u32</b>: T</p></li>
<li><p> zip on <b>i64</b>: T</p></li>
<li><p> zip on <b>u64</b>: T</p></li>
<li><p> zip on <b>f16</b>: T</p></li>
<li><p> zip on <b>f32</b>: T</p></li>
<li><p> zip on <b>f64</b>: T</p></li>
</ul>
<h2>ziphi</h2>
<ul>
<li><p> ziphi on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s8"><code>vzip2q_s8</code></a></p></li>
<li><p> ziphi on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u8"><code>vzip2q_u8</code></a></p></li>
<li><p> ziphi on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s16"><code>vzip2q_s16</code></a></p></li>
<li><p> ziphi on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u16"><code>vzip2q_u16</code></a></p></li>
<li><p> ziphi on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s32"><code>vzip2q_s32</code></a></p></li>
<li><p> ziphi on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u32"><code>vzip2q_u32</code></a></p></li>
<li><p> ziphi on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s64"><code>vzip2q_s64</code></a></p></li>
<li><p> ziphi on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u64"><code>vzip2q_u64</code></a></p></li>
<li><p> ziphi on <b>f16</b>: T</p></li>
<li><p> ziphi on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f32"><code>vzip2q_f32</code></a></p></li>
<li><p> ziphi on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f64"><code>vzip2q_f64</code></a></p></li>
</ul>
<h2>ziplo</h2>
<ul>
<li><p> ziplo on <b>i8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s8"><code>vzip1q_s8</code></a></p></li>
<li><p> ziplo on <b>u8</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u8"><code>vzip1q_u8</code></a></p></li>
<li><p> ziplo on <b>i16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s16"><code>vzip1q_s16</code></a></p></li>
<li><p> ziplo on <b>u16</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u16"><code>vzip1q_u16</code></a></p></li>
<li><p> ziplo on <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s32"><code>vzip1q_s32</code></a></p></li>
<li><p> ziplo on <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u32"><code>vzip1q_u32</code></a></p></li>
<li><p> ziplo on <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s64"><code>vzip1q_s64</code></a></p></li>
<li><p> ziplo on <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u64"><code>vzip1q_u64</code></a></p></li>
<li><p> ziplo on <b>f16</b>: T</p></li>
<li><p> ziplo on <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f32"><code>vzip1q_f32</code></a></p></li>
<li><p> ziplo on <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f64"><code>vzip1q_f64</code></a></p></li>
</ul>
<h2>cvt</h2>
<ul>
<li><p> cvt from <b>i8</b> to <b>i8</b>: NOOP</p></li>
<li><p> cvt from <b>i8</b> to <b>u8</b>: NOOP</p></li>
<li><p> cvt from <b>u8</b> to <b>i8</b>: NOOP</p></li>
<li><p> cvt from <b>u8</b> to <b>u8</b>: NOOP</p></li>
<li><p> cvt from <b>i16</b> to <b>i16</b>: NOOP</p></li>
<li><p> cvt from <b>i16</b> to <b>u16</b>: NOOP</p></li>
<li><p> cvt from <b>i16</b> to <b>f16</b>: T</p></li>
<li><p> cvt from <b>u16</b> to <b>i16</b>: NOOP</p></li>
<li><p> cvt from <b>u16</b> to <b>u16</b>: NOOP</p></li>
<li><p> cvt from <b>u16</b> to <b>f16</b>: T</p></li>
<li><p> cvt from <b>i32</b> to <b>i32</b>: NOOP</p></li>
<li><p> cvt from <b>i32</b> to <b>u32</b>: NOOP</p></li>
<li><p> cvt from <b>i32</b> to <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_s32"><code>vcvtq_f32_s32</code></a></p></li>
<li><p> cvt from <b>u32</b> to <b>i32</b>: NOOP</p></li>
<li><p> cvt from <b>u32</b> to <b>u32</b>: NOOP</p></li>
<li><p> cvt from <b>u32</b> to <b>f32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_u32"><code>vcvtq_f32_u32</code></a></p></li>
<li><p> cvt from <b>i64</b> to <b>i64</b>: NOOP</p></li>
<li><p> cvt from <b>i64</b> to <b>u64</b>: NOOP</p></li>
<li><p> cvt from <b>i64</b> to <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_s64"><code>vcvtq_f64_s64</code></a></p></li>
<li><p> cvt from <b>u64</b> to <b>i64</b>: NOOP</p></li>
<li><p> cvt from <b>u64</b> to <b>u64</b>: NOOP</p></li>
<li><p> cvt from <b>u64</b> to <b>f64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_u64"><code>vcvtq_f64_u64</code></a></p></li>
<li><p> cvt from <b>f16</b> to <b>i16</b>: T</p></li>
<li><p> cvt from <b>f16</b> to <b>u16</b>: T</p></li>
<li><p> cvt from <b>f16</b> to <b>f16</b>: NOOP</p></li>
<li><p> cvt from <b>f32</b> to <b>i32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s32_f32"><code>vcvtq_s32_f32</code></a></p></li>
<li><p> cvt from <b>f32</b> to <b>u32</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u32_f32"><code>vcvtq_u32_f32</code></a></p></li>
<li><p> cvt from <b>f32</b> to <b>f32</b>: NOOP</p></li>
<li><p> cvt from <b>f64</b> to <b>i64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s64_f64"><code>vcvtq_s64_f64</code></a></p></li>
<li><p> cvt from <b>f64</b> to <b>u64</b>: <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u64_f64"><code>vcvtq_u64_f64</code></a></p></li>
<li><p> cvt from <b>f64</b> to <b>f64</b>: NOOP</p></li>
</ul>
<h2>reinterpret</h2>
<ul>
<li><p> reinterpret from <b>i8</b> to <b>i8</b>: NOOP</p></li>
<li><p> reinterpret from <b>i8</b> to <b>u8</b>: NOOP</p></li>
<li><p> reinterpret from <b>u8</b> to <b>i8</b>: NOOP</p></li>
<li><p> reinterpret from <b>u8</b> to <b>u8</b>: NOOP</p></li>
<li><p> reinterpret from <b>i16</b> to <b>i16</b>: NOOP</p></li>
<li><p> reinterpret from <b>i16</b> to <b>u16</b>: NOOP</p></li>
<li><p> reinterpret from <b>i16</b> to <b>f16</b>: T</p></li>
<li><p> reinterpret from <b>u16</b> to <b>i16</b>: NOOP</p></li>
<li><p> reinterpret from <b>u16</b> to <b>u16</b>: NOOP</p></li>
<li><p> reinterpret from <b>u16</b> to <b>f16</b>: T</p></li>
<li><p> reinterpret from <b>i32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpret from <b>i32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpret from <b>i32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpret from <b>u32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpret from <b>u32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpret from <b>u32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpret from <b>i64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpret from <b>i64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpret from <b>i64</b> to <b>f64</b>: NOOP</p></li>
<li><p> reinterpret from <b>u64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpret from <b>u64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpret from <b>u64</b> to <b>f64</b>: NOOP</p></li>
<li><p> reinterpret from <b>f16</b> to <b>i16</b>: T</p></li>
<li><p> reinterpret from <b>f16</b> to <b>u16</b>: T</p></li>
<li><p> reinterpret from <b>f16</b> to <b>f16</b>: NOOP</p></li>
<li><p> reinterpret from <b>f32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpret from <b>f32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpret from <b>f32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpret from <b>f64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpret from <b>f64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpret from <b>f64</b> to <b>f64</b>: NOOP</p></li>
</ul>
<h2>reinterpretl</h2>
<ul>
<li><p> reinterpretl from <b>i8</b> to <b>i8</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i8</b> to <b>u8</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u8</b> to <b>i8</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u8</b> to <b>u8</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i16</b> to <b>i16</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i16</b> to <b>u16</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i16</b> to <b>f16</b>: T</p></li>
<li><p> reinterpretl from <b>u16</b> to <b>i16</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u16</b> to <b>u16</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u16</b> to <b>f16</b>: T</p></li>
<li><p> reinterpretl from <b>i32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>i64</b> to <b>f64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>u64</b> to <b>f64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f16</b> to <b>i16</b>: T</p></li>
<li><p> reinterpretl from <b>f16</b> to <b>u16</b>: T</p></li>
<li><p> reinterpretl from <b>f16</b> to <b>f16</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f32</b> to <b>i32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f32</b> to <b>u32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f32</b> to <b>f32</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f64</b> to <b>i64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f64</b> to <b>u64</b>: NOOP</p></li>
<li><p> reinterpretl from <b>f64</b> to <b>f64</b>: NOOP</p></li>
</ul>
<h2>upcvt</h2>
<ul>
<li><p> upcvt from <b>i8</b> to <b>i16</b>: T</p></li>
<li><p> upcvt from <b>i8</b> to <b>u16</b>: T</p></li>
<li><p> upcvt from <b>i8</b> to <b>f16</b>: T</p></li>
<li><p> upcvt from <b>u8</b> to <b>i16</b>: T</p></li>
<li><p> upcvt from <b>u8</b> to <b>u16</b>: T</p></li>
<li><p> upcvt from <b>u8</b> to <b>f16</b>: T</p></li>
<li><p> upcvt from <b>i16</b> to <b>i32</b>: T</p></li>
<li><p> upcvt from <b>i16</b> to <b>u32</b>: T</p></li>
<li><p> upcvt from <b>i16</b> to <b>f32</b>: T</p></li>
<li><p> upcvt from <b>u16</b> to <b>i32</b>: T</p></li>
<li><p> upcvt from <b>u16</b> to <b>u32</b>: T</p></li>
<li><p> upcvt from <b>u16</b> to <b>f32</b>: T</p></li>
<li><p> upcvt from <b>i32</b> to <b>i64</b>: T</p></li>
<li><p> upcvt from <b>i32</b> to <b>u64</b>: T</p></li>
<li><p> upcvt from <b>i32</b> to <b>f64</b>: T</p></li>
<li><p> upcvt from <b>u32</b> to <b>i64</b>: T</p></li>
<li><p> upcvt from <b>u32</b> to <b>u64</b>: T</p></li>
<li><p> upcvt from <b>u32</b> to <b>f64</b>: T</p></li>
<li><p> upcvt from <b>f16</b> to <b>i32</b>: T</p></li>
<li><p> upcvt from <b>f16</b> to <b>u32</b>: T</p></li>
<li><p> upcvt from <b>f16</b> to <b>f32</b>: T</p></li>
<li><p> upcvt from <b>f32</b> to <b>i64</b>: T</p></li>
<li><p> upcvt from <b>f32</b> to <b>u64</b>: T</p></li>
<li><p> upcvt from <b>f32</b> to <b>f64</b>: T</p></li>
</ul>
<h2>downcvt</h2>
<ul>
<li><p> downcvt from <b>i16</b> to <b>i8</b>: T</p></li>
<li><p> downcvt from <b>i16</b> to <b>u8</b>: T</p></li>
<li><p> downcvt from <b>u16</b> to <b>i8</b>: T</p></li>
<li><p> downcvt from <b>u16</b> to <b>u8</b>: T</p></li>
<li><p> downcvt from <b>i32</b> to <b>i16</b>: T</p></li>
<li><p> downcvt from <b>i32</b> to <b>u16</b>: T</p></li>
<li><p> downcvt from <b>i32</b> to <b>f16</b>: T</p></li>
<li><p> downcvt from <b>u32</b> to <b>i16</b>: T</p></li>
<li><p> downcvt from <b>u32</b> to <b>u16</b>: T</p></li>
<li><p> downcvt from <b>u32</b> to <b>f16</b>: T</p></li>
<li><p> downcvt from <b>i64</b> to <b>i32</b>: T</p></li>
<li><p> downcvt from <b>i64</b> to <b>u32</b>: T</p></li>
<li><p> downcvt from <b>i64</b> to <b>f32</b>: T</p></li>
<li><p> downcvt from <b>u64</b> to <b>i32</b>: T</p></li>
<li><p> downcvt from <b>u64</b> to <b>u32</b>: T</p></li>
<li><p> downcvt from <b>u64</b> to <b>f32</b>: T</p></li>
<li><p> downcvt from <b>f16</b> to <b>i8</b>: T</p></li>
<li><p> downcvt from <b>f16</b> to <b>u8</b>: T</p></li>
<li><p> downcvt from <b>f32</b> to <b>i16</b>: T</p></li>
<li><p> downcvt from <b>f32</b> to <b>u16</b>: T</p></li>
<li><p> downcvt from <b>f32</b> to <b>f16</b>: T</p></li>
<li><p> downcvt from <b>f64</b> to <b>i32</b>: T</p></li>
<li><p> downcvt from <b>f64</b> to <b>u32</b>: T</p></li>
<li><p> downcvt from <b>f64</b> to <b>f32</b>: T</p></li>
</ul>
  </body>
</html>
