module wideexpr_00316(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(+(4'sb1011));
  assign y1 = u2;
  assign y2 = (1'sb0)^((ctrl[0]?s2:(1'sb1)>>($signed((($unsigned(3'b111))+($signed(s5)))>>>({4'sb0110,(3'sb000)^~(s7),3'b110})))));
  assign y3 = (s0)>>>(s2);
  assign y4 = ((ctrl[1]?+((((s4)>>>(1'sb0))!=((3'sb001)>>>(1'b1)))&(s3)):((ctrl[2]?((ctrl[4]?s2:6'sb110000))>>((6'sb101100)<<<(u6)):$signed(1'sb1)))>>($signed({1{$signed(u2)}}))))>>(4'sb1101);
  assign y5 = (($signed(((ctrl[1]?$signed({(u2)&(u5),{3{s7}},$unsigned(6'sb000010)}):(($signed(2'sb01))>>({3{5'sb10101}}))+(($signed(s5))|((1'sb1)-(s4)))))!=(4'sb0010)))-(3'sb001))+((((((s5)^(s7))>>({+({1{1'sb0}}),(u0)&({4{3'b000}})}))<<<(-({(s0)>=($signed(s2)),({s3,s6,u5})-((u2)<=(u4)),{4{$signed(1'sb1)}},{1{4'sb0001}}})))>>(s0))>>>((5'sb00110)+((ctrl[6]?4'sb0111:((((s7)>>(6'sb101110))-(4'sb0101))<<<(((2'sb01)&(s6))>((ctrl[2]?6'sb000010:s0))))>>((ctrl[7]?+(s5):(ctrl[3]?{s1,2'sb01,u5}:(s2)|(5'sb11001))))))));
  assign y6 = $signed(s6);
  assign y7 = 4'sb0111;
endmodule
