// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/27/2017 17:07:51"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	lcd_de,
	clk,
	rstn,
	lcd_dclk,
	lcd_hsync,
	lcd_vsync,
	lcd_b,
	lcd_g,
	lcd_r);
output 	lcd_de;
input 	clk;
input 	rstn;
output 	lcd_dclk;
output 	lcd_hsync;
output 	lcd_vsync;
output 	[7:0] lcd_b;
output 	[7:0] lcd_g;
output 	[7:0] lcd_r;

// Design Ports Information
// lcd_de	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_dclk	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_hsync	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_vsync	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[6]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_g[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[3]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_r[0]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lcd_test_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a47 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a46 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a45 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a44 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a42 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a41 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a40 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a39 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a38 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a37 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a34 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a33 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a27 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a26 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a23 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a22 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a21 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a20 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a19 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a18 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a17 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a63 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a62 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a61 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a60 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a59 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a58 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a57 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a56 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a51 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a15 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a14 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a13 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a12 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a11 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a10 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a7 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a6 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a4 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a3 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a2 ;
wire \inst1|Add0~4_combout ;
wire \inst1|Add1~0_combout ;
wire \inst1|Add1~8_combout ;
wire \inst1|Add1~14_combout ;
wire \inst1|Add1~18_combout ;
wire \inst1|Add2~10_combout ;
wire \inst1|Add2~12_combout ;
wire \inst1|Add3~8_combout ;
wire \inst2|Mux0~0_combout ;
wire \inst2|Mux0~1_combout ;
wire \inst2|Mux0~4_combout ;
wire \inst2|Mux0~6_combout ;
wire \inst2|Mux0~7_combout ;
wire \inst2|Mux0~8_combout ;
wire \inst2|Mux0~10_combout ;
wire \inst2|Mux0~13_combout ;
wire \inst2|Mux0~14_combout ;
wire \inst2|Mux0~15_combout ;
wire \inst2|Mux0~19_combout ;
wire \inst2|Mux0~21_combout ;
wire \inst2|Mux0~23_combout ;
wire \inst1|LessThan0~0_combout ;
wire \inst1|always2~4_combout ;
wire \inst1|Equal0~1_combout ;
wire \inst1|count_h~2_combout ;
wire \inst1|Equal1~2_combout ;
wire \inst2|Mux0~28_combout ;
wire \inst2|Mux0~29_combout ;
wire \inst2|Mux0~32_combout ;
wire \inst2|Mux0~33_combout ;
wire \inst2|Mux0~36_combout ;
wire \inst2|Mux0~37_combout ;
wire \inst2|Mux0~38_combout ;
wire \inst2|Mux0~39_combout ;
wire \inst2|Mux0~46_combout ;
wire \inst2|Mux0~47_combout ;
wire \inst2|Mux0~48_combout ;
wire \inst2|Mux0~49_combout ;
wire \inst2|Mux0~50_combout ;
wire \inst2|Mux0~51_combout ;
wire \inst2|Mux0~54_combout ;
wire \inst2|Mux0~55_combout ;
wire \clk~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1|Add0~0_combout ;
wire \rstn~input_o ;
wire \inst1|Add0~1 ;
wire \inst1|Add0~2_combout ;
wire \inst1|count_h~3_combout ;
wire \inst1|Add0~3 ;
wire \inst1|Add0~5 ;
wire \inst1|Add0~7 ;
wire \inst1|Add0~8_combout ;
wire \inst1|Add0~9 ;
wire \inst1|Add0~10_combout ;
wire \inst1|Add0~11 ;
wire \inst1|Add0~12_combout ;
wire \inst1|Add0~13 ;
wire \inst1|Add0~14_combout ;
wire \inst1|Add0~15 ;
wire \inst1|Add0~16_combout ;
wire \inst1|always2~0_combout ;
wire \inst1|Add0~17 ;
wire \inst1|Add0~19 ;
wire \inst1|Add0~20_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|count_v[10]~1_combout ;
wire \inst1|count_v[0]~12_combout ;
wire \inst1|count_v[9]~4_combout ;
wire \inst1|count_v[7]~5_combout ;
wire \inst1|count_v[4]~8_combout ;
wire \inst1|Add1~1 ;
wire \inst1|Add1~3 ;
wire \inst1|Add1~5 ;
wire \inst1|Add1~7 ;
wire \inst1|Add1~9 ;
wire \inst1|Add1~11 ;
wire \inst1|Add1~12_combout ;
wire \inst1|count_v[6]~6_combout ;
wire \inst1|Add1~13 ;
wire \inst1|Add1~15 ;
wire \inst1|Add1~17 ;
wire \inst1|Add1~19 ;
wire \inst1|Add1~20_combout ;
wire \inst1|count_v[10]~3_combout ;
wire \inst1|Equal1~3_combout ;
wire \inst1|Add1~10_combout ;
wire \inst1|count_v[5]~7_combout ;
wire \inst1|Equal1~0_combout ;
wire \inst1|Add1~16_combout ;
wire \inst1|count_v[8]~2_combout ;
wire \inst1|Equal1~4_combout ;
wire \inst1|count_v[1]~0_combout ;
wire \inst1|Add1~4_combout ;
wire \inst1|count_v[2]~10_combout ;
wire \inst1|Add1~2_combout ;
wire \inst1|count_v[1]~11_combout ;
wire \inst1|LessThan2~0_combout ;
wire \inst1|LessThan2~1_combout ;
wire \inst1|LessThan0~1_combout ;
wire \inst1|always2~3_combout ;
wire \inst1|Add0~18_combout ;
wire \inst1|count_h~0_combout ;
wire \inst1|Equal1~1_combout ;
wire \inst1|always2~1_combout ;
wire \inst1|always2~2_combout ;
wire \inst1|always2~5_combout ;
wire \inst1|isReady~q ;
wire \inst1|Add0~6_combout ;
wire \inst1|count_h~1_combout ;
wire \inst1|LessThan5~0_combout ;
wire \inst1|LessThan5~1_combout ;
wire \inst1|LessThan4~0_combout ;
wire \inst1|LessThan4~1_combout ;
wire \inst1|LessThan4~2_combout ;
wire \inst1|Add2~1 ;
wire \inst1|Add2~3 ;
wire \inst1|Add2~4_combout ;
wire \inst1|Add2~5 ;
wire \inst1|Add2~7 ;
wire \inst1|Add2~9 ;
wire \inst1|Add2~11 ;
wire \inst1|Add2~13 ;
wire \inst1|Add2~15 ;
wire \inst1|Add2~17 ;
wire \inst1|Add2~18_combout ;
wire \inst1|Add2~16_combout ;
wire \inst1|Add2~14_combout ;
wire \inst2|always1~0_combout ;
wire \inst1|Add2~19 ;
wire \inst1|Add2~20_combout ;
wire \inst2|always1~1_combout ;
wire \inst1|Add2~6_combout ;
wire \clk~inputclkctrl_outclk ;
wire \inst2|m[0]~feeder_combout ;
wire \inst1|Add1~6_combout ;
wire \inst1|count_v[3]~9_combout ;
wire \inst1|Add3~1 ;
wire \inst1|Add3~3 ;
wire \inst1|Add3~5 ;
wire \inst1|Add3~7 ;
wire \inst1|Add3~9 ;
wire \inst1|Add3~11 ;
wire \inst1|Add3~13 ;
wire \inst1|Add3~15 ;
wire \inst1|Add3~16_combout ;
wire \inst1|Add3~10_combout ;
wire \inst1|Add3~12_combout ;
wire \inst2|always0~0_combout ;
wire \inst1|Add3~14_combout ;
wire \inst2|always0~1_combout ;
wire \inst2|m[1]~feeder_combout ;
wire \inst1|Add3~0_combout ;
wire \inst1|Add3~2_combout ;
wire \inst1|Add3~4_combout ;
wire \inst1|Add3~6_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a31 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a29 ;
wire \inst1|Add2~2_combout ;
wire \inst2|Mux0~2_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a30 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a28 ;
wire \inst2|Mux0~52_combout ;
wire \inst3|Ram0~0feeder_combout ;
wire \inst3|Ram0~0_q ;
wire \inst2|Mux0~53_combout ;
wire \inst2|Mux0~3_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a24 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a25 ;
wire \inst2|Mux0~56_combout ;
wire \inst2|Mux0~57_combout ;
wire \inst2|Mux0~5_combout ;
wire \inst1|Add2~0_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a43 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a35 ;
wire \inst2|Mux0~44_combout ;
wire \inst2|Mux0~45_combout ;
wire \inst2|Mux0~9_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a32 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a36 ;
wire \inst2|Mux0~42_combout ;
wire \inst2|Mux0~43_combout ;
wire \inst2|Mux0~11_combout ;
wire \inst1|Add2~8_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a52 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a53 ;
wire \inst2|Mux0~40_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a54 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a55 ;
wire \inst2|Mux0~12_combout ;
wire \inst2|Mux0~41_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a49 ;
wire \inst2|Mux0~16_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a48 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a50 ;
wire \inst2|Mux0~34_combout ;
wire \inst2|Mux0~35_combout ;
wire \inst2|Mux0~17_combout ;
wire \inst2|Mux0~18_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a9 ;
wire \inst2|Mux0~20_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a5 ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a1 ;
wire \inst2|Mux0~30_combout ;
wire \inst2|Mux0~31_combout ;
wire \inst2|Mux0~22_combout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \inst3|Ram0_rtl_0|auto_generated|ram_block1a8 ;
wire \inst2|Mux0~26_combout ;
wire \inst2|Mux0~27_combout ;
wire \inst2|Mux0~24_combout ;
wire \inst2|Mux0~25_combout ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [5:0] \inst2|n ;
wire [5:0] \inst2|m ;
wire [7:0] \inst2|blue_sig ;
wire [10:0] \inst1|count_h ;
wire [10:0] \inst1|count_v ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [35:0] \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a17  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a18  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a19  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a20  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a21  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a22  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a23  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a24  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a25  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a26  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a27  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a28  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a29  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a30  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [14];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a31  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [15];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a32  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [16];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a33  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [17];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a34  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [18];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a35  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [19];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a36  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [20];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a37  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [21];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a38  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [22];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a39  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [23];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a40  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [24];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a41  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [25];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a42  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [26];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a43  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [27];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a44  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [28];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a45  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [29];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a46  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [30];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a47  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [31];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a52  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [32];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a53  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [33];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a54  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [34];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a55  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [35];

assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a1  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a2  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a3  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a4  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a5  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a6  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a7  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a8  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a9  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a10  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a11  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a12  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a13  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a14  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a15  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a48  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a49  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a50  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a51  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a56  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a57  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a58  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a59  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a60  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a61  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a62  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \inst3|Ram0_rtl_0|auto_generated|ram_block1a63  = \inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst2|m [5],\inst2|m [4],\inst2|m [3],\inst2|m [2],\inst2|m [1],\inst2|m [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|Ram0_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .init_file = "db/lcd_test.rom0_rom_module_80245e0.hdl.mif";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ALTSYNCRAM";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 36;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 36;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000007E00000;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00630000000E70000001CF000000703800001E03F000034066C000600E8C000C01D83000C018C3C00C008C0F00000840F808030E07F00031807F0803581FC0001F03FC0001B5BFC30001E1F02000000AC600002037C000031668000219C6800071BCCE0003B1D8B1E01F1B013F07C11817707C1B81FFC7C30C10003820C160010606120380C060007C0C060807C1C030004C16030003803010000001C00000000C006000006008407803008FFFE038001F8701C0C6000C3E0860007FF0E60001FF0FE00003F0FC00000707C00000003C000000038000000018000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst2|m [5],\inst2|m [4],\inst2|m [3],\inst2|m [2],\inst2|m [1],\inst2|m [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lcd_test.rom0_rom_module_80245e0.hdl.mif";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "rom_module:inst3|altsyncram:Ram0_rtl_0|altsyncram_e771:auto_generated|ALTSYNCRAM";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \inst3|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000003800000001C00000003600000003E00000006C0000000CE000000083000000001C00000010E00000111600000123C000000C30000000C18000000C18000000C0E000000C03000000801800000A00C00000700600000F00600000D00E00000F00C000003078000003CF0000001C800000017800000010000000010000000010000000010000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\inst1|count_h [2] & (\inst1|Add0~3  $ (GND))) # (!\inst1|count_h [2] & (!\inst1|Add0~3  & VCC))
// \inst1|Add0~5  = CARRY((\inst1|count_h [2] & !\inst1|Add0~3 ))

	.dataa(\inst1|count_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~3 ),
	.combout(\inst1|Add0~4_combout ),
	.cout(\inst1|Add0~5 ));
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'hA50A;
defparam \inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = \inst1|count_v [0] $ (VCC)
// \inst1|Add1~1  = CARRY(\inst1|count_v [0])

	.dataa(\inst1|count_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout(\inst1|Add1~1 ));
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'h55AA;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \inst1|Add1~8 (
// Equation(s):
// \inst1|Add1~8_combout  = (\inst1|count_v [4] & (\inst1|Add1~7  $ (GND))) # (!\inst1|count_v [4] & (!\inst1|Add1~7  & VCC))
// \inst1|Add1~9  = CARRY((\inst1|count_v [4] & !\inst1|Add1~7 ))

	.dataa(gnd),
	.datab(\inst1|count_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~7 ),
	.combout(\inst1|Add1~8_combout ),
	.cout(\inst1|Add1~9 ));
// synopsys translate_off
defparam \inst1|Add1~8 .lut_mask = 16'hC30C;
defparam \inst1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \inst1|Add1~14 (
// Equation(s):
// \inst1|Add1~14_combout  = (\inst1|count_v [7] & (!\inst1|Add1~13 )) # (!\inst1|count_v [7] & ((\inst1|Add1~13 ) # (GND)))
// \inst1|Add1~15  = CARRY((!\inst1|Add1~13 ) # (!\inst1|count_v [7]))

	.dataa(gnd),
	.datab(\inst1|count_v [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~13 ),
	.combout(\inst1|Add1~14_combout ),
	.cout(\inst1|Add1~15 ));
// synopsys translate_off
defparam \inst1|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \inst1|Add1~18 (
// Equation(s):
// \inst1|Add1~18_combout  = (\inst1|count_v [9] & (!\inst1|Add1~17 )) # (!\inst1|count_v [9] & ((\inst1|Add1~17 ) # (GND)))
// \inst1|Add1~19  = CARRY((!\inst1|Add1~17 ) # (!\inst1|count_v [9]))

	.dataa(gnd),
	.datab(\inst1|count_v [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~17 ),
	.combout(\inst1|Add1~18_combout ),
	.cout(\inst1|Add1~19 ));
// synopsys translate_off
defparam \inst1|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \inst1|Add2~10 (
// Equation(s):
// \inst1|Add2~10_combout  = (\inst1|count_h [5] & (!\inst1|Add2~9 )) # (!\inst1|count_h [5] & ((\inst1|Add2~9 ) # (GND)))
// \inst1|Add2~11  = CARRY((!\inst1|Add2~9 ) # (!\inst1|count_h [5]))

	.dataa(gnd),
	.datab(\inst1|count_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~9 ),
	.combout(\inst1|Add2~10_combout ),
	.cout(\inst1|Add2~11 ));
// synopsys translate_off
defparam \inst1|Add2~10 .lut_mask = 16'h3C3F;
defparam \inst1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \inst1|Add2~12 (
// Equation(s):
// \inst1|Add2~12_combout  = (\inst1|count_h [6] & ((GND) # (!\inst1|Add2~11 ))) # (!\inst1|count_h [6] & (\inst1|Add2~11  $ (GND)))
// \inst1|Add2~13  = CARRY((\inst1|count_h [6]) # (!\inst1|Add2~11 ))

	.dataa(gnd),
	.datab(\inst1|count_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~11 ),
	.combout(\inst1|Add2~12_combout ),
	.cout(\inst1|Add2~13 ));
// synopsys translate_off
defparam \inst1|Add2~12 .lut_mask = 16'h3CCF;
defparam \inst1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \inst1|Add3~8 (
// Equation(s):
// \inst1|Add3~8_combout  = (\inst1|count_v [6] & ((GND) # (!\inst1|Add3~7 ))) # (!\inst1|count_v [6] & (\inst1|Add3~7  $ (GND)))
// \inst1|Add3~9  = CARRY((\inst1|count_v [6]) # (!\inst1|Add3~7 ))

	.dataa(gnd),
	.datab(\inst1|count_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~7 ),
	.combout(\inst1|Add3~8_combout ),
	.cout(\inst1|Add3~9 ));
// synopsys translate_off
defparam \inst1|Add3~8 .lut_mask = 16'h3CCF;
defparam \inst1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \inst1|count_h[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_h~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[2] .is_wysiwyg = "true";
defparam \inst1|count_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \inst2|Mux0~0 (
// Equation(s):
// \inst2|Mux0~0_combout  = (\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a26 ))) # (!\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(\inst3|Ram0_rtl_0|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(\inst2|n [0]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\inst2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~0 .lut_mask = 16'hFA0A;
defparam \inst2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \inst2|Mux0~1 (
// Equation(s):
// \inst2|Mux0~1_combout  = (\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a21 )) # (!\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(gnd),
	.datab(\inst2|n [1]),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\inst2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~1 .lut_mask = 16'hF3C0;
defparam \inst2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \inst2|Mux0~4 (
// Equation(s):
// \inst2|Mux0~4_combout  = (\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a18 )) # (!\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\inst2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~4 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \inst2|n[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[5] .is_wysiwyg = "true";
defparam \inst2|n[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \inst2|Mux0~6 (
// Equation(s):
// \inst2|Mux0~6_combout  = (\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a37 ))) # (!\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a45 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a45 ),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a37 ),
	.datad(\inst2|n [3]),
	.cin(gnd),
	.combout(\inst2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~6 .lut_mask = 16'hF0CC;
defparam \inst2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \inst2|Mux0~7 (
// Equation(s):
// \inst2|Mux0~7_combout  = (\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a42 )) # (!\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a46 )))

	.dataa(\inst2|n [2]),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a42 ),
	.datac(gnd),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\inst2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~7 .lut_mask = 16'hDD88;
defparam \inst2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \inst2|Mux0~8 (
// Equation(s):
// \inst2|Mux0~8_combout  = (\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a39 )) # (!\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a47 )))

	.dataa(\inst2|n [3]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a39 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a47 ),
	.cin(gnd),
	.combout(\inst2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~8 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \inst2|Mux0~10 (
// Equation(s):
// \inst2|Mux0~10_combout  = (\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a40 )) # (!\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a44 )))

	.dataa(\inst2|n [2]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a40 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\inst2|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~10 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \inst2|Mux0~13 (
// Equation(s):
// \inst2|Mux0~13_combout  = (\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a57 ))) # (!\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a59 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a59 ),
	.datac(\inst2|n [1]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a57 ),
	.cin(gnd),
	.combout(\inst2|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~13 .lut_mask = 16'hFC0C;
defparam \inst2|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \inst2|Mux0~14 (
// Equation(s):
// \inst2|Mux0~14_combout  = (\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a62 ))) # (!\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a63 ))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a63 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a62 ),
	.cin(gnd),
	.combout(\inst2|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~14 .lut_mask = 16'hFA50;
defparam \inst2|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \inst2|Mux0~15 (
// Equation(s):
// \inst2|Mux0~15_combout  = (\inst2|n [2] & ((\inst2|Mux0~39_combout ) # ((\inst2|n [3])))) # (!\inst2|n [2] & (((!\inst2|n [3] & \inst2|Mux0~37_combout ))))

	.dataa(\inst2|Mux0~39_combout ),
	.datab(\inst2|n [2]),
	.datac(\inst2|n [3]),
	.datad(\inst2|Mux0~37_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~15 .lut_mask = 16'hCBC8;
defparam \inst2|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \inst2|Mux0~19 (
// Equation(s):
// \inst2|Mux0~19_combout  = (\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a6 ))) # (!\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\inst2|n [3]),
	.cin(gnd),
	.combout(\inst2|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~19 .lut_mask = 16'hF0CC;
defparam \inst2|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \inst2|Mux0~21 (
// Equation(s):
// \inst2|Mux0~21_combout  = (\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a11 ))) # (!\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\inst2|n [2]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\inst2|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~21 .lut_mask = 16'hFA50;
defparam \inst2|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \inst2|Mux0~23 (
// Equation(s):
// \inst2|Mux0~23_combout  = (\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a4 ))) # (!\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\inst2|n [3]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\inst2|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~23 .lut_mask = 16'hFC0C;
defparam \inst2|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \inst1|LessThan0~0 (
// Equation(s):
// \inst1|LessThan0~0_combout  = (\inst1|count_h [5] & ((\inst1|count_h [4]) # ((\inst1|count_h [3] & \inst1|count_h [2]))))

	.dataa(\inst1|count_h [3]),
	.datab(\inst1|count_h [5]),
	.datac(\inst1|count_h [4]),
	.datad(\inst1|count_h [2]),
	.cin(gnd),
	.combout(\inst1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~0 .lut_mask = 16'hC8C0;
defparam \inst1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \inst1|always2~4 (
// Equation(s):
// \inst1|always2~4_combout  = (\inst1|always2~0_combout  & (!\inst1|count_h [4] & ((!\inst1|count_h [3]) # (!\inst1|count_h [2]))))

	.dataa(\inst1|count_h [2]),
	.datab(\inst1|always2~0_combout ),
	.datac(\inst1|count_h [3]),
	.datad(\inst1|count_h [4]),
	.cin(gnd),
	.combout(\inst1|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~4 .lut_mask = 16'h004C;
defparam \inst1|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \inst1|Equal0~1 (
// Equation(s):
// \inst1|Equal0~1_combout  = (((\inst1|count_h [1]) # (!\inst1|count_h [3])) # (!\inst1|count_h [9])) # (!\inst1|count_h [2])

	.dataa(\inst1|count_h [2]),
	.datab(\inst1|count_h [9]),
	.datac(\inst1|count_h [3]),
	.datad(\inst1|count_h [1]),
	.cin(gnd),
	.combout(\inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~1 .lut_mask = 16'hFF7F;
defparam \inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \inst1|count_h~2 (
// Equation(s):
// \inst1|count_h~2_combout  = (\inst1|Add0~4_combout  & ((\inst1|Equal0~1_combout ) # ((!\inst1|Equal0~0_combout ) # (!\inst1|count_h [0]))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|Add0~4_combout ),
	.datac(\inst1|count_h [0]),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_h~2 .lut_mask = 16'h8CCC;
defparam \inst1|count_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \inst1|Equal1~2 (
// Equation(s):
// \inst1|Equal1~2_combout  = (\inst1|count_v [3] & (\inst1|count_v [1] & (\inst1|count_v [4] & \inst1|count_v [2])))

	.dataa(\inst1|count_v [3]),
	.datab(\inst1|count_v [1]),
	.datac(\inst1|count_v [4]),
	.datad(\inst1|count_v [2]),
	.cin(gnd),
	.combout(\inst1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~2 .lut_mask = 16'h8000;
defparam \inst1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \inst2|Mux0~28 (
// Equation(s):
// \inst2|Mux0~28_combout  = (\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a3 )) # (!\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\inst3|Ram0_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(\inst2|n [2]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\inst2|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~28 .lut_mask = 16'hAFA0;
defparam \inst2|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \inst2|Mux0~29 (
// Equation(s):
// \inst2|Mux0~29_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [3] & ((\inst2|Mux0~28_combout ))) # (!\inst2|n [3] & (\inst2|Mux0~21_combout ))))

	.dataa(\inst2|Mux0~21_combout ),
	.datab(\inst2|Mux0~28_combout ),
	.datac(\inst3|Ram0~0_q ),
	.datad(\inst2|n [3]),
	.cin(gnd),
	.combout(\inst2|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~29 .lut_mask = 16'hC0A0;
defparam \inst2|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \inst2|Mux0~32 (
// Equation(s):
// \inst2|Mux0~32_combout  = (\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a2 )) # (!\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\inst2|n [3]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\inst2|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~32 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \inst2|Mux0~33 (
// Equation(s):
// \inst2|Mux0~33_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [2] & (\inst2|Mux0~32_combout )) # (!\inst2|n [2] & ((\inst2|Mux0~19_combout )))))

	.dataa(\inst2|Mux0~32_combout ),
	.datab(\inst2|Mux0~19_combout ),
	.datac(\inst2|n [2]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~33 .lut_mask = 16'hAC00;
defparam \inst2|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \inst2|Mux0~36 (
// Equation(s):
// \inst2|Mux0~36_combout  = (\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a60 )) # (!\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a61 )))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a60 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a61 ),
	.cin(gnd),
	.combout(\inst2|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~36 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \inst2|Mux0~37 (
// Equation(s):
// \inst2|Mux0~37_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [1] & (\inst2|Mux0~36_combout )) # (!\inst2|n [1] & ((\inst2|Mux0~14_combout )))))

	.dataa(\inst2|n [1]),
	.datab(\inst3|Ram0~0_q ),
	.datac(\inst2|Mux0~36_combout ),
	.datad(\inst2|Mux0~14_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~37 .lut_mask = 16'hC480;
defparam \inst2|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \inst2|Mux0~38 (
// Equation(s):
// \inst2|Mux0~38_combout  = (\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a56 )) # (!\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a58 )))

	.dataa(gnd),
	.datab(\inst2|n [1]),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a56 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a58 ),
	.cin(gnd),
	.combout(\inst2|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~38 .lut_mask = 16'hF3C0;
defparam \inst2|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \inst2|Mux0~39 (
// Equation(s):
// \inst2|Mux0~39_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [0] & (\inst2|Mux0~38_combout )) # (!\inst2|n [0] & ((\inst2|Mux0~13_combout )))))

	.dataa(\inst2|Mux0~38_combout ),
	.datab(\inst2|Mux0~13_combout ),
	.datac(\inst2|n [0]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~39 .lut_mask = 16'hAC00;
defparam \inst2|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \inst2|Mux0~46 (
// Equation(s):
// \inst2|Mux0~46_combout  = (\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a34 )) # (!\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a38 )))

	.dataa(\inst2|n [2]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a34 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a38 ),
	.cin(gnd),
	.combout(\inst2|Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~46 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \inst2|Mux0~47 (
// Equation(s):
// \inst2|Mux0~47_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [3] & ((\inst2|Mux0~46_combout ))) # (!\inst2|n [3] & (\inst2|Mux0~7_combout ))))

	.dataa(\inst2|Mux0~7_combout ),
	.datab(\inst2|Mux0~46_combout ),
	.datac(\inst3|Ram0~0_q ),
	.datad(\inst2|n [3]),
	.cin(gnd),
	.combout(\inst2|Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~47 .lut_mask = 16'hC0A0;
defparam \inst2|Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \inst2|Mux0~48 (
// Equation(s):
// \inst2|Mux0~48_combout  = (\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a33 ))) # (!\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a41 ))

	.dataa(\inst2|n [3]),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a41 ),
	.datac(gnd),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a33 ),
	.cin(gnd),
	.combout(\inst2|Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~48 .lut_mask = 16'hEE44;
defparam \inst2|Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \inst2|Mux0~49 (
// Equation(s):
// \inst2|Mux0~49_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [2] & (\inst2|Mux0~48_combout )) # (!\inst2|n [2] & ((\inst2|Mux0~6_combout )))))

	.dataa(\inst2|n [2]),
	.datab(\inst2|Mux0~48_combout ),
	.datac(\inst2|Mux0~6_combout ),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~49 .lut_mask = 16'hD800;
defparam \inst2|Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \inst2|Mux0~50 (
// Equation(s):
// \inst2|Mux0~50_combout  = (\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (!\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\inst2|n [0]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst2|Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~50 .lut_mask = 16'hFC0C;
defparam \inst2|Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \inst2|Mux0~51 (
// Equation(s):
// \inst2|Mux0~51_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [1] & ((\inst2|Mux0~50_combout ))) # (!\inst2|n [1] & (\inst2|Mux0~4_combout ))))

	.dataa(\inst2|Mux0~4_combout ),
	.datab(\inst2|Mux0~50_combout ),
	.datac(\inst2|n [1]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~51 .lut_mask = 16'hCA00;
defparam \inst2|Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \inst2|Mux0~54 (
// Equation(s):
// \inst2|Mux0~54_combout  = (\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a20 ))) # (!\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(gnd),
	.datab(\inst2|n [1]),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\inst2|Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~54 .lut_mask = 16'hFC30;
defparam \inst2|Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \inst2|Mux0~55 (
// Equation(s):
// \inst2|Mux0~55_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [0] & ((\inst2|Mux0~54_combout ))) # (!\inst2|n [0] & (\inst2|Mux0~1_combout ))))

	.dataa(\inst2|Mux0~1_combout ),
	.datab(\inst2|Mux0~54_combout ),
	.datac(\inst2|n [0]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~55 .lut_mask = 16'hCA00;
defparam \inst2|Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N9
cycloneive_io_obuf \lcd_de~output (
	.i(\inst1|isReady~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_de),
	.obar());
// synopsys translate_off
defparam \lcd_de~output .bus_hold = "false";
defparam \lcd_de~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N2
cycloneive_io_obuf \lcd_dclk~output (
	.i(!\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_dclk),
	.obar());
// synopsys translate_off
defparam \lcd_dclk~output .bus_hold = "false";
defparam \lcd_dclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \lcd_hsync~output (
	.i(\inst1|LessThan5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_hsync),
	.obar());
// synopsys translate_off
defparam \lcd_hsync~output .bus_hold = "false";
defparam \lcd_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \lcd_vsync~output (
	.i(\inst1|LessThan4~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_vsync),
	.obar());
// synopsys translate_off
defparam \lcd_vsync~output .bus_hold = "false";
defparam \lcd_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \lcd_b[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[7]),
	.obar());
// synopsys translate_off
defparam \lcd_b[7]~output .bus_hold = "false";
defparam \lcd_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \lcd_b[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[6]),
	.obar());
// synopsys translate_off
defparam \lcd_b[6]~output .bus_hold = "false";
defparam \lcd_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \lcd_b[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[5]),
	.obar());
// synopsys translate_off
defparam \lcd_b[5]~output .bus_hold = "false";
defparam \lcd_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \lcd_b[4]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[4]),
	.obar());
// synopsys translate_off
defparam \lcd_b[4]~output .bus_hold = "false";
defparam \lcd_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \lcd_b[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[3]),
	.obar());
// synopsys translate_off
defparam \lcd_b[3]~output .bus_hold = "false";
defparam \lcd_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \lcd_b[2]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[2]),
	.obar());
// synopsys translate_off
defparam \lcd_b[2]~output .bus_hold = "false";
defparam \lcd_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \lcd_b[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[1]),
	.obar());
// synopsys translate_off
defparam \lcd_b[1]~output .bus_hold = "false";
defparam \lcd_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \lcd_b[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_b[0]),
	.obar());
// synopsys translate_off
defparam \lcd_b[0]~output .bus_hold = "false";
defparam \lcd_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \lcd_g[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[7]),
	.obar());
// synopsys translate_off
defparam \lcd_g[7]~output .bus_hold = "false";
defparam \lcd_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \lcd_g[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[6]),
	.obar());
// synopsys translate_off
defparam \lcd_g[6]~output .bus_hold = "false";
defparam \lcd_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \lcd_g[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[5]),
	.obar());
// synopsys translate_off
defparam \lcd_g[5]~output .bus_hold = "false";
defparam \lcd_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \lcd_g[4]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[4]),
	.obar());
// synopsys translate_off
defparam \lcd_g[4]~output .bus_hold = "false";
defparam \lcd_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \lcd_g[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[3]),
	.obar());
// synopsys translate_off
defparam \lcd_g[3]~output .bus_hold = "false";
defparam \lcd_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \lcd_g[2]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[2]),
	.obar());
// synopsys translate_off
defparam \lcd_g[2]~output .bus_hold = "false";
defparam \lcd_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cycloneive_io_obuf \lcd_g[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[1]),
	.obar());
// synopsys translate_off
defparam \lcd_g[1]~output .bus_hold = "false";
defparam \lcd_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N23
cycloneive_io_obuf \lcd_g[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_g[0]),
	.obar());
// synopsys translate_off
defparam \lcd_g[0]~output .bus_hold = "false";
defparam \lcd_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \lcd_r[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[7]),
	.obar());
// synopsys translate_off
defparam \lcd_r[7]~output .bus_hold = "false";
defparam \lcd_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \lcd_r[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[6]),
	.obar());
// synopsys translate_off
defparam \lcd_r[6]~output .bus_hold = "false";
defparam \lcd_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N16
cycloneive_io_obuf \lcd_r[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[5]),
	.obar());
// synopsys translate_off
defparam \lcd_r[5]~output .bus_hold = "false";
defparam \lcd_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N23
cycloneive_io_obuf \lcd_r[4]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[4]),
	.obar());
// synopsys translate_off
defparam \lcd_r[4]~output .bus_hold = "false";
defparam \lcd_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cycloneive_io_obuf \lcd_r[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[3]),
	.obar());
// synopsys translate_off
defparam \lcd_r[3]~output .bus_hold = "false";
defparam \lcd_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \lcd_r[2]~output (
	.i(\inst2|blue_sig [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[2]),
	.obar());
// synopsys translate_off
defparam \lcd_r[2]~output .bus_hold = "false";
defparam \lcd_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \lcd_r[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[1]),
	.obar());
// synopsys translate_off
defparam \lcd_r[1]~output .bus_hold = "false";
defparam \lcd_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \lcd_r[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_r[0]),
	.obar());
// synopsys translate_off
defparam \lcd_r[0]~output .bus_hold = "false";
defparam \lcd_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 25;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 25;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 9;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 9;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5891;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = \inst1|count_h [0] $ (VCC)
// \inst1|Add0~1  = CARRY(\inst1|count_h [0])

	.dataa(gnd),
	.datab(\inst1|count_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout(\inst1|Add0~1 ));
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'h33CC;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \inst1|count_h[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[0] .is_wysiwyg = "true";
defparam \inst1|count_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\inst1|count_h [1] & (!\inst1|Add0~1 )) # (!\inst1|count_h [1] & ((\inst1|Add0~1 ) # (GND)))
// \inst1|Add0~3  = CARRY((!\inst1|Add0~1 ) # (!\inst1|count_h [1]))

	.dataa(gnd),
	.datab(\inst1|count_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~1 ),
	.combout(\inst1|Add0~2_combout ),
	.cout(\inst1|Add0~3 ));
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \inst1|count_h~3 (
// Equation(s):
// \inst1|count_h~3_combout  = (\inst1|Add0~2_combout  & ((\inst1|Equal0~1_combout ) # ((!\inst1|Equal0~0_combout ) # (!\inst1|count_h [0]))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|count_h [0]),
	.datac(\inst1|Add0~2_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_h~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_h~3 .lut_mask = 16'hB0F0;
defparam \inst1|count_h~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \inst1|count_h[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_h~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[1] .is_wysiwyg = "true";
defparam \inst1|count_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\inst1|count_h [3] & (!\inst1|Add0~5 )) # (!\inst1|count_h [3] & ((\inst1|Add0~5 ) # (GND)))
// \inst1|Add0~7  = CARRY((!\inst1|Add0~5 ) # (!\inst1|count_h [3]))

	.dataa(\inst1|count_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~5 ),
	.combout(\inst1|Add0~6_combout ),
	.cout(\inst1|Add0~7 ));
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = (\inst1|count_h [4] & (\inst1|Add0~7  $ (GND))) # (!\inst1|count_h [4] & (!\inst1|Add0~7  & VCC))
// \inst1|Add0~9  = CARRY((\inst1|count_h [4] & !\inst1|Add0~7 ))

	.dataa(gnd),
	.datab(\inst1|count_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~7 ),
	.combout(\inst1|Add0~8_combout ),
	.cout(\inst1|Add0~9 ));
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'hC30C;
defparam \inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \inst1|count_h[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[4] .is_wysiwyg = "true";
defparam \inst1|count_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\inst1|count_h [5] & (!\inst1|Add0~9 )) # (!\inst1|count_h [5] & ((\inst1|Add0~9 ) # (GND)))
// \inst1|Add0~11  = CARRY((!\inst1|Add0~9 ) # (!\inst1|count_h [5]))

	.dataa(gnd),
	.datab(\inst1|count_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~9 ),
	.combout(\inst1|Add0~10_combout ),
	.cout(\inst1|Add0~11 ));
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \inst1|count_h[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[5] .is_wysiwyg = "true";
defparam \inst1|count_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = (\inst1|count_h [6] & (\inst1|Add0~11  $ (GND))) # (!\inst1|count_h [6] & (!\inst1|Add0~11  & VCC))
// \inst1|Add0~13  = CARRY((\inst1|count_h [6] & !\inst1|Add0~11 ))

	.dataa(gnd),
	.datab(\inst1|count_h [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~11 ),
	.combout(\inst1|Add0~12_combout ),
	.cout(\inst1|Add0~13 ));
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'hC30C;
defparam \inst1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \inst1|count_h[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[6] .is_wysiwyg = "true";
defparam \inst1|count_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = (\inst1|count_h [7] & (!\inst1|Add0~13 )) # (!\inst1|count_h [7] & ((\inst1|Add0~13 ) # (GND)))
// \inst1|Add0~15  = CARRY((!\inst1|Add0~13 ) # (!\inst1|count_h [7]))

	.dataa(\inst1|count_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~13 ),
	.combout(\inst1|Add0~14_combout ),
	.cout(\inst1|Add0~15 ));
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \inst1|count_h[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[7] .is_wysiwyg = "true";
defparam \inst1|count_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \inst1|Add0~16 (
// Equation(s):
// \inst1|Add0~16_combout  = (\inst1|count_h [8] & (\inst1|Add0~15  $ (GND))) # (!\inst1|count_h [8] & (!\inst1|Add0~15  & VCC))
// \inst1|Add0~17  = CARRY((\inst1|count_h [8] & !\inst1|Add0~15 ))

	.dataa(gnd),
	.datab(\inst1|count_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~15 ),
	.combout(\inst1|Add0~16_combout ),
	.cout(\inst1|Add0~17 ));
// synopsys translate_off
defparam \inst1|Add0~16 .lut_mask = 16'hC30C;
defparam \inst1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \inst1|count_h[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[8] .is_wysiwyg = "true";
defparam \inst1|count_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \inst1|always2~0 (
// Equation(s):
// \inst1|always2~0_combout  = (!\inst1|count_h [5] & (!\inst1|count_h [6] & (!\inst1|count_h [7] & !\inst1|count_h [8])))

	.dataa(\inst1|count_h [5]),
	.datab(\inst1|count_h [6]),
	.datac(\inst1|count_h [7]),
	.datad(\inst1|count_h [8]),
	.cin(gnd),
	.combout(\inst1|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~0 .lut_mask = 16'h0001;
defparam \inst1|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \inst1|Add0~18 (
// Equation(s):
// \inst1|Add0~18_combout  = (\inst1|count_h [9] & (!\inst1|Add0~17 )) # (!\inst1|count_h [9] & ((\inst1|Add0~17 ) # (GND)))
// \inst1|Add0~19  = CARRY((!\inst1|Add0~17 ) # (!\inst1|count_h [9]))

	.dataa(\inst1|count_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~17 ),
	.combout(\inst1|Add0~18_combout ),
	.cout(\inst1|Add0~19 ));
// synopsys translate_off
defparam \inst1|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \inst1|Add0~20 (
// Equation(s):
// \inst1|Add0~20_combout  = \inst1|Add0~19  $ (!\inst1|count_h [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_h [10]),
	.cin(\inst1|Add0~19 ),
	.combout(\inst1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~20 .lut_mask = 16'hF00F;
defparam \inst1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \inst1|count_h[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[10] .is_wysiwyg = "true";
defparam \inst1|count_h[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (\inst1|always2~0_combout  & (!\inst1|count_h [10] & !\inst1|count_h [4]))

	.dataa(gnd),
	.datab(\inst1|always2~0_combout ),
	.datac(\inst1|count_h [10]),
	.datad(\inst1|count_h [4]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h000C;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \inst1|count_v[10]~1 (
// Equation(s):
// \inst1|count_v[10]~1_combout  = (\inst1|Equal0~1_combout ) # (((\inst1|Equal1~4_combout ) # (!\inst1|Equal0~0_combout )) # (!\inst1|count_h [0]))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|count_h [0]),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[10]~1 .lut_mask = 16'hFBFF;
defparam \inst1|count_v[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \inst1|count_v[0]~12 (
// Equation(s):
// \inst1|count_v[0]~12_combout  = (\inst1|Add1~0_combout  & (((\inst1|count_v[1]~0_combout  & \inst1|count_v [0])) # (!\inst1|count_v[10]~1_combout ))) # (!\inst1|Add1~0_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [0])))

	.dataa(\inst1|Add1~0_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [0]),
	.datad(\inst1|count_v[10]~1_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[0]~12 .lut_mask = 16'hC0EA;
defparam \inst1|count_v[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \inst1|count_v[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[0] .is_wysiwyg = "true";
defparam \inst1|count_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \inst1|count_v[9]~4 (
// Equation(s):
// \inst1|count_v[9]~4_combout  = (\inst1|Add1~18_combout  & (((\inst1|count_v[1]~0_combout  & \inst1|count_v [9])) # (!\inst1|count_v[10]~1_combout ))) # (!\inst1|Add1~18_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [9])))

	.dataa(\inst1|Add1~18_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [9]),
	.datad(\inst1|count_v[10]~1_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[9]~4 .lut_mask = 16'hC0EA;
defparam \inst1|count_v[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \inst1|count_v[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[9]~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[9] .is_wysiwyg = "true";
defparam \inst1|count_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \inst1|count_v[7]~5 (
// Equation(s):
// \inst1|count_v[7]~5_combout  = (\inst1|Add1~14_combout  & (((\inst1|count_v[1]~0_combout  & \inst1|count_v [7])) # (!\inst1|count_v[10]~1_combout ))) # (!\inst1|Add1~14_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [7])))

	.dataa(\inst1|Add1~14_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [7]),
	.datad(\inst1|count_v[10]~1_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[7]~5 .lut_mask = 16'hC0EA;
defparam \inst1|count_v[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \inst1|count_v[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[7]~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[7] .is_wysiwyg = "true";
defparam \inst1|count_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \inst1|count_v[4]~8 (
// Equation(s):
// \inst1|count_v[4]~8_combout  = (\inst1|Add1~8_combout  & (((\inst1|count_v[1]~0_combout  & \inst1|count_v [4])) # (!\inst1|count_v[10]~1_combout ))) # (!\inst1|Add1~8_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [4])))

	.dataa(\inst1|Add1~8_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [4]),
	.datad(\inst1|count_v[10]~1_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[4]~8 .lut_mask = 16'hC0EA;
defparam \inst1|count_v[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \inst1|count_v[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[4]~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[4] .is_wysiwyg = "true";
defparam \inst1|count_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = (\inst1|count_v [1] & (!\inst1|Add1~1 )) # (!\inst1|count_v [1] & ((\inst1|Add1~1 ) # (GND)))
// \inst1|Add1~3  = CARRY((!\inst1|Add1~1 ) # (!\inst1|count_v [1]))

	.dataa(\inst1|count_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~1 ),
	.combout(\inst1|Add1~2_combout ),
	.cout(\inst1|Add1~3 ));
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = (\inst1|count_v [2] & (\inst1|Add1~3  $ (GND))) # (!\inst1|count_v [2] & (!\inst1|Add1~3  & VCC))
// \inst1|Add1~5  = CARRY((\inst1|count_v [2] & !\inst1|Add1~3 ))

	.dataa(gnd),
	.datab(\inst1|count_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~3 ),
	.combout(\inst1|Add1~4_combout ),
	.cout(\inst1|Add1~5 ));
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'hC30C;
defparam \inst1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = (\inst1|count_v [3] & (!\inst1|Add1~5 )) # (!\inst1|count_v [3] & ((\inst1|Add1~5 ) # (GND)))
// \inst1|Add1~7  = CARRY((!\inst1|Add1~5 ) # (!\inst1|count_v [3]))

	.dataa(\inst1|count_v [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~5 ),
	.combout(\inst1|Add1~6_combout ),
	.cout(\inst1|Add1~7 ));
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \inst1|Add1~10 (
// Equation(s):
// \inst1|Add1~10_combout  = (\inst1|count_v [5] & (!\inst1|Add1~9 )) # (!\inst1|count_v [5] & ((\inst1|Add1~9 ) # (GND)))
// \inst1|Add1~11  = CARRY((!\inst1|Add1~9 ) # (!\inst1|count_v [5]))

	.dataa(\inst1|count_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~9 ),
	.combout(\inst1|Add1~10_combout ),
	.cout(\inst1|Add1~11 ));
// synopsys translate_off
defparam \inst1|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \inst1|Add1~12 (
// Equation(s):
// \inst1|Add1~12_combout  = (\inst1|count_v [6] & (\inst1|Add1~11  $ (GND))) # (!\inst1|count_v [6] & (!\inst1|Add1~11  & VCC))
// \inst1|Add1~13  = CARRY((\inst1|count_v [6] & !\inst1|Add1~11 ))

	.dataa(gnd),
	.datab(\inst1|count_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~11 ),
	.combout(\inst1|Add1~12_combout ),
	.cout(\inst1|Add1~13 ));
// synopsys translate_off
defparam \inst1|Add1~12 .lut_mask = 16'hC30C;
defparam \inst1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \inst1|count_v[6]~6 (
// Equation(s):
// \inst1|count_v[6]~6_combout  = (\inst1|count_v[10]~1_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [6]))) # (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~12_combout ) # ((\inst1|count_v[1]~0_combout  & \inst1|count_v [6]))))

	.dataa(\inst1|count_v[10]~1_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [6]),
	.datad(\inst1|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[6]~6 .lut_mask = 16'hD5C0;
defparam \inst1|count_v[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \inst1|count_v[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[6] .is_wysiwyg = "true";
defparam \inst1|count_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \inst1|Add1~16 (
// Equation(s):
// \inst1|Add1~16_combout  = (\inst1|count_v [8] & (\inst1|Add1~15  $ (GND))) # (!\inst1|count_v [8] & (!\inst1|Add1~15  & VCC))
// \inst1|Add1~17  = CARRY((\inst1|count_v [8] & !\inst1|Add1~15 ))

	.dataa(\inst1|count_v [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~15 ),
	.combout(\inst1|Add1~16_combout ),
	.cout(\inst1|Add1~17 ));
// synopsys translate_off
defparam \inst1|Add1~16 .lut_mask = 16'hA50A;
defparam \inst1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \inst1|Add1~20 (
// Equation(s):
// \inst1|Add1~20_combout  = \inst1|Add1~19  $ (!\inst1|count_v [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_v [10]),
	.cin(\inst1|Add1~19 ),
	.combout(\inst1|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~20 .lut_mask = 16'hF00F;
defparam \inst1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \inst1|count_v[10]~3 (
// Equation(s):
// \inst1|count_v[10]~3_combout  = (\inst1|count_v[10]~1_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [10]))) # (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~20_combout ) # ((\inst1|count_v[1]~0_combout  & \inst1|count_v [10]))))

	.dataa(\inst1|count_v[10]~1_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [10]),
	.datad(\inst1|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[10]~3 .lut_mask = 16'hD5C0;
defparam \inst1|count_v[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \inst1|count_v[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[10]~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[10] .is_wysiwyg = "true";
defparam \inst1|count_v[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \inst1|Equal1~3 (
// Equation(s):
// \inst1|Equal1~3_combout  = (!\inst1|count_v [9] & (!\inst1|count_v [0] & !\inst1|count_v [10]))

	.dataa(\inst1|count_v [9]),
	.datab(gnd),
	.datac(\inst1|count_v [0]),
	.datad(\inst1|count_v [10]),
	.cin(gnd),
	.combout(\inst1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~3 .lut_mask = 16'h0005;
defparam \inst1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \inst1|count_v[5]~7 (
// Equation(s):
// \inst1|count_v[5]~7_combout  = (\inst1|count_v[10]~1_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [5]))) # (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~10_combout ) # ((\inst1|count_v[1]~0_combout  & \inst1|count_v [5]))))

	.dataa(\inst1|count_v[10]~1_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [5]),
	.datad(\inst1|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[5]~7 .lut_mask = 16'hD5C0;
defparam \inst1|count_v[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \inst1|count_v[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[5]~7_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[5] .is_wysiwyg = "true";
defparam \inst1|count_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \inst1|Equal1~0 (
// Equation(s):
// \inst1|Equal1~0_combout  = (!\inst1|count_v [7] & (!\inst1|count_v [6] & !\inst1|count_v [5]))

	.dataa(\inst1|count_v [7]),
	.datab(\inst1|count_v [6]),
	.datac(\inst1|count_v [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~0 .lut_mask = 16'h0101;
defparam \inst1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \inst1|count_v[8]~2 (
// Equation(s):
// \inst1|count_v[8]~2_combout  = (\inst1|count_v[1]~0_combout  & ((\inst1|count_v [8]) # ((!\inst1|count_v[10]~1_combout  & \inst1|Add1~16_combout )))) # (!\inst1|count_v[1]~0_combout  & (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~16_combout ))))

	.dataa(\inst1|count_v[1]~0_combout ),
	.datab(\inst1|count_v[10]~1_combout ),
	.datac(\inst1|count_v [8]),
	.datad(\inst1|Add1~16_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[8]~2 .lut_mask = 16'hB3A0;
defparam \inst1|count_v[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \inst1|count_v[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[8]~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[8] .is_wysiwyg = "true";
defparam \inst1|count_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \inst1|Equal1~4 (
// Equation(s):
// \inst1|Equal1~4_combout  = (\inst1|Equal1~2_combout  & (\inst1|Equal1~3_combout  & (\inst1|Equal1~0_combout  & \inst1|count_v [8])))

	.dataa(\inst1|Equal1~2_combout ),
	.datab(\inst1|Equal1~3_combout ),
	.datac(\inst1|Equal1~0_combout ),
	.datad(\inst1|count_v [8]),
	.cin(gnd),
	.combout(\inst1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~4 .lut_mask = 16'h8000;
defparam \inst1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \inst1|count_v[1]~0 (
// Equation(s):
// \inst1|count_v[1]~0_combout  = (!\inst1|Equal1~4_combout  & ((\inst1|Equal0~1_combout ) # ((!\inst1|Equal0~0_combout ) # (!\inst1|count_h [0]))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|count_h [0]),
	.datac(\inst1|Equal1~4_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[1]~0 .lut_mask = 16'h0B0F;
defparam \inst1|count_v[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \inst1|count_v[2]~10 (
// Equation(s):
// \inst1|count_v[2]~10_combout  = (\inst1|count_v[10]~1_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [2]))) # (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~4_combout ) # ((\inst1|count_v[1]~0_combout  & \inst1|count_v [2]))))

	.dataa(\inst1|count_v[10]~1_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [2]),
	.datad(\inst1|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[2]~10 .lut_mask = 16'hD5C0;
defparam \inst1|count_v[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \inst1|count_v[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[2] .is_wysiwyg = "true";
defparam \inst1|count_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \inst1|count_v[1]~11 (
// Equation(s):
// \inst1|count_v[1]~11_combout  = (\inst1|count_v[1]~0_combout  & ((\inst1|count_v [1]) # ((!\inst1|count_v[10]~1_combout  & \inst1|Add1~2_combout )))) # (!\inst1|count_v[1]~0_combout  & (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~2_combout ))))

	.dataa(\inst1|count_v[1]~0_combout ),
	.datab(\inst1|count_v[10]~1_combout ),
	.datac(\inst1|count_v [1]),
	.datad(\inst1|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[1]~11 .lut_mask = 16'hB3A0;
defparam \inst1|count_v[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \inst1|count_v[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[1]~11_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[1] .is_wysiwyg = "true";
defparam \inst1|count_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \inst1|LessThan2~0 (
// Equation(s):
// \inst1|LessThan2~0_combout  = (\inst1|count_v [3] & (\inst1|count_v [2] & ((\inst1|count_v [0]) # (\inst1|count_v [1]))))

	.dataa(\inst1|count_v [3]),
	.datab(\inst1|count_v [2]),
	.datac(\inst1|count_v [0]),
	.datad(\inst1|count_v [1]),
	.cin(gnd),
	.combout(\inst1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~0 .lut_mask = 16'h8880;
defparam \inst1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \inst1|LessThan2~1 (
// Equation(s):
// \inst1|LessThan2~1_combout  = ((\inst1|LessThan2~0_combout ) # ((\inst1|count_v [4]) # (\inst1|count_v [8]))) # (!\inst1|Equal1~0_combout )

	.dataa(\inst1|Equal1~0_combout ),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|count_v [4]),
	.datad(\inst1|count_v [8]),
	.cin(gnd),
	.combout(\inst1|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~1 .lut_mask = 16'hFFFD;
defparam \inst1|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \inst1|LessThan0~1 (
// Equation(s):
// \inst1|LessThan0~1_combout  = (\inst1|count_h [9]) # ((\inst1|count_h [6]) # ((\inst1|count_h [7]) # (\inst1|count_h [8])))

	.dataa(\inst1|count_h [9]),
	.datab(\inst1|count_h [6]),
	.datac(\inst1|count_h [7]),
	.datad(\inst1|count_h [8]),
	.cin(gnd),
	.combout(\inst1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \inst1|always2~3 (
// Equation(s):
// \inst1|always2~3_combout  = (\inst1|LessThan2~1_combout  & ((\inst1|LessThan0~0_combout ) # (\inst1|LessThan0~1_combout )))

	.dataa(\inst1|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\inst1|LessThan2~1_combout ),
	.datad(\inst1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst1|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~3 .lut_mask = 16'hF0A0;
defparam \inst1|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \inst1|count_h~0 (
// Equation(s):
// \inst1|count_h~0_combout  = (\inst1|Add0~18_combout  & ((\inst1|Equal0~1_combout ) # ((!\inst1|Equal0~0_combout ) # (!\inst1|count_h [0]))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|Add0~18_combout ),
	.datac(\inst1|count_h [0]),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_h~0 .lut_mask = 16'h8CCC;
defparam \inst1|count_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \inst1|count_h[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_h~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[9] .is_wysiwyg = "true";
defparam \inst1|count_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \inst1|Equal1~1 (
// Equation(s):
// \inst1|Equal1~1_combout  = (\inst1|count_v [3] & (\inst1|count_v [4] & \inst1|count_v [2]))

	.dataa(\inst1|count_v [3]),
	.datab(gnd),
	.datac(\inst1|count_v [4]),
	.datad(\inst1|count_v [2]),
	.cin(gnd),
	.combout(\inst1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal1~1 .lut_mask = 16'hA000;
defparam \inst1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \inst1|always2~1 (
// Equation(s):
// \inst1|always2~1_combout  = (!\inst1|count_v [9] & (!\inst1|count_h [10] & !\inst1|count_v [10]))

	.dataa(\inst1|count_v [9]),
	.datab(gnd),
	.datac(\inst1|count_h [10]),
	.datad(\inst1|count_v [10]),
	.cin(gnd),
	.combout(\inst1|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~1 .lut_mask = 16'h0005;
defparam \inst1|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \inst1|always2~2 (
// Equation(s):
// \inst1|always2~2_combout  = (\inst1|always2~1_combout  & (((\inst1|Equal1~0_combout  & !\inst1|Equal1~1_combout )) # (!\inst1|count_v [8])))

	.dataa(\inst1|Equal1~0_combout ),
	.datab(\inst1|Equal1~1_combout ),
	.datac(\inst1|always2~1_combout ),
	.datad(\inst1|count_v [8]),
	.cin(gnd),
	.combout(\inst1|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~2 .lut_mask = 16'h20F0;
defparam \inst1|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \inst1|always2~5 (
// Equation(s):
// \inst1|always2~5_combout  = (\inst1|always2~3_combout  & (\inst1|always2~2_combout  & ((\inst1|always2~4_combout ) # (!\inst1|count_h [9]))))

	.dataa(\inst1|always2~4_combout ),
	.datab(\inst1|always2~3_combout ),
	.datac(\inst1|count_h [9]),
	.datad(\inst1|always2~2_combout ),
	.cin(gnd),
	.combout(\inst1|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always2~5 .lut_mask = 16'h8C00;
defparam \inst1|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \inst1|isReady (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|always2~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|isReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|isReady .is_wysiwyg = "true";
defparam \inst1|isReady .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \inst1|count_h~1 (
// Equation(s):
// \inst1|count_h~1_combout  = (\inst1|Add0~6_combout  & ((\inst1|Equal0~1_combout ) # ((!\inst1|Equal0~0_combout ) # (!\inst1|count_h [0]))))

	.dataa(\inst1|Equal0~1_combout ),
	.datab(\inst1|Add0~6_combout ),
	.datac(\inst1|count_h [0]),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|count_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_h~1 .lut_mask = 16'h8CCC;
defparam \inst1|count_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \inst1|count_h[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_h~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_h[3] .is_wysiwyg = "true";
defparam \inst1|count_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \inst1|LessThan5~0 (
// Equation(s):
// \inst1|LessThan5~0_combout  = (\inst1|count_h [3] & ((\inst1|count_h [2]) # ((\inst1|count_h [0] & \inst1|count_h [1]))))

	.dataa(\inst1|count_h [2]),
	.datab(\inst1|count_h [0]),
	.datac(\inst1|count_h [3]),
	.datad(\inst1|count_h [1]),
	.cin(gnd),
	.combout(\inst1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~0 .lut_mask = 16'hE0A0;
defparam \inst1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \inst1|LessThan5~1 (
// Equation(s):
// \inst1|LessThan5~1_combout  = ((\inst1|LessThan5~0_combout ) # (\inst1|count_h [9])) # (!\inst1|Equal0~0_combout )

	.dataa(\inst1|Equal0~0_combout ),
	.datab(\inst1|LessThan5~0_combout ),
	.datac(gnd),
	.datad(\inst1|count_h [9]),
	.cin(gnd),
	.combout(\inst1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan5~1 .lut_mask = 16'hFFDD;
defparam \inst1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \inst1|LessThan4~0 (
// Equation(s):
// \inst1|LessThan4~0_combout  = (\inst1|count_v [7]) # ((\inst1|count_v [9]) # ((\inst1|count_v [6]) # (\inst1|count_v [10])))

	.dataa(\inst1|count_v [7]),
	.datab(\inst1|count_v [9]),
	.datac(\inst1|count_v [6]),
	.datad(\inst1|count_v [10]),
	.cin(gnd),
	.combout(\inst1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~0 .lut_mask = 16'hFFFE;
defparam \inst1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \inst1|LessThan4~1 (
// Equation(s):
// \inst1|LessThan4~1_combout  = (\inst1|count_v [4]) # ((\inst1|count_v [3] & ((\inst1|count_v [1]) # (\inst1|count_v [2]))))

	.dataa(\inst1|count_v [3]),
	.datab(\inst1|count_v [1]),
	.datac(\inst1|count_v [4]),
	.datad(\inst1|count_v [2]),
	.cin(gnd),
	.combout(\inst1|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~1 .lut_mask = 16'hFAF8;
defparam \inst1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \inst1|LessThan4~2 (
// Equation(s):
// \inst1|LessThan4~2_combout  = (\inst1|LessThan4~0_combout ) # ((\inst1|count_v [8]) # ((\inst1|count_v [5] & \inst1|LessThan4~1_combout )))

	.dataa(\inst1|LessThan4~0_combout ),
	.datab(\inst1|count_v [5]),
	.datac(\inst1|LessThan4~1_combout ),
	.datad(\inst1|count_v [8]),
	.cin(gnd),
	.combout(\inst1|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~2 .lut_mask = 16'hFFEA;
defparam \inst1|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \inst1|Add2~0 (
// Equation(s):
// \inst1|Add2~0_combout  = \inst1|count_h [0] $ (VCC)
// \inst1|Add2~1  = CARRY(\inst1|count_h [0])

	.dataa(\inst1|count_h [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add2~0_combout ),
	.cout(\inst1|Add2~1 ));
// synopsys translate_off
defparam \inst1|Add2~0 .lut_mask = 16'h55AA;
defparam \inst1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \inst1|Add2~2 (
// Equation(s):
// \inst1|Add2~2_combout  = (\inst1|count_h [1] & (!\inst1|Add2~1 )) # (!\inst1|count_h [1] & ((\inst1|Add2~1 ) # (GND)))
// \inst1|Add2~3  = CARRY((!\inst1|Add2~1 ) # (!\inst1|count_h [1]))

	.dataa(gnd),
	.datab(\inst1|count_h [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~1 ),
	.combout(\inst1|Add2~2_combout ),
	.cout(\inst1|Add2~3 ));
// synopsys translate_off
defparam \inst1|Add2~2 .lut_mask = 16'h3C3F;
defparam \inst1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \inst1|Add2~4 (
// Equation(s):
// \inst1|Add2~4_combout  = (\inst1|count_h [2] & ((GND) # (!\inst1|Add2~3 ))) # (!\inst1|count_h [2] & (\inst1|Add2~3  $ (GND)))
// \inst1|Add2~5  = CARRY((\inst1|count_h [2]) # (!\inst1|Add2~3 ))

	.dataa(\inst1|count_h [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~3 ),
	.combout(\inst1|Add2~4_combout ),
	.cout(\inst1|Add2~5 ));
// synopsys translate_off
defparam \inst1|Add2~4 .lut_mask = 16'h5AAF;
defparam \inst1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \inst1|Add2~6 (
// Equation(s):
// \inst1|Add2~6_combout  = (\inst1|count_h [3] & (!\inst1|Add2~5 )) # (!\inst1|count_h [3] & ((\inst1|Add2~5 ) # (GND)))
// \inst1|Add2~7  = CARRY((!\inst1|Add2~5 ) # (!\inst1|count_h [3]))

	.dataa(\inst1|count_h [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~5 ),
	.combout(\inst1|Add2~6_combout ),
	.cout(\inst1|Add2~7 ));
// synopsys translate_off
defparam \inst1|Add2~6 .lut_mask = 16'h5A5F;
defparam \inst1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \inst1|Add2~8 (
// Equation(s):
// \inst1|Add2~8_combout  = (\inst1|count_h [4] & ((GND) # (!\inst1|Add2~7 ))) # (!\inst1|count_h [4] & (\inst1|Add2~7  $ (GND)))
// \inst1|Add2~9  = CARRY((\inst1|count_h [4]) # (!\inst1|Add2~7 ))

	.dataa(\inst1|count_h [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~7 ),
	.combout(\inst1|Add2~8_combout ),
	.cout(\inst1|Add2~9 ));
// synopsys translate_off
defparam \inst1|Add2~8 .lut_mask = 16'h5AAF;
defparam \inst1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \inst1|Add2~14 (
// Equation(s):
// \inst1|Add2~14_combout  = (\inst1|count_h [7] & (\inst1|Add2~13  & VCC)) # (!\inst1|count_h [7] & (!\inst1|Add2~13 ))
// \inst1|Add2~15  = CARRY((!\inst1|count_h [7] & !\inst1|Add2~13 ))

	.dataa(gnd),
	.datab(\inst1|count_h [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~13 ),
	.combout(\inst1|Add2~14_combout ),
	.cout(\inst1|Add2~15 ));
// synopsys translate_off
defparam \inst1|Add2~14 .lut_mask = 16'hC303;
defparam \inst1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \inst1|Add2~16 (
// Equation(s):
// \inst1|Add2~16_combout  = (\inst1|count_h [8] & ((GND) # (!\inst1|Add2~15 ))) # (!\inst1|count_h [8] & (\inst1|Add2~15  $ (GND)))
// \inst1|Add2~17  = CARRY((\inst1|count_h [8]) # (!\inst1|Add2~15 ))

	.dataa(gnd),
	.datab(\inst1|count_h [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~15 ),
	.combout(\inst1|Add2~16_combout ),
	.cout(\inst1|Add2~17 ));
// synopsys translate_off
defparam \inst1|Add2~16 .lut_mask = 16'h3CCF;
defparam \inst1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \inst1|Add2~18 (
// Equation(s):
// \inst1|Add2~18_combout  = (\inst1|count_h [9] & (\inst1|Add2~17  & VCC)) # (!\inst1|count_h [9] & (!\inst1|Add2~17 ))
// \inst1|Add2~19  = CARRY((!\inst1|count_h [9] & !\inst1|Add2~17 ))

	.dataa(gnd),
	.datab(\inst1|count_h [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add2~17 ),
	.combout(\inst1|Add2~18_combout ),
	.cout(\inst1|Add2~19 ));
// synopsys translate_off
defparam \inst1|Add2~18 .lut_mask = 16'hC303;
defparam \inst1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \inst2|always1~0 (
// Equation(s):
// \inst2|always1~0_combout  = (!\inst1|Add2~12_combout  & (!\inst1|Add2~16_combout  & (!\inst1|Add2~14_combout  & \inst1|isReady~q )))

	.dataa(\inst1|Add2~12_combout ),
	.datab(\inst1|Add2~16_combout ),
	.datac(\inst1|Add2~14_combout ),
	.datad(\inst1|isReady~q ),
	.cin(gnd),
	.combout(\inst2|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~0 .lut_mask = 16'h0100;
defparam \inst2|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \inst1|Add2~20 (
// Equation(s):
// \inst1|Add2~20_combout  = \inst1|Add2~19  $ (\inst1|count_h [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_h [10]),
	.cin(\inst1|Add2~19 ),
	.combout(\inst1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add2~20 .lut_mask = 16'h0FF0;
defparam \inst1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \inst2|always1~1 (
// Equation(s):
// \inst2|always1~1_combout  = (!\inst1|Add2~18_combout  & (\inst2|always1~0_combout  & !\inst1|Add2~20_combout ))

	.dataa(gnd),
	.datab(\inst1|Add2~18_combout ),
	.datac(\inst2|always1~0_combout ),
	.datad(\inst1|Add2~20_combout ),
	.cin(gnd),
	.combout(\inst2|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always1~1 .lut_mask = 16'h0030;
defparam \inst2|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \inst2|n[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[2] .is_wysiwyg = "true";
defparam \inst2|n[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \inst2|n[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[3] .is_wysiwyg = "true";
defparam \inst2|n[3] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \inst2|m[0]~feeder (
// Equation(s):
// \inst2|m[0]~feeder_combout  = \inst1|count_v [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_v [0]),
	.cin(gnd),
	.combout(\inst2|m[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|m[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|m[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \inst1|count_v[3]~9 (
// Equation(s):
// \inst1|count_v[3]~9_combout  = (\inst1|count_v[10]~1_combout  & (\inst1|count_v[1]~0_combout  & (\inst1|count_v [3]))) # (!\inst1|count_v[10]~1_combout  & ((\inst1|Add1~6_combout ) # ((\inst1|count_v[1]~0_combout  & \inst1|count_v [3]))))

	.dataa(\inst1|count_v[10]~1_combout ),
	.datab(\inst1|count_v[1]~0_combout ),
	.datac(\inst1|count_v [3]),
	.datad(\inst1|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst1|count_v[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count_v[3]~9 .lut_mask = 16'hD5C0;
defparam \inst1|count_v[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \inst1|count_v[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|count_v[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count_v[3] .is_wysiwyg = "true";
defparam \inst1|count_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \inst1|Add3~0 (
// Equation(s):
// \inst1|Add3~0_combout  = \inst1|count_v [2] $ (VCC)
// \inst1|Add3~1  = CARRY(\inst1|count_v [2])

	.dataa(gnd),
	.datab(\inst1|count_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add3~0_combout ),
	.cout(\inst1|Add3~1 ));
// synopsys translate_off
defparam \inst1|Add3~0 .lut_mask = 16'h33CC;
defparam \inst1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \inst1|Add3~2 (
// Equation(s):
// \inst1|Add3~2_combout  = (\inst1|count_v [3] & (!\inst1|Add3~1 )) # (!\inst1|count_v [3] & ((\inst1|Add3~1 ) # (GND)))
// \inst1|Add3~3  = CARRY((!\inst1|Add3~1 ) # (!\inst1|count_v [3]))

	.dataa(gnd),
	.datab(\inst1|count_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~1 ),
	.combout(\inst1|Add3~2_combout ),
	.cout(\inst1|Add3~3 ));
// synopsys translate_off
defparam \inst1|Add3~2 .lut_mask = 16'h3C3F;
defparam \inst1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \inst1|Add3~4 (
// Equation(s):
// \inst1|Add3~4_combout  = (\inst1|count_v [4] & ((GND) # (!\inst1|Add3~3 ))) # (!\inst1|count_v [4] & (\inst1|Add3~3  $ (GND)))
// \inst1|Add3~5  = CARRY((\inst1|count_v [4]) # (!\inst1|Add3~3 ))

	.dataa(gnd),
	.datab(\inst1|count_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~3 ),
	.combout(\inst1|Add3~4_combout ),
	.cout(\inst1|Add3~5 ));
// synopsys translate_off
defparam \inst1|Add3~4 .lut_mask = 16'h3CCF;
defparam \inst1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \inst1|Add3~6 (
// Equation(s):
// \inst1|Add3~6_combout  = (\inst1|count_v [5] & (\inst1|Add3~5  & VCC)) # (!\inst1|count_v [5] & (!\inst1|Add3~5 ))
// \inst1|Add3~7  = CARRY((!\inst1|count_v [5] & !\inst1|Add3~5 ))

	.dataa(\inst1|count_v [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~5 ),
	.combout(\inst1|Add3~6_combout ),
	.cout(\inst1|Add3~7 ));
// synopsys translate_off
defparam \inst1|Add3~6 .lut_mask = 16'hA505;
defparam \inst1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \inst1|Add3~10 (
// Equation(s):
// \inst1|Add3~10_combout  = (\inst1|count_v [7] & (\inst1|Add3~9  & VCC)) # (!\inst1|count_v [7] & (!\inst1|Add3~9 ))
// \inst1|Add3~11  = CARRY((!\inst1|count_v [7] & !\inst1|Add3~9 ))

	.dataa(\inst1|count_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~9 ),
	.combout(\inst1|Add3~10_combout ),
	.cout(\inst1|Add3~11 ));
// synopsys translate_off
defparam \inst1|Add3~10 .lut_mask = 16'hA505;
defparam \inst1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \inst1|Add3~12 (
// Equation(s):
// \inst1|Add3~12_combout  = (\inst1|count_v [8] & ((GND) # (!\inst1|Add3~11 ))) # (!\inst1|count_v [8] & (\inst1|Add3~11  $ (GND)))
// \inst1|Add3~13  = CARRY((\inst1|count_v [8]) # (!\inst1|Add3~11 ))

	.dataa(gnd),
	.datab(\inst1|count_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~11 ),
	.combout(\inst1|Add3~12_combout ),
	.cout(\inst1|Add3~13 ));
// synopsys translate_off
defparam \inst1|Add3~12 .lut_mask = 16'h3CCF;
defparam \inst1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \inst1|Add3~14 (
// Equation(s):
// \inst1|Add3~14_combout  = (\inst1|count_v [9] & (\inst1|Add3~13  & VCC)) # (!\inst1|count_v [9] & (!\inst1|Add3~13 ))
// \inst1|Add3~15  = CARRY((!\inst1|count_v [9] & !\inst1|Add3~13 ))

	.dataa(gnd),
	.datab(\inst1|count_v [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add3~13 ),
	.combout(\inst1|Add3~14_combout ),
	.cout(\inst1|Add3~15 ));
// synopsys translate_off
defparam \inst1|Add3~14 .lut_mask = 16'hC303;
defparam \inst1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \inst1|Add3~16 (
// Equation(s):
// \inst1|Add3~16_combout  = \inst1|Add3~15  $ (\inst1|count_v [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_v [10]),
	.cin(\inst1|Add3~15 ),
	.combout(\inst1|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add3~16 .lut_mask = 16'h0FF0;
defparam \inst1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = (!\inst1|Add3~8_combout  & (!\inst1|Add3~10_combout  & (!\inst1|Add3~12_combout  & \inst1|isReady~q )))

	.dataa(\inst1|Add3~8_combout ),
	.datab(\inst1|Add3~10_combout ),
	.datac(\inst1|Add3~12_combout ),
	.datad(\inst1|isReady~q ),
	.cin(gnd),
	.combout(\inst2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~0 .lut_mask = 16'h0100;
defparam \inst2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \inst2|always0~1 (
// Equation(s):
// \inst2|always0~1_combout  = (!\inst1|Add3~16_combout  & (\inst2|always0~0_combout  & !\inst1|Add3~14_combout ))

	.dataa(gnd),
	.datab(\inst1|Add3~16_combout ),
	.datac(\inst2|always0~0_combout ),
	.datad(\inst1|Add3~14_combout ),
	.cin(gnd),
	.combout(\inst2|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~1 .lut_mask = 16'h0030;
defparam \inst2|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \inst2|m[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|m[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[0] .is_wysiwyg = "true";
defparam \inst2|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \inst2|m[1]~feeder (
// Equation(s):
// \inst2|m[1]~feeder_combout  = \inst1|count_v [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|count_v [1]),
	.cin(gnd),
	.combout(\inst2|m[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|m[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|m[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \inst2|m[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|m[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[1] .is_wysiwyg = "true";
defparam \inst2|m[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \inst2|m[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add3~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[2] .is_wysiwyg = "true";
defparam \inst2|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \inst2|m[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add3~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[3] .is_wysiwyg = "true";
defparam \inst2|m[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \inst2|m[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add3~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[4] .is_wysiwyg = "true";
defparam \inst2|m[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \inst2|m[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add3~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|m[5] .is_wysiwyg = "true";
defparam \inst2|m[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \inst2|n[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[1] .is_wysiwyg = "true";
defparam \inst2|n[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \inst2|Mux0~2 (
// Equation(s):
// \inst2|Mux0~2_combout  = (\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a29 ))) # (!\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\inst2|n [1]),
	.cin(gnd),
	.combout(\inst2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~2 .lut_mask = 16'hF0CC;
defparam \inst2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \inst2|Mux0~52 (
// Equation(s):
// \inst2|Mux0~52_combout  = (\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a28 ))) # (!\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\inst2|n [1]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\inst2|Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~52 .lut_mask = 16'hFA50;
defparam \inst2|Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \inst3|Ram0~0feeder (
// Equation(s):
// \inst3|Ram0~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Ram0~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Ram0~0feeder .lut_mask = 16'hFFFF;
defparam \inst3|Ram0~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \inst3|Ram0~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Ram0~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Ram0~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Ram0~0 .is_wysiwyg = "true";
defparam \inst3|Ram0~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \inst2|Mux0~53 (
// Equation(s):
// \inst2|Mux0~53_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [0] & ((\inst2|Mux0~52_combout ))) # (!\inst2|n [0] & (\inst2|Mux0~2_combout ))))

	.dataa(\inst2|n [0]),
	.datab(\inst2|Mux0~2_combout ),
	.datac(\inst2|Mux0~52_combout ),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~53 .lut_mask = 16'hE400;
defparam \inst2|Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \inst2|Mux0~3 (
// Equation(s):
// \inst2|Mux0~3_combout  = (\inst2|n [2] & (((\inst2|n [3])))) # (!\inst2|n [2] & ((\inst2|n [3] & (\inst2|Mux0~55_combout )) # (!\inst2|n [3] & ((\inst2|Mux0~53_combout )))))

	.dataa(\inst2|Mux0~55_combout ),
	.datab(\inst2|n [2]),
	.datac(\inst2|n [3]),
	.datad(\inst2|Mux0~53_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~3 .lut_mask = 16'hE3E0;
defparam \inst2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \inst2|Mux0~56 (
// Equation(s):
// \inst2|Mux0~56_combout  = (\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a24 )) # (!\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\inst2|Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~56 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \inst2|Mux0~57 (
// Equation(s):
// \inst2|Mux0~57_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [1] & ((\inst2|Mux0~56_combout ))) # (!\inst2|n [1] & (\inst2|Mux0~0_combout ))))

	.dataa(\inst2|Mux0~0_combout ),
	.datab(\inst2|Mux0~56_combout ),
	.datac(\inst2|n [1]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~57 .lut_mask = 16'hCA00;
defparam \inst2|Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \inst2|Mux0~5 (
// Equation(s):
// \inst2|Mux0~5_combout  = (\inst2|Mux0~3_combout  & ((\inst2|Mux0~51_combout ) # ((!\inst2|n [2])))) # (!\inst2|Mux0~3_combout  & (((\inst2|n [2] & \inst2|Mux0~57_combout ))))

	.dataa(\inst2|Mux0~51_combout ),
	.datab(\inst2|Mux0~3_combout ),
	.datac(\inst2|n [2]),
	.datad(\inst2|Mux0~57_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~5 .lut_mask = 16'hBC8C;
defparam \inst2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \inst2|n[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[0] .is_wysiwyg = "true";
defparam \inst2|n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \inst2|Mux0~44 (
// Equation(s):
// \inst2|Mux0~44_combout  = (\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a35 ))) # (!\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a43 ))

	.dataa(\inst2|n [3]),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a43 ),
	.datac(gnd),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a35 ),
	.cin(gnd),
	.combout(\inst2|Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~44 .lut_mask = 16'hEE44;
defparam \inst2|Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \inst2|Mux0~45 (
// Equation(s):
// \inst2|Mux0~45_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [2] & ((\inst2|Mux0~44_combout ))) # (!\inst2|n [2] & (\inst2|Mux0~8_combout ))))

	.dataa(\inst2|Mux0~8_combout ),
	.datab(\inst2|Mux0~44_combout ),
	.datac(\inst2|n [2]),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~45 .lut_mask = 16'hCA00;
defparam \inst2|Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \inst2|Mux0~9 (
// Equation(s):
// \inst2|Mux0~9_combout  = (\inst2|n [1] & (((\inst2|n [0])))) # (!\inst2|n [1] & ((\inst2|n [0] & (\inst2|Mux0~47_combout )) # (!\inst2|n [0] & ((\inst2|Mux0~45_combout )))))

	.dataa(\inst2|Mux0~47_combout ),
	.datab(\inst2|n [1]),
	.datac(\inst2|n [0]),
	.datad(\inst2|Mux0~45_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~9 .lut_mask = 16'hE3E0;
defparam \inst2|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \inst2|Mux0~42 (
// Equation(s):
// \inst2|Mux0~42_combout  = (\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a32 )) # (!\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a36 )))

	.dataa(\inst2|n [2]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a32 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a36 ),
	.cin(gnd),
	.combout(\inst2|Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~42 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \inst2|Mux0~43 (
// Equation(s):
// \inst2|Mux0~43_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [3] & ((\inst2|Mux0~42_combout ))) # (!\inst2|n [3] & (\inst2|Mux0~10_combout ))))

	.dataa(\inst2|Mux0~10_combout ),
	.datab(\inst2|Mux0~42_combout ),
	.datac(\inst3|Ram0~0_q ),
	.datad(\inst2|n [3]),
	.cin(gnd),
	.combout(\inst2|Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~43 .lut_mask = 16'hC0A0;
defparam \inst2|Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \inst2|Mux0~11 (
// Equation(s):
// \inst2|Mux0~11_combout  = (\inst2|Mux0~9_combout  & (((\inst2|Mux0~43_combout ) # (!\inst2|n [1])))) # (!\inst2|Mux0~9_combout  & (\inst2|Mux0~49_combout  & (\inst2|n [1])))

	.dataa(\inst2|Mux0~49_combout ),
	.datab(\inst2|Mux0~9_combout ),
	.datac(\inst2|n [1]),
	.datad(\inst2|Mux0~43_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~11 .lut_mask = 16'hEC2C;
defparam \inst2|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \inst2|n[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|Add2~8_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|n[4] .is_wysiwyg = "true";
defparam \inst2|n[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \inst2|Mux0~40 (
// Equation(s):
// \inst2|Mux0~40_combout  = (\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a52 )) # (!\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a53 )))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a52 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a53 ),
	.cin(gnd),
	.combout(\inst2|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~40 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \inst2|Mux0~12 (
// Equation(s):
// \inst2|Mux0~12_combout  = (\inst2|n [0] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a54 )) # (!\inst2|n [0] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a55 )))

	.dataa(\inst2|n [0]),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a54 ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a55 ),
	.cin(gnd),
	.combout(\inst2|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~12 .lut_mask = 16'hF5A0;
defparam \inst2|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \inst2|Mux0~41 (
// Equation(s):
// \inst2|Mux0~41_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [1] & (\inst2|Mux0~40_combout )) # (!\inst2|n [1] & ((\inst2|Mux0~12_combout )))))

	.dataa(\inst2|n [1]),
	.datab(\inst3|Ram0~0_q ),
	.datac(\inst2|Mux0~40_combout ),
	.datad(\inst2|Mux0~12_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~41 .lut_mask = 16'hC480;
defparam \inst2|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \inst2|Mux0~16 (
// Equation(s):
// \inst2|Mux0~16_combout  = (\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a49 ))) # (!\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a51 ))

	.dataa(\inst3|Ram0_rtl_0|auto_generated|ram_block1a51 ),
	.datab(gnd),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a49 ),
	.datad(\inst2|n [1]),
	.cin(gnd),
	.combout(\inst2|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~16 .lut_mask = 16'hF0AA;
defparam \inst2|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \inst2|Mux0~34 (
// Equation(s):
// \inst2|Mux0~34_combout  = (\inst2|n [1] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a48 )) # (!\inst2|n [1] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a50 )))

	.dataa(gnd),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a48 ),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a50 ),
	.datad(\inst2|n [1]),
	.cin(gnd),
	.combout(\inst2|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~34 .lut_mask = 16'hCCF0;
defparam \inst2|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \inst2|Mux0~35 (
// Equation(s):
// \inst2|Mux0~35_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [0] & ((\inst2|Mux0~34_combout ))) # (!\inst2|n [0] & (\inst2|Mux0~16_combout ))))

	.dataa(\inst2|n [0]),
	.datab(\inst2|Mux0~16_combout ),
	.datac(\inst2|Mux0~34_combout ),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~35 .lut_mask = 16'hE400;
defparam \inst2|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \inst2|Mux0~17 (
// Equation(s):
// \inst2|Mux0~17_combout  = (\inst2|Mux0~15_combout  & (((\inst2|Mux0~35_combout )) # (!\inst2|n [3]))) # (!\inst2|Mux0~15_combout  & (\inst2|n [3] & (\inst2|Mux0~41_combout )))

	.dataa(\inst2|Mux0~15_combout ),
	.datab(\inst2|n [3]),
	.datac(\inst2|Mux0~41_combout ),
	.datad(\inst2|Mux0~35_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~17 .lut_mask = 16'hEA62;
defparam \inst2|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \inst2|Mux0~18 (
// Equation(s):
// \inst2|Mux0~18_combout  = (\inst2|n [5] & (((\inst2|n [4])))) # (!\inst2|n [5] & ((\inst2|n [4] & (\inst2|Mux0~11_combout )) # (!\inst2|n [4] & ((\inst2|Mux0~17_combout )))))

	.dataa(\inst2|n [5]),
	.datab(\inst2|Mux0~11_combout ),
	.datac(\inst2|n [4]),
	.datad(\inst2|Mux0~17_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~18 .lut_mask = 16'hE5E0;
defparam \inst2|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \inst2|Mux0~20 (
// Equation(s):
// \inst2|Mux0~20_combout  = (\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a9 ))) # (!\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(\inst3|Ram0_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\inst2|n [2]),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\inst2|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~20 .lut_mask = 16'hFA0A;
defparam \inst2|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \inst2|Mux0~30 (
// Equation(s):
// \inst2|Mux0~30_combout  = (\inst2|n [2] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a1 ))) # (!\inst2|n [2] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\inst2|n [2]),
	.datab(\inst3|Ram0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(gnd),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\inst2|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~30 .lut_mask = 16'hEE44;
defparam \inst2|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \inst2|Mux0~31 (
// Equation(s):
// \inst2|Mux0~31_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [3] & ((\inst2|Mux0~30_combout ))) # (!\inst2|n [3] & (\inst2|Mux0~20_combout ))))

	.dataa(\inst2|n [3]),
	.datab(\inst2|Mux0~20_combout ),
	.datac(\inst2|Mux0~30_combout ),
	.datad(\inst3|Ram0~0_q ),
	.cin(gnd),
	.combout(\inst2|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~31 .lut_mask = 16'hE400;
defparam \inst2|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \inst2|Mux0~22 (
// Equation(s):
// \inst2|Mux0~22_combout  = (\inst2|n [1] & (((\inst2|n [0]) # (\inst2|Mux0~31_combout )))) # (!\inst2|n [1] & (\inst2|Mux0~29_combout  & (!\inst2|n [0])))

	.dataa(\inst2|Mux0~29_combout ),
	.datab(\inst2|n [1]),
	.datac(\inst2|n [0]),
	.datad(\inst2|Mux0~31_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~22 .lut_mask = 16'hCEC2;
defparam \inst2|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \inst2|Mux0~26 (
// Equation(s):
// \inst2|Mux0~26_combout  = (\inst2|n [3] & (\inst3|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout )) # (!\inst2|n [3] & ((\inst3|Ram0_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\inst2|n [3]),
	.datac(\inst3|Ram0_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst3|Ram0_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\inst2|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~26 .lut_mask = 16'hF3C0;
defparam \inst2|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \inst2|Mux0~27 (
// Equation(s):
// \inst2|Mux0~27_combout  = (\inst3|Ram0~0_q  & ((\inst2|n [2] & ((\inst2|Mux0~26_combout ))) # (!\inst2|n [2] & (\inst2|Mux0~23_combout ))))

	.dataa(\inst2|Mux0~23_combout ),
	.datab(\inst2|Mux0~26_combout ),
	.datac(\inst3|Ram0~0_q ),
	.datad(\inst2|n [2]),
	.cin(gnd),
	.combout(\inst2|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~27 .lut_mask = 16'hC0A0;
defparam \inst2|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \inst2|Mux0~24 (
// Equation(s):
// \inst2|Mux0~24_combout  = (\inst2|Mux0~22_combout  & (((\inst2|Mux0~27_combout ) # (!\inst2|n [0])))) # (!\inst2|Mux0~22_combout  & (\inst2|Mux0~33_combout  & (\inst2|n [0])))

	.dataa(\inst2|Mux0~33_combout ),
	.datab(\inst2|Mux0~22_combout ),
	.datac(\inst2|n [0]),
	.datad(\inst2|Mux0~27_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~24 .lut_mask = 16'hEC2C;
defparam \inst2|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \inst2|Mux0~25 (
// Equation(s):
// \inst2|Mux0~25_combout  = (\inst2|n [5] & ((\inst2|Mux0~18_combout  & ((\inst2|Mux0~24_combout ))) # (!\inst2|Mux0~18_combout  & (\inst2|Mux0~5_combout )))) # (!\inst2|n [5] & (((\inst2|Mux0~18_combout ))))

	.dataa(\inst2|n [5]),
	.datab(\inst2|Mux0~5_combout ),
	.datac(\inst2|Mux0~18_combout ),
	.datad(\inst2|Mux0~24_combout ),
	.cin(gnd),
	.combout(\inst2|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux0~25 .lut_mask = 16'hF858;
defparam \inst2|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \inst2|blue_sig[2] (
// Equation(s):
// \inst2|blue_sig [2] = (\inst2|Mux0~25_combout  & \inst1|isReady~q )

	.dataa(gnd),
	.datab(\inst2|Mux0~25_combout ),
	.datac(gnd),
	.datad(\inst1|isReady~q ),
	.cin(gnd),
	.combout(\inst2|blue_sig [2]),
	.cout());
// synopsys translate_off
defparam \inst2|blue_sig[2] .lut_mask = 16'hCC00;
defparam \inst2|blue_sig[2] .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
