{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1608108447806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1608108447806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 16:47:27 2020 " "Processing started: Wed Dec 16 16:47:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1608108447806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1608108447806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nbled -c nbled " "Command: quartus_map --read_settings_files=on --write_settings_files=off nbled -c nbled" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1608108447806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1608108448071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nbled.v(79) " "Verilog HDL information at nbled.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "nbled.v" "" { Text "F:/verilog_code/nbled/nbled.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1608108448121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbled.v 1 1 " "Found 1 design units, including 1 entities, in source file nbled.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbled " "Found entity 1: nbled" {  } { { "nbled.v" "" { Text "F:/verilog_code/nbled/nbled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1608108448121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1608108448121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nbled " "Elaborating entity \"nbled\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1608108448161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 nbled.v(51) " "Verilog HDL assignment warning at nbled.v(51): truncated value with size 32 to match size of target (12)" {  } { { "nbled.v" "" { Text "F:/verilog_code/nbled/nbled.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1608108448163 "|nbled"}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "led1 nbled.v(93) " "Verilog HDL error at nbled.v(93): can't resolve reference to object \"led1\"" {  } { { "nbled.v" "" { Text "F:/verilog_code/nbled/nbled.v" 93 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "" 0 -1 1608108448163 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1608108448163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1608108448241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 16 16:47:28 2020 " "Processing ended: Wed Dec 16 16:47:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1608108448241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1608108448241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1608108448241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608108448241 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1608108448821 ""}
