<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680312-A2" country="EP" doc-number="2680312" kind="A2" date="20140101" family-id="48692294" file-reference-id="260509" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549292" ucid="EP-2680312-A2"><document-id><country>EP</country><doc-number>2680312</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13173277-A" is-representative="YES"><document-id mxw-id="PAPP154823215" load-source="docdb" format="epo"><country>EP</country><doc-number>13173277</doc-number><kind>A</kind><date>20130621</date><lang>EN</lang></document-id><document-id mxw-id="PAPP184034240" load-source="docdb" format="original"><country>EP</country><doc-number>13173277.8</doc-number><date>20130621</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140453482" ucid="US-201213537619-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201213537619</doc-number><kind>A</kind><date>20120629</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1924003607" load-source="docdb">H01L  29/10        20060101ALI20160630BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1924004661" load-source="docdb">H01L  21/336       20060101ALI20160630BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1924010065" load-source="docdb">H01L  29/06        20060101ALN20160630BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1924011607" load-source="docdb">H01L  29/78        20060101AFI20160630BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1848633967" load-source="docdb" scheme="CPC">H01L  21/76229     20130101 LI20170208BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1853818296" load-source="docdb" scheme="CPC">H01L  21/76264     20130101 LI20170121BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1953523171" load-source="docdb" scheme="CPC">H01L  29/66772     20130101 LI20160407BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1953523172" load-source="docdb" scheme="CPC">H01L  29/66484     20130101 LI20160407BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2019226455" load-source="docdb" scheme="CPC">H01L  29/66689     20130101 FI20150930BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2019234209" load-source="docdb" scheme="CPC">H01L  29/0653      20130101 LA20150930BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2019234577" load-source="docdb" scheme="CPC">H01L  29/7824      20130101 LI20150930BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2019236755" load-source="docdb" scheme="CPC">H01L  29/1083      20130101 LI20150930BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180360" lang="DE" load-source="patent-office">LDMOS-Anordnung mit hoher Durchbruchspannung</invention-title><invention-title mxw-id="PT132180361" lang="EN" load-source="patent-office">High breakdown voltage LDMOS device</invention-title><invention-title mxw-id="PT132180362" lang="FR" load-source="patent-office">Dispositif LDMOS à tension de claquage élevée</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130927" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><related-documents><relation type="previously-filed-application"><child-doc ucid="EP-13173277-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13173277</doc-number><kind>A</kind><date>20130621</date></document-id></child-doc><parent-doc ucid="US-201213537619"><document-id load-source="patent-office" format="epo"><country>US</country><doc-number>201213537619</doc-number><date>20120629</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR918171517" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FREESCALE SEMICONDUCTOR INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918154629" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FREESCALE SEMICONDUCTOR, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918981712" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Freescale Semiconductor, Inc.</last-name><iid>100125500</iid><address><street>6501 William Cannon Drive West</street><city>Austin, TX 78735</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918165295" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>YANG HONGNING</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918148139" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>YANG, HONGNING</last-name></addressbook></inventor><inventor mxw-id="PPAR918993317" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>YANG, HONGNING</last-name><address><street>2648 East San Carlos Place</street><city>Chandler, AZ Arizona 85249</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918171282" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>BLOMBERG DANIEL J</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918172166" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>BLOMBERG, DANIEL J</last-name></addressbook></inventor><inventor mxw-id="PPAR918987690" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>BLOMBERG, DANIEL J</last-name><address><street>2126 West Monroe Street</street><city>Chandler, Az Arizona 85224</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918145417" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>ZUO JIANG-KAI</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918163341" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>ZUO, JIANG-KAI</last-name></addressbook></inventor><inventor mxw-id="PPAR918986259" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>ZUO, JIANG-KAI</last-name><address><street>4130 E. Aquarius Pl</street><city>Chandler, AZ Arizona 85249</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918982226" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Ferro, Frodo Nunes</last-name><iid>101303193</iid><address><street>Optimus Patent Limited Grove House, Lutyens Close Chineham Court</street><city>Basingstoke, Hampshire RG24 8AG</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548878105" load-source="docdb">AL</country><country mxw-id="DS548802822" load-source="docdb">AT</country><country mxw-id="DS548878106" load-source="docdb">BE</country><country mxw-id="DS548856295" load-source="docdb">BG</country><country mxw-id="DS548803988" load-source="docdb">CH</country><country mxw-id="DS548858993" load-source="docdb">CY</country><country mxw-id="DS548859342" load-source="docdb">CZ</country><country mxw-id="DS548857589" load-source="docdb">DE</country><country mxw-id="DS548878107" load-source="docdb">DK</country><country mxw-id="DS548878112" load-source="docdb">EE</country><country mxw-id="DS548839926" load-source="docdb">ES</country><country mxw-id="DS548856296" load-source="docdb">FI</country><country mxw-id="DS548856297" load-source="docdb">FR</country><country mxw-id="DS548857590" load-source="docdb">GB</country><country mxw-id="DS548878113" load-source="docdb">GR</country><country mxw-id="DS548857591" load-source="docdb">HR</country><country mxw-id="DS548859343" load-source="docdb">HU</country><country mxw-id="DS548803989" load-source="docdb">IE</country><country mxw-id="DS548878114" load-source="docdb">IS</country><country mxw-id="DS548856302" load-source="docdb">IT</country><country mxw-id="DS548878115" load-source="docdb">LI</country><country mxw-id="DS548857592" load-source="docdb">LT</country><country mxw-id="DS548802823" load-source="docdb">LU</country><country mxw-id="DS548856303" load-source="docdb">LV</country><country mxw-id="DS548857593" load-source="docdb">MC</country><country mxw-id="DS548802824" load-source="docdb">MK</country><country mxw-id="DS548802825" load-source="docdb">MT</country><country mxw-id="DS548856304" load-source="docdb">NL</country><country mxw-id="DS548803994" load-source="docdb">NO</country><country mxw-id="DS548856305" load-source="docdb">PL</country><country mxw-id="DS548839927" load-source="docdb">PT</country><country mxw-id="DS548857595" load-source="docdb">RO</country><country mxw-id="DS548839928" load-source="docdb">RS</country><country mxw-id="DS548856638" load-source="docdb">SE</country><country mxw-id="DS548853955" load-source="docdb">SI</country><country mxw-id="DS548803995" load-source="docdb">SK</country><country mxw-id="DS548803996" load-source="docdb">SM</country><country mxw-id="DS548878552" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669962" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A multi-region (81, 83) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (40) has a semiconductor-on-insulator (SOI) support structure (21) on or over which are formed a substantially symmetrical, laterally internal, first LDMOS region (81) and a substantially asymmetric, laterally edge-proximate, second LDMOS region (83). A deep-trench isolation (DTI) wall (60) substantially laterally terminates the laterally edge-proximate second LDMOS region (83). Electric field enhancement and lower source-drain breakdown voltages (BVDSS) exhibited by the laterally edge-proximate second LDMOS region (83) associated with the DTI wall (60) are avoided by providing a doped SC buried layer region (86) in the SOI support structure (21) proximate the DTI wall (60), underlying a portion of the laterally edge-proximate second LDMOS region (83) and of opposite conductivity type than a drain region (31) of the laterally edge-proximate second LDMOS region (83).
<img id="iaf01" file="imgaf001.tif" wi="124" he="84" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499335" lang="EN" source="EPO" load-source="docdb"><p>A multi-region (81, 83) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (40) has a semiconductor-on-insulator (SOI) support structure (21) on or over which are formed a substantially symmetrical, laterally internal, first LDMOS region (81) and a substantially asymmetric, laterally edge-proximate, second LDMOS region (83). A deep-trench isolation (DTI) wall (60) substantially laterally terminates the laterally edge-proximate second LDMOS region (83). Electric field enhancement and lower source-drain breakdown voltages (BVDSS) exhibited by the laterally edge-proximate second LDMOS region (83) associated with the DTI wall (60) are avoided by providing a doped SC buried layer region (86) in the SOI support structure (21) proximate the DTI wall (60), underlying a portion of the laterally edge-proximate second LDMOS region (83) and of opposite conductivity type than a drain region (31) of the laterally edge-proximate second LDMOS region (83).</p></abstract><description mxw-id="PDES63955392" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">FIELD OF THE INVENTION</heading><p id="p0001" num="0001">The present invention generally relates to semiconductor devices and circuits and methods for fabricating semiconductor devices and circuits, and more particularly relates to semiconductor devices and circuits embodying laterally-diffused-metal-oxide-semiconductor (LDMOS) devices.</p><heading id="h0002">BACKGROUND OF THE INVENTION</heading><p id="p0002" num="0002">Insulated gate field effect transistors (IGFETs) are much used in modem electronics as individual devices and as part of various integrated circuits (ICs). Metal-oxide-semiconductor (MOS) devices are a well-known form of IGFETs and are commonly referred to by the abbreviation MOSFET. The abbreviations MOS and MOSFET and the terms for which they stand are commonly used in the art to refer to IGFETs irrespective of whether the conductive gate of such devices is metallic or of some other conductor, and irrespective of whether the gate insulator is of oxide or some other dielectric. Unless specifically noted otherwise, the abbreviations MOS, MOSFET and the terms for which they stand are to be interpreted to include any conductive material and not just metallic elements for the gate conductor and any dielectric material and not just oxides for the gate insulator.</p><p id="p0003" num="0003">Laterally-diffused-metal-oxide-semiconductor (LDMOS) devices are a well-known sub-set of MOSFETs that are much used, especially in connection with high voltage and/or high power applications. Various modifications have been made to LDMOS devices to improve their various properties, e.g., breakdown voltage, gain, leakage current, power handling capability, etc. Nevertheless, there is an ongoing need for further improvements. This is especially true in connection with the source-drain breakdown voltage (referred to as "BVDSS") of LDMOS devices. The various embodiments of the invention illustrated herein provide devices of improved properties.<!-- EPO <DP n="2"> --></p><heading id="h0003">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0004" num="0004">The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and wherein:</p><p id="p0005" num="0005"><figref idrefs="f0001">FIG. 1</figref> shows a simplified cross-sectional view of a lateral-diffused-metal-oxide-semiconductor (LDMOS) device according to the prior art;</p><p id="p0006" num="0006"><figref idrefs="f0002">FIG. 2</figref> shows a simplified cross-sectional view of an LDMOS device according to an embodiment of the invention; and</p><p id="p0007" num="0007"><figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-10</figref> show simplified cross-sectional views of the LDMOS device of <figref idrefs="f0002">FIG. 2</figref> during various stages of manufacture according to further embodiments of the invention.</p><heading id="h0004">DETAILED DESCRIPTION OF THE INVENTION</heading><p id="p0008" num="0008">The following detailed description is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, or the following detailed description.</p><p id="p0009" num="0009">For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the invention. Additionally, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements or regions in the figures may be exaggerated relative to other elements or regions to help improve understanding of embodiments of the invention.</p><p id="p0010" num="0010">The terms "first," "second," "third," "fourth" and the like in the description and the claims, if any, may be used for distinguishing between similar elements or steps and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation or arrangement in sequences other than those illustrated or otherwise described<!-- EPO <DP n="3"> --> herein. Furthermore, the terms "comprise," "include," "have" and any variations thereof, are intended to cover non-exclusive inclusions, such that a process, method, article, or apparatus that comprises a list of elements or steps is not necessarily limited to those elements or steps, but may include other elements or steps not expressly listed or inherent to such process, method, article, or apparatus. The term "coupled," as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner. As used herein the terms "substantial" and "substantially" mean sufficient to accomplish the stated purpose in a practical manner and that minor imperfections, if any, are not significant for the stated purpose.</p><p id="p0011" num="0011">As used herein, the term "semiconductor" and the abbreviation "SC" are intended to include any semiconductor whether single crystal, poly-crystalline or amorphous and to include type IV semiconductors, non-type IV semiconductors, compound semiconductors as well as organic and inorganic semiconductors. Further, the terms "substrate", "semiconductor substrate" and "SC substrate" are intended to include single crystal structures, polycrystalline structures, amorphous structures, thin film structures, layered structures as for example and not intended to be limiting, semiconductor-on-insulator (SOI) structures or insulator on semiconductor (IOS) structures, and combinations thereof.</p><p id="p0012" num="0012">For convenience of explanation and not intended to be limiting, semiconductor (SC) devices and methods of fabrication are described herein for silicon semiconductors and silicon oxide insulators or dielectrics, but persons of skill in the art will understand that other semiconductor and/or insulating materials may also be used. Additionally, various device types and/or doped SC regions may be identified as being of N type or P type, but this is merely for convenience of description and not intended to be limiting, and such identification may be replaced by the more general description of being of a "first conductivity type" or a "second, opposite conductivity type" where the first type may be either N or P type and the second type is then either P or N type.</p><p id="p0013" num="0013">Various embodiments of the invention will be illustrated for P-channel LDMOS devices or elements thereof, but, again, this is merely for convenience of description and is not intended to be limiting. Persons of skill in the art will understand that N-channel LDMOS devices and related regions and other semiconductor devices and circuits<!-- EPO <DP n="4"> --> embodying either or both N and P or P and N combinations may be provided by appropriate interchange of conductivity types in the various regions. For convenience of description, the convention is adopted in the various drawings of identifying the exemplary (e.g., P-channel) configuration by placing the corresponding conductivity type in parentheses following the associated reference number, but it will be understood that this is by way of illustration and not limitation.</p><p id="p0014" num="0014">For example, in <figref idrefs="f0001 f0002 f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 1-10</figref>, body contacts 461, 462 are identified as 461(N+), 462(N+), source regions 451, 452, 453 are identified as 451(P+), 452(P+), 453(P+), well regions 401, 402, 441, 411, 412 and 442 are identified as 401(P), 402(P); 411(N), 412(N) and 441(N), 442(N), etc., to illustrate the exemplary conductivity types for a P-channel embodiment. It will be understood that this is by way of example and not limitation.</p><p id="p0015" num="0015"><figref idrefs="f0001">FIG. 1</figref> shows a simplified cross-sectional view of lateral-diffused-metal-oxide-semiconductor (LDMOS) device 20 according to the prior art. LDMOS device 20 comprises substrate 22 having upper surface 23. Substrate 22 may be of any thermally stable material. For convenience of manufacture, substrate 22 is typically a (e.g., P type) semiconductor wafer but that is not essential. Overlying upper surface 23 is insulating (e.g., silicon oxide) layer 24, also referred to as buried-oxide (BOX) layer 24, although other materials besides oxides may be used for insulating layer 24 and the term BOX layer 24 is intended to include such variations. Overlying BOX layer 24 is semiconductor (SC) active device region or layer 25 having upper surface 26. The combination of SC active device region or layer 25 and BOX layer 24 is often referred to as a semiconductor-on-insulator (SOI) structure. Various doped and insulating regions have been formed in SC active device region or layer 25. Lower semiconductor (SC) portion 27 of SC active device region or layer 25 is conveniently a (e.g., P type) SC epi layer, but that is not essential. Overlying lower SC portion 27 is upper SC portion 28 of SC active device region or layer 25, extending to upper surface 26. The approximate location of interface 29 between lower SC portion 27 and upper SC portion 28 is indicated. Upper SC portion 28 is conveniently also a (e.g., P type) SC epi layer, but that is not essential.</p><p id="p0016" num="0016">Shallow trench isolation (STI) regions 301, 301, 303, 304, etc., (collectively 30) extend from upper surface 26 into upper SC portion 28. Lying between STI regions 301, 302 at surface 26 is (e.g., P+) drain region 31 with drain connection 33 and lying between<!-- EPO <DP n="5"> --> STI regions 303, 304 at surface 26 is (e.g., P+) drain region 32 with drain connection 34. Underlying STI regions 301, 302 and drain region 31 is (e.g., P type) well region 401 and underlying STI regions 303, 304 and drain region 32 is (e.g., P type) well region 402. Well regions 401, 402 (collectively 40) are also referred to as drift spaces 401, 402 (collectively drift spaces 40). Underlying (e.g., P type) well regions 401, 402 (collectively 40) are (e.g., N type) well regions 411, 412 (collectively 41), respectively. PN (or NP) junction 421 lies between well regions 401 and 411, and PN (or NP) junction 422 lies between well regions 402 and 412. Lying laterally between wells regions 401, 402 is (e.g., N type) well region 441 and lying laterally to the right of well region 402 is (e.g., N type) well region 442. Well regions 441, 442 are referred to collectively as well regions 44, which can function as the channel bearing body regions for the LDMOS device Well regions 44 extend substantially to upper surface 26 of SC active device region or layer 25.</p><p id="p0017" num="0017">Lying laterally within (e.g., N type) well region 441 are (e.g., P+) source regions 451, 452 and (e.g., N+) body contact region 461 extending to surface 26. Source region 451 is laterally spaced apart from NP or PN junction 443 between (e.g., N type) well region 441 and (e.g., P type) drift space 401. Source region 452 is laterally spaced apart from NP or PN junction 444 between (e.g., N type) well region 441 and (e.g., P type) drift space 402. Source region 453 is laterally spaced apart from NP or PN junction 445 between (e.g., N type) well region 442 and (e.g., P type) drift space 402. Body contact (e.g., N+) region 461 is provided to (e.g., N type) well region 441 and body contact (e.g., N+) region 462 is provided to (e.g., N type) well region 442. Body/Source (B/S) connection 47 is conveniently but not essentially provided to both source regions 451, 452 and body contact region 461, and B/S connection 48 is conveniently but not essentially provided to both source region 453 and body contact region 462. While it is convenient to have B/S connections 47, 48 coupled to both associated source regions and body contact regions, this is not essential and body contact and source connections may be made separately in other embodiments.</p><p id="p0018" num="0018">Overlying surface 26 between (e.g., P+) source region 451 and (e.g., P type) drift space 401 is gate insulator 501 with overlying gate conductor 502 and gate connection 50. Overlying surface 26 between source region 452 and drift space 402 is gate insulator 511 with overlying gate conductor 512 and gate connection 51. Overlying surface 26 between source region 453 and drift space 402 is gate insulator 521 with overlying gate conductor<!-- EPO <DP n="6"> --> 522 and gate connection 52. It is convenient but not essential that gate conductor 502 also extends laterally partially over STI region 302, that gate conductor 512 also extends laterally partially over STI region 303, and that gate conductor 522 also extends laterally partially over STI region 304. STI region 301 and well regions 401 and 411 are terminated at their left edges by deep trench isolation (DTI) region 60 extending substantially from surface 26 to substrate 22. DTI region 60 conveniently but not essentially has poly-SC core 61 and surrounding dielectric regions 62, but other DTI region configurations may be used in other embodiments. STI region 305 may extend leftward laterally beyond DTI region 60 but that is not essential.</p><p id="p0019" num="0019">In a typical arrangement of LDMOS device 20, gate (G) connections 50, 51, 52 are coupled together in parallel, drain (D) connections 33, 34 are coupled together in parallel and B/S connections 47, 48 are coupled together in parallel. When such connections are appropriately biased, source-drain (SD) current 71 flows between source region 451 and drain region 31, SD current 72 flows between source region 452 and drain region 32, and SD current 73 flows between source region 453 and drain region 32, and so forth for analogous device regions and connections that may be present to the right of boundary 74 of LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref>. A difficulty with devices of the type illustrated in <figref idrefs="f0001">FIG. 1</figref> is that BVDSS is sometimes less than desired.</p><p id="p0020" num="0020">It has been found that different portions of device 20 exhibit different values for BVDSS, with the overall BVDSS being determined by the weakest portion of the device rather than the device as a whole. It has further been discovered that the weakest portion of device 20 in terms of BVDSS is associated with region 80 adjacent DTI region 60. It will be noted that device 20 may be divided into two topologically distinct regions: (A) symmetrical region 81 to the right in <figref idrefs="f0001">FIG. 1</figref> where, for example, drain region 32 has SD currents 72, 73 arriving from symmetrically arranged source regions 452, 453; and (B) asymmetric region 82 to the left in <figref idrefs="f0001">FIG. 1</figref> where, for example, drain region 31 has SD current 71 arriving from source region 451 to the right of drain region 31, but no SD current is arriving from the left of drain regions 31 since asymmetric region 82 is terminated on the left by DTI region 60. Stated another way, symmetrical LDMOS region 81 operates the same in either lateral leftward or rightward direction, while asymmetrical region 82 does not exhibit such symmetry and is operationally different in the lateral leftward and rightward directions. It has been found that such operational asymmetry<!-- EPO <DP n="7"> --> results in BVDSS<sub>82</sub> for the LDMOS device of asymmetric region 82 being significantly less than BVDSS<sub>81</sub> for the LDMOS device of symmetrical region 81; for example, BVDSS<sub>82</sub> ∼ 126.9 volts compared to BVDSS<sub>81</sub> ∼ 146.3 volts. This is a significant difference. Under these circumstances, BVDSS<sub>20</sub> of LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref> is determined by, e.g., BVDSS<sub>82</sub> of the most vulnerable part of LDMOS 20. In other words, BVDSS<sub>82</sub> dominates BVDSS<sub>20</sub> of LDMOS device 20. This is not desirable.</p><p id="p0021" num="0021"><figref idrefs="f0002">FIG. 2</figref> shows a simplified cross-sectional view of LDMOS semiconductor device 40 according to an embodiment of the invention, and in which the lower values of BVDSS<sub>82</sub> associated with asymmetric region 82 of <figref idrefs="f0001">FIG. 1</figref> are avoided. For convenience and economy of description, the same reference numbers are used for analogous regions of LDMOS device 40 of <figref idrefs="f0002">FIG. 2</figref> as for LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref>, and the discussion thereof in connection with <figref idrefs="f0001">FIG. 1</figref> is incorporated herein by reference. This is not intended to imply that the present invention only applies to LDMOS devices 40 that are of the same general design as LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref>, but merely to illustrate that even when generally similar in design, the low values of BVDSS<sub>82</sub> and BVDSS<sub>20</sub> of LDMOS 20 are overcome by the present invention. The inventive principles illustrated in the various embodiments of LDMOS 40 described herein apply to a wide variety of LDMOS device structures and are not intended to be limited merely to those closely resembling prior art device 20 of <figref idrefs="f0001">FIG. 1</figref>. Further, the various doping levels and dimensions described in connection with <figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-10</figref> concerning the manufacture of LDMOS 40 should not be presumed to refer to prior art LDMOS device 20 or to necessarily describe prior art choices of such doping levels and/or dimensions.</p><p id="p0022" num="0022">LDMOS device 40 of <figref idrefs="f0002">FIG. 2</figref> differs from LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref> by the inclusion of (e.g., N type) buried layer (BL) region 86 located in region 80 proximate DTI region 60. It has been found that this simple change raises the breakdown voltage BVDSS<sub>83</sub> of asymmetric region 83 of LDMOS 40 of <figref idrefs="f0002">FIG. 2</figref> to be comparable to BVDSS<sub>81</sub> of symmetric region 81 of <figref idrefs="f0001">FIGS 1</figref> and <figref idrefs="f0002">2</figref>. For example, other things being substantially equal, it is found that for LDMOS devices having BVDSS<sub>81</sub> ∼ 146.3 volts, then BVDSS<sub>83</sub> ∼ 146.7 volts so that BVDSS<sub>40</sub> ∼ 146.3 volts for LDMOS 40 of <figref idrefs="f0002">FIG. 2</figref>, compared to BVDSS<sub>20</sub> ∼ 129.6 volts for LDMOS 20 of <figref idrefs="f0001">FIG. 1</figref> described above. This is a very significant improvement and is achieved with minimum alteration of the design and<!-- EPO <DP n="8"> --> manufacture of LDMOS 40 of <figref idrefs="f0002">FIG. 2</figref> compared to LDMOS device 20 of <figref idrefs="f0001">FIG. 1</figref>. This is explained more fully in connection with <figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-11</figref>.</p><p id="p0023" num="0023"><figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-10</figref> show simplified cross-sectional views of the LDMOS device 40 of <figref idrefs="f0002">FIG. 2</figref> during various stages 803-810 of manufacture wherein resulting structures 903-910 are illustrated, according to further embodiments of the invention. To facilitate appreciation of how the various regions and elements being formed in manufacturing stages 803-810 of <figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-10</figref> relate to finished LDMOS device 40 of <figref idrefs="f0002">FIG. 2</figref>, brackets 81 and 83 of <figref idrefs="f0002">FIG. 2</figref> are included in <figref idrefs="f0003 f0004 f0005 f0006 f0007 f0008 f0009 f0010">FIGS. 3-10</figref>. As has previously been explained, bracket 81 identifies symmetrical LDMOS device portion 81 and bracket 83 identifies asymmetrical LDMOS device portion 83.</p><p id="p0024" num="0024">Referring now to manufacturing stage 803 of <figref idrefs="f0003">FIG. 3</figref>, "handle wafer" or substrate 22 is provided having insulating BOX layer 24 on upper surface 23 of substrate 22. Overlying BOX layer 24 is semiconductor (SC) layer 27 of thickness 271. Thickness 271 is conveniently in the range of about 0.3 to 10 micrometers, although thicker or thinner layers may also be used. Layer 27 is also referred to as SC portion 27 as additional layers are provided as manufacturing progresses. SC layer or portion 27 (e.g., P type) is preferably formed by epitaxial growth, but other fabrication techniques can also be used. SC Layer or portion 27 conveniently has doping in the range of about 1.0E14 to 5.0E16 cm<sup>-3</sup> but higher or lower doping may also be used. Combination 21 of substrate 22, insulating layer 24 and SC layer or portion 27 may also be referred to as semiconductor-on-insulator (SOI) structure 21. Techniques for providing such SOI structures are well known in the art. Mask 90 is provided on upper surface 29 of SOI structure 21. Mask 29 has open region 901 and closed regions 902. Photoresist is convenient for mask 90, but other hard and/or soft mask materials may also be used. Implant (A) of, for example, phosphorus is provided through open region 901 of mask 90 to form (e.g., N type) buried layer (BL) region 86, but other dopants can also be used. It is desirable but not essential that BL region 86 extend substantially through SC layer or portion 27 to insulating layer 24, but other depths may also be used. BL region 86 is located laterally to include region 80 proximate the subsequent location of DTI region 60 of <figref idrefs="f0002">FIG. 2</figref>. It is desirable that the doping of BL region 86 be about in the range of about 1.0E13 to 5.0E15 cm<sup>-3</sup> but higher or lower doping concentrations may also be used. Lateral width of BL region 86 is<!-- EPO <DP n="9"> --> conveniently in the range of about 0.7 to 5.0 micrometers, but greater or smaller widths may also be used. Structure 903 results..</p><p id="p0025" num="0025">Referring now to manufacturing stage 804 of <figref idrefs="f0004">FIG. 4</figref>, mask 90 is removed and SC layer or portion 28 (e.g., P type) having upper surface 26 is provided over upper surface 29 of SC layer or portion 27. Thickness 281 is conveniently in the range of about 0.5 to 20.0 micrometers, although thicker or thinner layers may also be used. Layer 28 is also referred to as SC portion 28 as additional elements are provided as manufacturing progresses. SC layer or portion 28 (e.g., P type) is preferably formed by epitaxial growth, but other fabrication techniques can also be used. SC Layer or portion 28 conveniently has doping in the range of about 1.0E14 to 5.0E16 cm-3 but higher or lower doping may also be used. Structure 904 results.</p><p id="p0026" num="0026">Referring now to manufacturing stage 805 of <figref idrefs="f0005">FIG. 5</figref>, mask 92 is applied over surface 26. Mask 92 has opening portions 921, 923 and closed portions 922, 924, 926. Implant B (e.g., of boron) and Implant C (e.g., of phosphorus) are both applied through open portions 921, 923 of mask 92. Implant B may be N or P type and Implant C may be then P or N type and may be applied in either order to form (e.g., P type) well regions 401, 402 proximate surface 26 and to form underlying (e.g., N type) well regions 411, 412 extending conveniently about to interface 29 between SC portions 27, 28. Well regions 401, 402 have thickness 423-1 conveniently in the range of about 0.5 to 4.0 micrometers and well regions 411, 412 have thickness 423-2 conveniently in the range of about 0.5 to 4.0 micrometers and the combination has thickness 423 conveniently in the range of about 1.0 to 9.0 micrometers, generally similar to thickness 281 of SC layer or portion 28 but larger or smaller thicknesses or depths may also be used. It is desirable but not essential that lower edge 411-1 of well region 411 extend to about BL region 86. Well regions 401, 402 (e.g., P type) conveniently have doping in the range of about 1.0E15 to 1.0E17 cm<sup>-3</sup> but higher or lower doping may also be used. Well regions 411, 412 (e.g., N type) conveniently have doping in the range of about 1.0E15 to 1.0E17 cm<sup>-3</sup> but higher or lower doping may also be used. Well regions 401, 411 fall generally within asymmetric LDMOS portion 83 and well regions 402, 412 fall generally within symmetric LDMOS portion 81. Well regions 401 and 402 normally serve as the drift space for (e.g., P-type) LDMOS device 40 while well regions 411 and 412 serve as reduced-surface-field (RESURF) regions. Structure 905 results.<!-- EPO <DP n="10"> --></p><p id="p0027" num="0027">Referring now to manufacturing stage 806 of <figref idrefs="f0006">FIG. 6</figref>, mask 92 is removed and STI regions 301, 302, 303, 304 (and optionally 305) and DTI region 60 are formed extending into SC active device region or layer 25 from surface 26. STI regions 301, 302 are formed in well region 401 and STI regions 303, 304 are formed in well region 402. DTI region 60 is formed substantially at or intersecting the leftward part of well regions 401, 411 and BL 86, extending to substrate 22. Techniques for forming such STI and DTI regions are well known in the art. Structure 906 results.</p><p id="p0028" num="0028">Referring now to manufacturing stage 807 of <figref idrefs="f0007">FIG. 7</figref>, mask 94 is provided over upper surface 26. Mask 94 has open portions 941, 943 and closed portions 942, 944. Implant D is provided through opening portions 941, 943 to from (e.g., N type) well regions 441, 442 under open regions 941, 943, respectively. Phosphorous is a non-limiting example of a suitable N type dopant, but other dopants may also be used. Well region 441 (e.g., N type) is located substantially between (e.g., P type) well regions 401, 402. Well region 442 (e.g., N type) is located to the right of (e.g., P type) well region 402, extending substantially to boundary or symmetry line 74. Well regions 441, 442 (e.g., N type) conveniently have doping in the range of about 5.0E16 to 5.0E17 cm<sup>-3</sup> but higher or lower doping may also be used. Well regions 441, 442 have depth 447 from surface 26 conveniently in the range of about 1.0 to 5.0 micrometers, although thicker or thinner layers may also be used. PN or NP junction 443 is formed between well regions 401 and 441, junction 444 is formed between well regions 441 and 402 and junction 445 is formed between well regions 402 and 442. Well regions 441 and 442 normally serve as the channel bearing body region of LDMOS device 40. Structure 907 results.</p><p id="p0029" num="0029">Referring now to manufacturing stage 808 of <figref idrefs="f0008">FIG. 8</figref>, mask 94 is removed and gate structures 54-1, 54-2, 54-3 (collectively 54) are provided. First gate structure 54-1 comprises gate insulator 501, gate conductor 502 and lateral gate dielectric spacers 503. Second gate structure 54-2 comprises gate insulator 511, gate conductor 512 and lateral gate dielectric spacers 513. Third gate structure 54-3 comprises gate insulator 521, gate conductor 522 and lateral gate dielectric spacers 523. Gate structures 54 are conventional and formation techniques therefore are well known in the art. First gate structure 54-1 straddles PN or NP junction 443, second gate structure 54-2 straddles PN or NP junction 444 and third gate structure 54-3 straddles PN or NP junction 445. Structure 908 results.<!-- EPO <DP n="11"> --></p><p id="p0030" num="0030">Referring now to manufacturing stage 809 of <figref idrefs="f0009">FIG. 9</figref>, mask 96 is applied having open portions 961, 963, 965, 967, 969 and closed portions 962, 964, 966, 968, 970, 972. Implant E (e.g., P type) is applied through open portions 961, 963, 965, 967, 969 to form, respectively, (e.g., all P+) drain region 31, source region 451, source region 452, drain region 32, and source region 453. Boron is a non-limiting example of a suitable P type dopant, but other dopants may also be used. Such source and drain regions have (e.g., P+) doping conveniently in the range of about 1.0E20 to 5.0E21 cm<sup>-3</sup> and comparatively shallow depth 55 conveniently in the range of about 0.1 to 0.25 micrometers, although higher or lower doping and larger or smaller depths may also be used. Structure 909 results.</p><p id="p0031" num="0031">Referring now to manufacturing stage 810 of <figref idrefs="f0010">FIG. 10</figref>, mask 96 is removed and mask 98 applied. Mask 98 has open portions 981, 983 and closed portions 982, 984. Implant F is applied through open portions 981, 983 to form, respectively, (e.g., all N+) body contact regions 461, 462. Phosphorus is a non-limiting example of a suitable dopant but other dopant materials may also be used. Such body contact regions have (e.g., N+) doping conveniently in the range of about 1.0E20 to 5.0E21 cm<sup>-3</sup> and comparatively shallow depth 99 conveniently in the range of about 0.1 to 0.25 micrometers, although higher or lower doping and larger or smaller depths may also be used. Structure 910 results. Other than providing connections 33, 50, 47, 51, 34, 52, 48 illustrated in <figref idrefs="f0002">FIG. 2</figref>, LDMOS device 40 is substantially finished. Connections 33, 50, 47, 51, 34, 52, 48 are conventional, provided for example and not intended to be limiting, by forming a metal-semiconductor alloy (e.g., a silicide) on exposed SC drain region 31, source region 451, source region 452, drain region 32, and source region 453 and exposed SC body contact regions 461, 462. Additional passivation layers, conductor layers and interlayer dielectrics (not shown) may be provided over surface 26 to form any desired connections with other regions within LDMOS device 40 and/or with other devices on the same substrate and/or with external package connections, in the conventional manner.</p><p id="p0032" num="0032">According to a first embodiment, there is provided a multi-gate (53) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (40) comprising, a semiconductor-on-insulator (SOI) support structure (21) on or over which are located at least one substantially symmetrical internal LDMOS region (81) and at least one asymmetric edge-proximate LDMOS region (83), a deep-trench isolation (DTI) wall extending into the<!-- EPO <DP n="12"> --> support structure (21) and substantially terminating the at least one edge-proximate LDMOS region (83), a drain region (31) of a first conductivity type proximate an upper surface (26) of the at least one asymmetric edge-proximate LDMOS regions (83), and a doped SC buried layer (BL) region (86) proximate the DTI wall (60), underlying a portion of the at least one asymmetric edge-proximate LDMOS region (83), and of opposite conductivity type than the drain region (31) of the at least one asymmetric edge-proximate LDMOS region (83). According to a further embodiment, the at least one asymmetric edge-proximate LDMOS region (83) comprises, a first well region and drift space (401) of the first conductivity type proximate and underlying the drain region (31), a second well region (411) of a second, opposite conductivity type, underlying the first well region and drift space (401), and wherein the BL region (86) is of the second conductivity type and underlies the second well region (411) proximate the DTI wall (60). According to a still further embodiment, the at least one substantially symmetrical internal LDMOS region (81) comprises, at least one drain region (32) substantially centrally located between a first laterally leftward located source region (452) and a second laterally rightward located source region (453), the first source region (452) located in a first body region (441) and the second source region (453) located in a second body region (442) separated from the first body region (441), a first gate structure (54-2) extending over at least a first part of the first body region (441) between the first source region (452) and the at least one drain region (32), and a second gate structure (54-3) extending over at least a second part of the second body region (442) between the second source region (453) and the at least one drain region (32). According to a yet further embodiment, the support structure comprises a substrate (22) on which is an insulating layer (24) over which is a first SC layer (27) and further comprising a second SC layer (28) overlying the first SC layer (27) and having the upper surface (26). According to a still yet further embodiment, the at least one substantially symmetrical internal LDMOS region (81) and the at least one asymmetric edge-proximate LDMOS region (83) are substantially located in the second SC layer (28). According to a yet still further embodiment, the BL region (86) substantially penetrates through the first and second SC layers to the insulating layer (24). According to another embodiment, the DTI wall penetrates substantially from the upper surface (26) to or through the insulating layer (24). According to a still another embodiment, the support structure comprises a substrate (22) on which is an insulating layer (24) over which is a first SC layer (27) and further comprising a second SC layer (28) overlying the first SC layer (27) and in which the first (401) and second (411) well regions are substantially<!-- EPO <DP n="13"> --> located, and wherein the BL region (86) extends substantially from the second well region (411) to the insulating layer (24). According to a yet another embodiment, the at least one substantially symmetrical internal LDMOS region (81) has a first drain region (32) fed by at least two source regions (452, 453) located on laterally opposite sides of the first drain region (32) and the at least one asymmetric edge-proximate LDMOS region (83) has a least one second drain region (31) fed by at least one source region (451) located laterally only on one side of the second drain region (31).</p><p id="p0033" num="0033">According to a second embodiment, there is provided an LDMOS device (40), comprising, at least one centrally located LDMOS device region (81) having a first source region (453), a second source region (452) and a drain region (34) laterally located between the first source region (453) and the second source region (452), at least one peripherally located device region (83) having a peripherally located source region (451) and a peripherally located drain region (31) laterally outboard of the peripherally located source region (451), a deep trench isolation (DTI) region (60) laterally outboard of the at least one peripherally located device region (83), and a buried layer semiconductor region (86) underlying at least a portion of the at least one peripherally located device region (83), proximate the DTI region (60), and of opposite conductivity type than the peripherally located drain region (31). According to a further embodiment, the buried layer semiconductor region (86) is vertically separated from the peripherally located drain region (31) by a first well region (401) of the same conductivity type as the peripherally located drain region (31) and by a second well region (411) underlying the first well region (401) and of an opposite conductivity type as the peripherally located drain region (31). According to a still further embodiment, the buried layer semiconductor region (68) is laterally outboard of the peripherally located drain region (31). According to a yet further embodiment, the buried layer semiconductor region (68) is of opposite conductivity type than a semiconductor region substantially through which it passes. According to a still yet further embodiment, the buried layer semiconductor region (68) has a doping concentration in the range of about 1E13 to 5E15 cm<sup>-3</sup>.</p><p id="p0034" num="0034">According to a third embodiment, there is provided a method for forming an LDMOS device (40) having at least one centrally located LDMOS region (81) and at least one peripherally located LDMOS region (83), comprising, providing a semiconductor-on-insulator (SOI) structure (21) having therein a dielectric layer (24) overlain by a first<!-- EPO <DP n="14"> --> semiconductor layer (27) of a first conductivity type, forming a buried layer (86) of a second, opposite, conductivity type in the first semiconductor layer (27), forming a second semiconductor layer (28) overlying the first semiconductor layer, forming the at least one centrally located (81) and the at least one peripherally located (83) LDMOS region substantially in or on the second semiconductor layer (28), and forming in the first and second semiconductor layers and extending to the dielectric layer (24), a deep trench isolation (DTI) region (60) laterally bounding the at least one peripherally located (83) LDMOS region and the buried layer (86). According to a further embodiment, the first (27) and second (28) semiconductor layers are formed epitaxially. According to a still further embodiment, the method comprises forming a first drain region (32) and first (452) and second (453) source regions in the at least one centrally located LDMOS region (81), wherein the first drain region (32) is laterally located between the first (452) and second (453) source regions. According to a yet further embodiment, the method further comprises forming another drain region (31) and another source region (451) in the at least one peripherally located (83) LDMOS region, the another drain region (31) being located laterally outboard of the another source region (451). According to a still yet further embodiment, forming the another drain region (31) and another source region (451) comprises forming the another drain region (31) laterally closer to the DTI region (86) than the another source region (451). According to a yet still further embodiment, forming another drain region (31) and another source region (451) in the at least one peripherally located (83) LDMOS region comprises, providing a first well region (401) of the same conductivity type as the another drain region (31) proximate the DTI region (86) and forming the another drain region (31) therein.</p><p id="p0035" num="0035">While at least one exemplary embodiment and method of fabrication has been presented in the foregoing detailed description of the invention, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing an exemplary embodiment of the invention, it being understood that various changes may be made in the function and arrangement of elements described in an exemplary embodiment without departing from the scope of the invention as set forth in the appended claims and their legal equivalents.</p></description><claims mxw-id="PCLM56976309" lang="EN" load-source="patent-office"><!-- EPO <DP n="15"> --><claim id="c-en-0001" num="0001"><claim-text>A multi-gate (53) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (40) comprising:
<claim-text>a semiconductor-on-insulator (SOI) support structure (21) on or over which are located at least one substantially symmetrical internal LDMOS region (81) and at least one asymmetric edge-proximate LDMOS region (83);</claim-text>
<claim-text>a deep-trench isolation (DTI) wall (60) extending into the support structure (21) and substantially terminating the at least one edge-proximate LDMOS region (83);</claim-text>
<claim-text>a drain region (31) of a first conductivity type proximate an upper surface (26) of the at least one asymmetric edge-proximate LDMOS regions (83); and</claim-text>
<claim-text>a doped SC buried layer (BL) region (86) proximate the DTI wall (60), underlying a portion of the at least one asymmetric edge-proximate LDMOS region (83), and of opposite conductivity type than the drain region (31) of the at least one asymmetric edge-proximate LDMOS region (83).</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the at least one asymmetric edge-proximate LDMOS region (83) comprises;<br/>
a first well region and drift space (401) of the first conductivity type proximate and underlying the drain region (31);<br/>
a second well region (411) of a second, opposite conductivity type, underlying the first well region and drift space (401); and<br/>
wherein the BL region (86) is of the second conductivity type and underlies the second well region (411) proximate the DTI wall (60).</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the at least one substantially symmetrical internal LDMOS region (81) comprises:
<claim-text>at least one drain region (32) substantially centrally located between a first laterally leftward located source region (452) and a second laterally rightward located source region (453), the first source region (452) located in a first body region (441) and the second source region (453) located in a second body region (442) separated from the first body region (441);<!-- EPO <DP n="16"> --></claim-text>
<claim-text>a first gate structure (54-2) extending over at least a first part of the first body region (441) between the first source region (452) and the at least one drain region (32); and</claim-text>
<claim-text>a second gate structure (54-3) extending over at least a second part of the second body region (442) between the second source region (453) and the at least one drain region (32).</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the support structure comprises a substrate (22) on which is an insulating layer (24) over which is a first SC layer (27) and further comprising a second SC layer (28) overlying the first SC layer (27) and having the upper surface (26).</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the at least one substantially symmetrical internal LDMOS region (81) and the at least one asymmetric edge-proximate LDMOS region (83) are substantially located in the second SC layer (28).</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the BL region (86) substantially penetrates through the first and second SC layers to the insulating layer (24).</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the DTI wall penetrates substantially from the upper surface (26) to or through the insulating layer (24).</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the support structure comprises a substrate (22) on which is an insulating layer (24) over which is a first SC layer (27) and further comprising a second SC layer (28) overlying the first SC layer (27) and in which the first (401) and second (411) well regions are substantially located, and wherein the BL region (86) extends substantially from the second well region (411) to the insulating layer (24).</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The LDMOS device (40) of any one of the preceding claims, wherein the at least one substantially symmetrical internal LDMOS region (81) has a first drain region (32) fed by at least two source regions (452, 453) located on laterally opposite sides of the first drain region (32) and the at least one asymmetric edge-proximate LDMOS region (83) has a least one second drain region (31) fed by at least one source region (451) located laterally only on one side of the second drain region (31).</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A method for forming an LDMOS device (40) having at least one centrally located LDMOS region (81) and at least one peripherally located LDMOS region (83), comprising:
<claim-text>providing a semiconductor-on-insulator (SOI) structure (21) having therein a dielectric layer (24) overlain by a first semiconductor layer (27) of a first conductivity type;<!-- EPO <DP n="17"> --></claim-text>
<claim-text>forming a buried layer (86) of a second, opposite, conductivity type in the first semiconductor layer (27);</claim-text>
<claim-text>forming a second semiconductor layer (28) overlying the first semiconductor layer (27);</claim-text>
<claim-text>forming the at least one centrally located (81) and the at least one peripherally located (83) LDMOS region substantially in or on the second semiconductor layer (28); and</claim-text>
<claim-text>forming in the first and second semiconductor layers and extending to the dielectric layer (24), a deep trench isolation (DTI) region (60) laterally bounding the at least one peripherally located (83) LDMOS region and the buried layer (86).</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The method of claim 10, wherein the first (27) and second (28) semiconductor layers are formed epitaxially.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The method of any one of claims 10-11, further comprising, forming a first drain region (32) and first (452) and second (453) source regions in the at least one centrally located LDMOS region (81), wherein the first drain region (32) is laterally located between the first (452) and second (453) source regions.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The method of any one of claims 10-12, further comprising, forming another drain region (31) and another source region (451) in the at least one peripherally located (83) LDMOS region, the another drain region (31) being located laterally outboard of the another source region (451).</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The method of any one of claims 10-13, wherein forming the another drain region (31) and another source region (451) comprises forming the another drain region (31) laterally closer to the DTI region (86) than the another source region (451).</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The method of any one of claims 10-14, wherein forming another drain region (31) and another source region (451) in the at least one peripherally located (83) LDMOS region comprises, providing a first well region (401) of the same conductivity type as the another drain region (31) proximate the DTI region (86) and forming the another drain region (31) therein.</claim-text></claim></claims><drawings mxw-id="PDW16667090" load-source="patent-office"><!-- EPO <DP n="18"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="162" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="130" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="131" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="152" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="133" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="148" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="160" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="159" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="158" he="233" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
