module mux64bit_2to1(in1, in0, sel, out);
	input logic [63:0] in1, in0;
	input logic sel;
	output logic [63:0] out;
	genvar i;
	
	generate
		for(i = 0; i < 64; i++)begin
			mux_2to1 bitwiseMux(.in1(in1[i], .in0(in0[i]), .sel(sel), .out(out[i]));
		end
	endgenerate
endmodule