#ifndef __SGTPUV8_IRQ_H
#define __SGTPUV8_IRQ_H

#define SGTPUV8_INTC0_BASE_OFFSET  0x0
#define SGTPUV8_INTC1_BASE_OFFSET  0x1000
#define SGTPUV8_INTC2_BASE_OFFSET  0x2000
#define SGTPUV8_INTC_INTEN_L_OFFSET      0x0
#define SGTPUV8_INTC_INTEN_H_OFFSET      0x4
#define SGTPUV8_INTC_MASK_L_OFFSET       0x8
#define SGTPUV8_INTC_MASK_H_OFFSET       0xc
#define SGTPUV8_INTC_STATUS_L_OFFSET     0x20
#define SGTPUV8_INTC_STATUS_H_OFFSET     0x24

#define SGTPUV8_GPIO_IRQ_ID     147
#define SGTPUV8_PKA_IRQ_ID      17
#define SGTPUV8_SPACC_IRQ_ID    18

#define SGTPUV8_READ_ARM9_ID    51

#define TOP_GP_REG_C906_IRQ_STATUS_OFFSET   0xf8
#define TOP_GP_REG_C906_IRQ_SET_OFFSET      0xf8
#define TOP_GP_REG_C906_IRQ_CLEAR_OFFSET    0x78
#define SGTPUV8_GP_REG_A53_IRQ_STATUS_OFFSET    0xfc
#define SGTPUV8_GP_REG_A53_IRQ_SET_OFFSET       0xfc
#define SGTPUV8_GP_REG_A53_IRQ_CLEAR_OFFSET     0x7c
#define MSG_DONE_A53_IRQ_MASK_0             (0x1)       // GP31[0]
#define MSG_DONE_A53_IRQ_MASK_1             (0x1 << 1)  // GP31[1]
#define MSG_DONE_XPU_IRQ_MASK_0             (0x1 << 12) // GP30[12]
#define MSG_DONE_XPU_IRQ_MASK_1             (0x1 << 13) // GP30[13]
#define MSG_DONE_CPU_IRQ_MASK               (0x1 << 14) // GP30[14]



#endif
