#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr 22 15:49:33 2022
# Process ID: 19800
# Current directory: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2700 C:\Users\dodg\Desktop\4.sem\DE1\digital-electronics-1\230240\project_1\project_1.xpr
# Log file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/vivado.log
# Journal file: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 982.805 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd w ]
add_files C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.531 ; gain = 248.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.246 ; gain = 304.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.418 ; gain = 324.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1325.418 ; gain = 324.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1515.730 ; gain = 515.027
17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1515.730 ; gain = 532.926
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1594.992 ; gain = 54.539
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:123]
ERROR: [Synth 8-2029] formal hex_i has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:119]
INFO: [Synth 8-994] hex_i is declared here [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:20]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.508 ; gain = 90.055
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1630.508 ; gain = 90.055
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1665.539 ; gain = 3.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.539 ; gain = 3.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.656 ; gain = 11.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.656 ; gain = 11.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1682.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.031 ; gain = 19.930
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1682.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1682.031 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.102 ; gain = 6.070
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1688.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.363 ; gain = 2.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1690.363 ; gain = 2.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1698.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1698.375 ; gain = 10.273
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1698.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.996 ; gain = 2.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.996 ; gain = 2.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1712.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1712.586 ; gain = 14.211
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.586 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] reset is not declared [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:51]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.586 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.586 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1712.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1712.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.297 ; gain = 1.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.297 ; gain = 1.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1725.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1725.832 ; gain = 13.246
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1757.078 ; gain = 20.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
ERROR: [Synth 8-690] width mismatch in assignment; target has 7 bits, source has 5 bits [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:53]
ERROR: [Synth 8-285] failed synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.078 ; gain = 20.020
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.078 ; gain = 20.020
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1772.773 ; gain = 15.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd:26]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (4#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd:42]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
WARNING: [Synth 8-614] signal 'ed_fall' is read in the process but is not in the sensitivity list [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (5#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (6#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:43]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (7#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.773 ; gain = 15.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.773 ; gain = 19.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.773 ; gain = 19.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1788.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.227 ; gain = 31.148
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'shift_register' [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/shift_register.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 18f6adacffb34c4389a660fa1227a441 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=50000)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [cnt_up_down_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.hex_7seg [hex_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture testbench of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 22 17:23:43 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 17:23:43 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1788.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sim_1/new/tb_top.vhd
Note: Stimulus process finished
Time: 7200 us  Iteration: 0  Process: /tb_top/p_stimulus  File: C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sim_1/new/tb_top.vhd
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.227 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1788.227 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1789.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-719] formal port/generic <rst> is not declared in <shift_register> [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:113]
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:110]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/morse_code_decoder.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-719] formal port/generic <rst> is not declared in <shift_register> [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:113]
ERROR: [VRFC 10-3353] formal port 'reset' has no actual or default value [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:110]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd:42]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/dodg/Desktop/4.sem/DE1/digital-electronics-1/230240/Project/morse_code_decoder/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 22 17:31:45 2022...
