

================================================================
== Vitis HLS Report for 'Bytes_flipping'
================================================================
* Date:           Tue Dec 19 07:23:46 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.970 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |       21|       21|         1|          1|          1|    21|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_flipped = alloca i32 1" [emitter.cpp:41->emitter.cpp:501]   --->   Operation 4 'alloca' 'data_flipped' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.93ns)   --->   "%p_read_20 = read i178 @_ssdm_op_Read.ap_auto.i178, i178 %p_read" [emitter.cpp:40->emitter.cpp:501]   --->   Operation 6 'read' 'p_read_20' <Predicate = true> <Delay = 2.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.03ns)   --->   "%store_ln44 = store i5 0, i5 %i" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 7 'store' 'store_ln44' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 8 [1/1] (1.03ns)   --->   "%store_ln41 = store i168 0, i168 %data_flipped" [emitter.cpp:41->emitter.cpp:501]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 9 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_29 = load i5 %i" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 10 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp_eq  i5 %i_29, i5 21" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 11 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.36ns)   --->   "%i_30 = add i5 %i_29, i5 1" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 12 'add' 'i_30' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc.split.i, void %Bytes_flipping.exit" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 13 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_flipped_load = load i168 %data_flipped" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 14 'load' 'data_flipped_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [emitter.cpp:41->emitter.cpp:501]   --->   Operation 15 'specpipeline' 'specpipeline_ln41' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [emitter.cpp:41->emitter.cpp:501]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 17 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_29, i3 0" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %shl_ln" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 19 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln46 = or i8 %shl_ln, i8 7" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 20 'or' 'or_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i8 %or_ln46" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 21 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bit_select_i_i4_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln46" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 22 'bitselect' 'bit_select_i_i4_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_flipped_1 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_load, i32 %zext_ln46_1, i1 %bit_select_i_i4_i" [emitter.cpp:46->emitter.cpp:501]   --->   Operation 23 'bitset' 'data_flipped_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln47 = or i8 %shl_ln, i8 1" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 24 'or' 'or_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %or_ln47" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 25 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i8 %shl_ln, i8 6" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 26 'or' 'or_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %or_ln47_1" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 27 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bit_select_i_i5_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln47" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 28 'bitselect' 'bit_select_i_i5_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_flipped_2 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_1, i32 %zext_ln47_1, i1 %bit_select_i_i5_i" [emitter.cpp:47->emitter.cpp:501]   --->   Operation 29 'bitset' 'data_flipped_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln48 = or i8 %shl_ln, i8 2" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 30 'or' 'or_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %or_ln48" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 31 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln48_1 = or i8 %shl_ln, i8 5" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 32 'or' 'or_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i8 %or_ln48_1" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 33 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bit_select_i_i6_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln48" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 34 'bitselect' 'bit_select_i_i6_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_flipped_3 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_2, i32 %zext_ln48_1, i1 %bit_select_i_i6_i" [emitter.cpp:48->emitter.cpp:501]   --->   Operation 35 'bitset' 'data_flipped_3' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln49 = or i8 %shl_ln, i8 3" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 36 'or' 'or_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i8 %or_ln49" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 37 'zext' 'zext_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln49_1 = or i8 %shl_ln, i8 4" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 38 'or' 'or_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i8 %or_ln49_1" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 39 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bit_select_i_i7_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln49" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 40 'bitselect' 'bit_select_i_i7_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_flipped_4 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_3, i32 %zext_ln49_1, i1 %bit_select_i_i7_i" [emitter.cpp:49->emitter.cpp:501]   --->   Operation 41 'bitset' 'data_flipped_4' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bit_select_i_i8_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln49_1" [emitter.cpp:50->emitter.cpp:501]   --->   Operation 42 'bitselect' 'bit_select_i_i8_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_flipped_5 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_4, i32 %zext_ln49, i1 %bit_select_i_i8_i" [emitter.cpp:50->emitter.cpp:501]   --->   Operation 43 'bitset' 'data_flipped_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bit_select_i_i1_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln48_1" [emitter.cpp:51->emitter.cpp:501]   --->   Operation 44 'bitselect' 'bit_select_i_i1_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_flipped_6 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_5, i32 %zext_ln48, i1 %bit_select_i_i1_i" [emitter.cpp:51->emitter.cpp:501]   --->   Operation 45 'bitset' 'data_flipped_6' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bit_select_i_i9_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln47_1" [emitter.cpp:52->emitter.cpp:501]   --->   Operation 46 'bitselect' 'bit_select_i_i9_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_flipped_7 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_6, i32 %zext_ln47, i1 %bit_select_i_i9_i" [emitter.cpp:52->emitter.cpp:501]   --->   Operation 47 'bitset' 'data_flipped_7' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bit_select_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i178.i32, i178 %p_read_20, i32 %zext_ln46_1" [emitter.cpp:53->emitter.cpp:501]   --->   Operation 48 'bitselect' 'bit_select_i_i_i' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_flipped_8 = bitset i168 @_ssdm_op_BitSet.i168.i168.i32.i1, i168 %data_flipped_7, i32 %zext_ln46, i1 %bit_select_i_i_i" [emitter.cpp:53->emitter.cpp:501]   --->   Operation 49 'bitset' 'data_flipped_8' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.03ns)   --->   "%store_ln44 = store i5 %i_30, i5 %i" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 50 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 51 [1/1] (1.03ns)   --->   "%store_ln41 = store i168 %data_flipped_8, i168 %data_flipped" [emitter.cpp:41->emitter.cpp:501]   --->   Operation 51 'store' 'store_ln41' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i" [emitter.cpp:44->emitter.cpp:501]   --->   Operation 52 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_flipped_load_1 = load i168 %data_flipped" [emitter.cpp:501]   --->   Operation 53 'load' 'data_flipped_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln501 = ret i168 %data_flipped_load_1" [emitter.cpp:501]   --->   Operation 54 'ret' 'ret_ln501' <Predicate = (icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_flipped           (alloca           ) [ 01]
i                      (alloca           ) [ 01]
p_read_20              (read             ) [ 00]
store_ln44             (store            ) [ 00]
store_ln41             (store            ) [ 00]
br_ln44                (br               ) [ 00]
i_29                   (load             ) [ 00]
icmp_ln44              (icmp             ) [ 01]
i_30                   (add              ) [ 00]
br_ln44                (br               ) [ 00]
data_flipped_load      (load             ) [ 00]
specpipeline_ln41      (specpipeline     ) [ 00]
speclooptripcount_ln41 (speclooptripcount) [ 00]
specloopname_ln44      (specloopname     ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
zext_ln46              (zext             ) [ 00]
or_ln46                (or               ) [ 00]
zext_ln46_1            (zext             ) [ 00]
bit_select_i_i4_i      (bitselect        ) [ 00]
data_flipped_1         (bitset           ) [ 00]
or_ln47                (or               ) [ 00]
zext_ln47              (zext             ) [ 00]
or_ln47_1              (or               ) [ 00]
zext_ln47_1            (zext             ) [ 00]
bit_select_i_i5_i      (bitselect        ) [ 00]
data_flipped_2         (bitset           ) [ 00]
or_ln48                (or               ) [ 00]
zext_ln48              (zext             ) [ 00]
or_ln48_1              (or               ) [ 00]
zext_ln48_1            (zext             ) [ 00]
bit_select_i_i6_i      (bitselect        ) [ 00]
data_flipped_3         (bitset           ) [ 00]
or_ln49                (or               ) [ 00]
zext_ln49              (zext             ) [ 00]
or_ln49_1              (or               ) [ 00]
zext_ln49_1            (zext             ) [ 00]
bit_select_i_i7_i      (bitselect        ) [ 00]
data_flipped_4         (bitset           ) [ 00]
bit_select_i_i8_i      (bitselect        ) [ 00]
data_flipped_5         (bitset           ) [ 00]
bit_select_i_i1_i      (bitselect        ) [ 00]
data_flipped_6         (bitset           ) [ 00]
bit_select_i_i9_i      (bitselect        ) [ 00]
data_flipped_7         (bitset           ) [ 00]
bit_select_i_i_i       (bitselect        ) [ 00]
data_flipped_8         (bitset           ) [ 00]
store_ln44             (store            ) [ 00]
store_ln41             (store            ) [ 00]
br_ln44                (br               ) [ 00]
data_flipped_load_1    (load             ) [ 00]
ret_ln501              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i178"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i178.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i168.i168.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="data_flipped_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_flipped/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_20_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="178" slack="0"/>
<pin id="62" dir="0" index="1" bw="178" slack="0"/>
<pin id="63" dir="1" index="2" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln44_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln41_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="168" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_29_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln44_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_30_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="data_flipped_load_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="168" slack="0"/>
<pin id="93" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_flipped_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln46_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="or_ln46_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln46_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bit_select_i_i4_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="178" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i4_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_flipped_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="168" slack="0"/>
<pin id="126" dir="0" index="1" bw="168" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="1" slack="0"/>
<pin id="129" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="or_ln47_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln47_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln47_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln47_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bit_select_i_i5_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="178" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i5_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_flipped_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="168" slack="0"/>
<pin id="164" dir="0" index="1" bw="168" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln48_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln48_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln48_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln48_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bit_select_i_i6_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="178" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i6_i/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_flipped_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="168" slack="0"/>
<pin id="202" dir="0" index="1" bw="168" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln49_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln49_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln49_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln49_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bit_select_i_i7_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="178" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i7_i/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="data_flipped_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="168" slack="0"/>
<pin id="240" dir="0" index="1" bw="168" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bit_select_i_i8_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="178" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i8_i/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="data_flipped_5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="168" slack="0"/>
<pin id="258" dir="0" index="1" bw="168" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bit_select_i_i1_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="178" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i1_i/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="data_flipped_6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="168" slack="0"/>
<pin id="276" dir="0" index="1" bw="168" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="1" slack="0"/>
<pin id="279" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bit_select_i_i9_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="178" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i9_i/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="data_flipped_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="168" slack="0"/>
<pin id="294" dir="0" index="1" bw="168" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_7/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="bit_select_i_i_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="178" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select_i_i_i/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="data_flipped_8_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="168" slack="0"/>
<pin id="312" dir="0" index="1" bw="168" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="0"/>
<pin id="315" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="data_flipped_8/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln44_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln41_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="168" slack="0"/>
<pin id="327" dir="0" index="1" bw="168" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="data_flipped_load_1_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="168" slack="0"/>
<pin id="332" dir="1" index="1" bw="168" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_flipped_load_1/1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="data_flipped_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="168" slack="0"/>
<pin id="335" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opset="data_flipped "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="76" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="60" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="102" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="91" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="112" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="116" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="94" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="94" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="60" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="140" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="124" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="150" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="154" pin="3"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="94" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="94" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="60" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="178" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="162" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="188" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="192" pin="3"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="94" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="94" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="60" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="216" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="200" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="226" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="230" pin="3"/><net_sink comp="238" pin=3"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="60" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="226" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="238" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="216" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="248" pin="3"/><net_sink comp="256" pin=3"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="60" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="188" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="256" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="178" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="266" pin="3"/><net_sink comp="274" pin=3"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="60" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="150" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="274" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="140" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="284" pin="3"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="60" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="112" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="292" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="102" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="302" pin="3"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="85" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="310" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="52" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="344"><net_src comp="56" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="320" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Bytes_flipping : p_read | {1 }
  - Chain level:
	State 1
		store_ln44 : 1
		store_ln41 : 1
		i_29 : 1
		icmp_ln44 : 2
		i_30 : 2
		br_ln44 : 3
		data_flipped_load : 1
		shl_ln : 2
		zext_ln46 : 3
		or_ln46 : 3
		zext_ln46_1 : 3
		bit_select_i_i4_i : 4
		data_flipped_1 : 4
		or_ln47 : 3
		zext_ln47 : 3
		or_ln47_1 : 3
		zext_ln47_1 : 3
		bit_select_i_i5_i : 4
		data_flipped_2 : 5
		or_ln48 : 3
		zext_ln48 : 3
		or_ln48_1 : 3
		zext_ln48_1 : 3
		bit_select_i_i6_i : 4
		data_flipped_3 : 6
		or_ln49 : 3
		zext_ln49 : 3
		or_ln49_1 : 3
		zext_ln49_1 : 3
		bit_select_i_i7_i : 4
		data_flipped_4 : 7
		bit_select_i_i8_i : 4
		data_flipped_5 : 8
		bit_select_i_i1_i : 4
		data_flipped_6 : 9
		bit_select_i_i9_i : 4
		data_flipped_7 : 10
		bit_select_i_i_i : 4
		data_flipped_8 : 11
		store_ln44 : 3
		store_ln41 : 12
		data_flipped_load_1 : 1
		ret_ln501 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |      icmp_ln44_fu_79     |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |        i_30_fu_85        |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   |   p_read_20_read_fu_60   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_94       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln46_fu_102     |    0    |    0    |
|          |    zext_ln46_1_fu_112    |    0    |    0    |
|          |     zext_ln47_fu_140     |    0    |    0    |
|   zext   |    zext_ln47_1_fu_150    |    0    |    0    |
|          |     zext_ln48_fu_178     |    0    |    0    |
|          |    zext_ln48_1_fu_188    |    0    |    0    |
|          |     zext_ln49_fu_216     |    0    |    0    |
|          |    zext_ln49_1_fu_226    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln46_fu_106      |    0    |    0    |
|          |      or_ln47_fu_134      |    0    |    0    |
|          |     or_ln47_1_fu_144     |    0    |    0    |
|    or    |      or_ln48_fu_172      |    0    |    0    |
|          |     or_ln48_1_fu_182     |    0    |    0    |
|          |      or_ln49_fu_210      |    0    |    0    |
|          |     or_ln49_1_fu_220     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | bit_select_i_i4_i_fu_116 |    0    |    0    |
|          | bit_select_i_i5_i_fu_154 |    0    |    0    |
|          | bit_select_i_i6_i_fu_192 |    0    |    0    |
| bitselect| bit_select_i_i7_i_fu_230 |    0    |    0    |
|          | bit_select_i_i8_i_fu_248 |    0    |    0    |
|          | bit_select_i_i1_i_fu_266 |    0    |    0    |
|          | bit_select_i_i9_i_fu_284 |    0    |    0    |
|          |  bit_select_i_i_i_fu_302 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   data_flipped_1_fu_124  |    0    |    0    |
|          |   data_flipped_2_fu_162  |    0    |    0    |
|          |   data_flipped_3_fu_200  |    0    |    0    |
|  bitset  |   data_flipped_4_fu_238  |    0    |    0    |
|          |   data_flipped_5_fu_256  |    0    |    0    |
|          |   data_flipped_6_fu_274  |    0    |    0    |
|          |   data_flipped_7_fu_292  |    0    |    0    |
|          |   data_flipped_8_fu_310  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    26   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|data_flipped_reg_333|   168  |
|      i_reg_341     |    5   |
+--------------------+--------+
|        Total       |   173  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   173  |    -   |
+-----------+--------+--------+
|   Total   |   173  |   26   |
+-----------+--------+--------+
