Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct  6 01:25:35 2023
| Host         : ECEB-3022-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.518        0.000                      0                  536        0.082        0.000                      0                  536        4.500        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 0.518        0.000                      0                  536        0.082        0.000                      0                  536        4.500        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/Z_Register/Dout_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 2.770ns (29.322%)  route 6.677ns (70.678%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 f  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 f  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 f  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.729    13.539    slc/state_controller/D[11]
    SLICE_X5Y83          LUT4 (Prop_lut4_I1_O)        0.124    13.663 f  slc/state_controller/Dout_i_3/O
                         net (fo=2, routed)           0.648    14.312    slc/state_controller/Dout_i_3_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124    14.436 r  slc/state_controller/Dout_i_1__1/O
                         net (fo=1, routed)           0.000    14.436    slc/Z_Register/Dout_reg_0
    SLICE_X5Y82          FDRE                                         r  slc/Z_Register/Dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.499    14.696    slc/Z_Register/Clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc/Z_Register/Dout_reg/C
                         clock pessimism              0.262    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031    14.953    slc/Z_Register/Dout_reg
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/P_Register/Dout_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 2.770ns (29.337%)  route 6.672ns (70.663%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 14.696 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.729    13.539    slc/state_controller/D[11]
    SLICE_X5Y83          LUT4 (Prop_lut4_I1_O)        0.124    13.663 r  slc/state_controller/Dout_i_3/O
                         net (fo=2, routed)           0.643    14.307    slc/state_controller/Dout_i_3_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  slc/state_controller/Dout_i_1__0/O
                         net (fo=1, routed)           0.000    14.431    slc/P_Register/Dout_reg_0
    SLICE_X5Y82          FDRE                                         r  slc/P_Register/Dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.499    14.696    slc/P_Register/Clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  slc/P_Register/Dout_reg/C
                         clock pessimism              0.262    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.029    14.951    slc/P_Register/Dout_reg
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_register/Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.531ns (29.241%)  route 6.125ns (70.759%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.098 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.098    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.317 r  slc/myAdder/myOutput_carry__2/O[0]
                         net (fo=2, routed)           0.513    11.830    slc/state_controller/data3[12]
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.295    12.125 r  slc/state_controller/Dout[12]_i_4/O
                         net (fo=1, routed)           0.414    12.539    slc/state_controller/Dout[12]_i_4_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124    12.663 r  slc/state_controller/Dout[12]_i_1__1/O
                         net (fo=14, routed)          0.982    13.644    slc/MAR_register/D[12]
    SLICE_X9Y81          FDRE                                         r  slc/MAR_register/Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.430    14.627    slc/MAR_register/Clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc/MAR_register/Dout_reg[12]/C
                         clock pessimism              0.249    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.103    14.737    slc/MAR_register/Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerSeven/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.522ns (28.919%)  route 6.199ns (71.081%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 14.697 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.899    13.710    slc/RegFile/registerSeven/D[11]
    SLICE_X4Y83          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.500    14.697    slc/RegFile/registerSeven/Clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[11]/C
                         clock pessimism              0.262    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)       -0.105    14.818    slc/RegFile/registerSeven/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 2.522ns (29.060%)  route 6.157ns (70.940%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.857    13.668    slc/MAR_register/D[11]
    SLICE_X8Y82          FDRE                                         r  slc/MAR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.432    14.629    slc/MAR_register/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  slc/MAR_register/Dout_reg[11]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.045    14.797    slc/MAR_register/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_register/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 2.529ns (29.576%)  route 6.022ns (70.424%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.629 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.304 r  slc/myAdder/myOutput_carry__1/O[1]
                         net (fo=2, routed)           0.554    11.858    slc/state_controller/data3[9]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.306    12.164 r  slc/state_controller/Dout[9]_i_4/O
                         net (fo=1, routed)           0.294    12.459    slc/state_controller/Dout[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    12.583 r  slc/state_controller/Dout[9]_i_1__1/O
                         net (fo=13, routed)          0.957    13.540    slc/MAR_register/D[9]
    SLICE_X8Y82          FDRE                                         r  slc/MAR_register/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.432    14.629    slc/MAR_register/Clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  slc/MAR_register/Dout_reg[9]/C
                         clock pessimism              0.249    14.878    
                         clock uncertainty           -0.035    14.842    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)       -0.028    14.814    slc/MAR_register/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerSix/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 2.522ns (29.458%)  route 6.039ns (70.542%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.740    13.550    slc/RegFile/registerSix/D[11]
    SLICE_X3Y84          FDRE                                         r  slc/RegFile/registerSix/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.503    14.700    slc/RegFile/registerSix/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  slc/RegFile/registerSix/Dout_reg[11]/C
                         clock pessimism              0.249    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.081    14.832    slc/RegFile/registerSix/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MAR_register/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 2.646ns (31.257%)  route 5.819ns (68.743%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 14.627 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.098 r  slc/myAdder/myOutput_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.098    slc/myAdder/myOutput_carry__1_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.421 r  slc/myAdder/myOutput_carry__2/O[1]
                         net (fo=2, routed)           0.466    11.887    slc/state_controller/data3[13]
    SLICE_X6Y86          LUT6 (Prop_lut6_I1_O)        0.306    12.193 r  slc/state_controller/Dout[13]_i_4/O
                         net (fo=1, routed)           0.288    12.481    slc/state_controller/Dout[13]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    12.605 r  slc/state_controller/Dout[13]_i_1__1/O
                         net (fo=14, routed)          0.849    13.454    slc/MAR_register/D[13]
    SLICE_X9Y81          FDRE                                         r  slc/MAR_register/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.430    14.627    slc/MAR_register/Clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc/MAR_register/Dout_reg[13]/C
                         clock pessimism              0.249    14.876    
                         clock uncertainty           -0.035    14.840    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.081    14.759    slc/MAR_register/Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/MDR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.646ns (30.740%)  route 5.962ns (69.260%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 14.632 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.296 r  slc/myAdder/myOutput_carry__1/O[3]
                         net (fo=2, routed)           0.592    11.888    slc/state_controller/data3[11]
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.307    12.195 r  slc/state_controller/Dout[11]_i_4/O
                         net (fo=1, routed)           0.491    12.686    slc/state_controller/Dout[11]_i_4_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124    12.810 r  slc/state_controller/Dout[11]_i_1__1/O
                         net (fo=13, routed)          0.662    13.472    slc/state_controller/D[11]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.124    13.596 r  slc/state_controller/Dout[11]_i_1__0/O
                         net (fo=1, routed)           0.000    13.596    slc/MDR_register/D[11]
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435    14.632    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
                         clock pessimism              0.249    14.881    
                         clock uncertainty           -0.035    14.845    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.081    14.926    slc/MDR_register/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/IR_register/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.529ns (29.770%)  route 5.966ns (70.230%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.621     4.989    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.445 r  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=70, routed)          1.093     6.538    slc/state_controller/State[4]
    SLICE_X4Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.662 r  slc/state_controller/i__carry_i_31/O
                         net (fo=66, routed)          0.669     7.331    slc/IR_register/myOutput_carry__2_i_5
    SLICE_X3Y83          LUT3 (Prop_lut3_I1_O)        0.118     7.449 r  slc/IR_register/i__carry_i_13/O
                         net (fo=16, routed)          1.076     8.525    slc/RegFile/registerSeven/Dout_reg[12]_1
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.326     8.851 r  slc/RegFile/registerSeven/i__carry__0_i_1/O
                         net (fo=4, routed)           0.894     9.745    slc/PC_register/SR1[7]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.153     9.898 r  slc/PC_register/myOutput_carry__0_i_1/O
                         net (fo=2, routed)           0.484    10.382    slc/myAdder/DI[3]
    SLICE_X6Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.981 r  slc/myAdder/myOutput_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    slc/myAdder/myOutput_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.304 r  slc/myAdder/myOutput_carry__1/O[1]
                         net (fo=2, routed)           0.554    11.858    slc/state_controller/data3[9]
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.306    12.164 r  slc/state_controller/Dout[9]_i_4/O
                         net (fo=1, routed)           0.294    12.459    slc/state_controller/Dout[9]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124    12.583 r  slc/state_controller/Dout[9]_i_1__1/O
                         net (fo=13, routed)          0.901    13.484    slc/IR_register/D[9]
    SLICE_X4Y84          FDRE                                         r  slc/IR_register/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.501    14.698    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  slc/IR_register/Dout_reg[9]/C
                         clock pessimism              0.262    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)       -0.103    14.821    slc/IR_register/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.606%)  route 0.230ns (52.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.559     1.596    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  slc/MDR_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     1.760 r  slc/MDR_register/Dout_reg[9]/Q
                         net (fo=3, routed)           0.062     1.823    instaRam/Q[9]
    SLICE_X9Y83          LUT5 (Prop_lut5_I4_O)        0.045     1.868 r  instaRam/ram1_i_19/O
                         net (fo=1, routed)           0.168     2.035    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.366%)  route 0.299ns (61.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  slc/MDR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/Dout_reg[8]/Q
                         net (fo=3, routed)           0.132     1.870    instaRam/Q[8]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.915 r  instaRam/ram1_i_20/O
                         net (fo=1, routed)           0.167     2.082    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.913%)  route 0.318ns (63.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  slc/MDR_register/Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/Dout_reg[15]/Q
                         net (fo=4, routed)           0.134     1.872    instaRam/Q[15]
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  instaRam/ram1_i_13/O
                         net (fo=1, routed)           0.184     2.101    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.766%)  route 0.317ns (60.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc/MDR_register/Dout_reg[11]/Q
                         net (fo=3, routed)           0.149     1.910    instaRam/Q[11]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  instaRam/ram1_i_17/O
                         net (fo=1, routed)           0.168     2.123    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/memory_subsystem/hex_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.592%)  route 0.138ns (49.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  slc/MDR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/Dout_reg[8]/Q
                         net (fo=3, routed)           0.138     1.876    slc/memory_subsystem/D[8]
    SLICE_X11Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[8]/C
                         clock pessimism             -0.619     1.632    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.070     1.702    slc/memory_subsystem/hex_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.468%)  route 0.370ns (66.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.559     1.596    instaRam/Clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.204     1.941    instaRam/state[1]
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.986 r  instaRam/ram1_i_27/O
                         net (fo=1, routed)           0.166     2.152    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.488%)  route 0.369ns (66.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  slc/MDR_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc/MDR_register/Dout_reg[12]/Q
                         net (fo=3, routed)           0.171     1.909    instaRam/Q[12]
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.954 r  instaRam/ram1_i_16/O
                         net (fo=1, routed)           0.199     2.153    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.027%)  route 0.395ns (67.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.559     1.596    instaRam/Clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.205     1.942    instaRam/state[1]
    SLICE_X9Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.987 r  instaRam/ram1_i_28/O
                         net (fo=1, routed)           0.190     2.177    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 instaRam/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.800%)  route 0.418ns (69.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.559     1.596    instaRam/Clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  instaRam/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDCE (Prop_fdce_C_Q)         0.141     1.737 r  instaRam/FSM_sequential_state_reg[1]/Q
                         net (fo=29, routed)          0.202     1.939    instaRam/state[1]
    SLICE_X9Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.984 r  instaRam/ram1_i_24/O
                         net (fo=1, routed)           0.216     2.200    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 slc/MDR_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.582%)  route 0.395ns (65.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.560     1.597    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc/MDR_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc/MDR_register/Dout_reg[13]/Q
                         net (fo=3, routed)           0.270     2.032    instaRam/Q[13]
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.045     2.077 r  instaRam/ram1_i_15/O
                         net (fo=1, routed)           0.125     2.202    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.874     2.297    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.658    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.954    ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y84   button_sync[0]/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y88    button_sync[1]/q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y79   instaRam/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y83    instaRam/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79   instaRam/address_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y81   instaRam/address_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y81   instaRam/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y84   button_sync[0]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y84   button_sync[0]/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y88    button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y88    button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y79   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y79   instaRam/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83    instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83    instaRam/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   instaRam/address_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   instaRam/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y84   button_sync[0]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y84   button_sync[0]/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y88    button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y88    button_sync[1]/q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y79   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y79   instaRam/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83    instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y83    instaRam/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   instaRam/address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   instaRam/address_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.400ns  (logic 5.166ns (31.501%)  route 11.234ns (68.499%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.222 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.865     8.087    slc/PC_register/hex_gridB_OBUF[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.348     8.435 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.307     8.741    slc/PC_register/hex_segB_OBUF[1]_inst_i_6_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.328     9.069 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.717     9.786    slc/PC_register/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.910 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.590    13.500    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    16.400 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.400    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.361ns  (logic 5.188ns (31.709%)  route 11.173ns (68.291%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.222 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          1.434     8.656    slc/memory_subsystem/hex_gridB_OBUF[0]
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.354     9.010 f  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.795     9.804    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_6_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.326    10.130 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.151    10.282    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.038    13.443    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.361 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.361    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.143ns  (logic 4.919ns (30.472%)  route 11.224ns (69.528%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.553     7.749    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.148     7.897 f  slc/PC_register/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.452     8.349    slc/PC_register/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.328     8.677 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.725     9.402    slc/PC_register/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.526 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.738    13.264    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    16.143 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.143    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.120ns  (logic 4.714ns (29.242%)  route 11.406ns (70.758%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.633     7.828    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.952 f  slc/PC_register/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.670     8.623    slc/PC_register/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.747 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.710     9.457    slc/PC_register/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.638    13.219    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    16.120 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.120    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.813ns  (logic 4.978ns (31.481%)  route 10.835ns (68.519%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.867     8.062    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.212 f  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.306     8.518    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.348     8.866 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.799     9.665    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.789 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.108    12.898    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.813 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.813    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.744ns  (logic 4.727ns (30.025%)  route 11.017ns (69.975%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.553     7.749    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.873 f  slc/PC_register/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.689     8.562    slc/PC_register/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.686 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.808     9.494    slc/PC_register/hex_segB_OBUF[4]_inst_i_2_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.618 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.211    12.829    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.744 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.744    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.711ns  (logic 4.948ns (31.494%)  route 10.763ns (68.506%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.633     7.828    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I0_O)        0.150     7.978 f  slc/PC_register/hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.077     9.055    slc/PC_register/hex_segB_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.328     9.383 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.162     9.545    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.669 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.136    12.805    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    15.711 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.711    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.498ns  (logic 4.963ns (32.023%)  route 10.535ns (67.977%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.846     8.041    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.193 f  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.640     8.833    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332     9.165 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.526     9.691    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.815 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.768    12.583    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    15.498 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.498    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.491ns  (logic 4.722ns (30.479%)  route 10.770ns (69.521%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I2_O)        0.124     7.196 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.867     8.062    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.124     8.186 f  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.795     8.981    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.105 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.452     9.557    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.681 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.901    12.582    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.491 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.491    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 4.576ns (30.145%)  route 10.604ns (69.855%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         5.755     7.072    slc/HexA/Reset_IBUF
    SLICE_X11Y84         LUT3 (Prop_lut3_I1_O)        0.150     7.222 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          4.848    12.070    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.109    15.179 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.179    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.600ns  (logic 1.678ns (36.473%)  route 2.922ns (63.527%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         1.890     2.283    slc/HexA/Reset_IBUF
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.042     2.325 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.033     3.358    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.242     4.600 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.600    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.649ns  (logic 1.623ns (34.923%)  route 3.025ns (65.077%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         1.890     2.283    slc/HexA/Reset_IBUF
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.328 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.136     3.464    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     4.649 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.649    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.834ns  (logic 1.617ns (33.454%)  route 3.217ns (66.546%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.143     2.536    slc/PC_register/Reset_IBUF
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.581 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.074     3.655    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     4.834 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.834    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.875ns  (logic 1.603ns (32.886%)  route 3.272ns (67.114%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         1.890     2.283    slc/HexA/Reset_IBUF
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.045     2.328 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.382     3.710    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.875 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.875    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.889ns  (logic 1.621ns (33.151%)  route 3.269ns (66.849%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.215     2.608    slc/PC_register/Reset_IBUF
    SLICE_X10Y83         LUT4 (Prop_lut4_I3_O)        0.045     2.653 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.054     3.707    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     4.889 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.889    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.034ns  (logic 1.581ns (31.410%)  route 3.453ns (68.590%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.144     2.537    slc/PC_register/Reset_IBUF
    SLICE_X11Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.582 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.309     3.892    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     5.034 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.034    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.081ns  (logic 1.661ns (32.694%)  route 3.420ns (67.306%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         1.890     2.283    slc/HexA/Reset_IBUF
    SLICE_X15Y79         LUT3 (Prop_lut3_I0_O)        0.042     2.325 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.530     3.855    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.226     5.081 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.081    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.153ns  (logic 1.600ns (31.053%)  route 3.553ns (68.947%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.170     2.564    slc/PC_register/Reset_IBUF
    SLICE_X10Y80         LUT4 (Prop_lut4_I1_O)        0.045     2.609 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.383     3.992    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     5.153 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.153    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.332ns  (logic 1.614ns (30.269%)  route 3.718ns (69.731%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.739     3.133    slc/HexA/Reset_IBUF
    SLICE_X13Y85         LUT3 (Prop_lut3_I1_O)        0.045     3.178 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.979     4.157    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     5.332 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.332    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.363ns  (logic 1.608ns (29.988%)  route 3.755ns (70.012%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         2.730     3.124    slc/PC_register/Reset_IBUF
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045     3.169 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.024     4.193    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     5.363 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.363    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.482ns  (logic 4.370ns (38.055%)  route 7.113ns (61.945%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 r  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.216 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          0.865     8.081    slc/PC_register/hex_gridB_OBUF[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.348     8.429 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.307     8.736    slc/PC_register/hex_segB_OBUF[1]_inst_i_6_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.328     9.064 f  slc/PC_register/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.717     9.781    slc/PC_register/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I5_O)        0.124     9.905 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.590    13.495    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    16.394 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.394    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 4.391ns (38.375%)  route 7.052ns (61.625%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 r  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.216 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          1.434     8.650    slc/memory_subsystem/hex_gridB_OBUF[0]
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.354     9.004 f  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.795     9.799    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_6_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.326    10.125 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.151    10.276    slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X13Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.400 r  slc/memory_subsystem/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.038    13.438    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.355 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.355    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 4.120ns (36.714%)  route 7.103ns (63.286%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.553     7.741    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.148     7.889 f  slc/PC_register/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.452     8.342    slc/PC_register/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.328     8.670 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.725     9.394    slc/PC_register/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.518 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.738    13.257    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    16.135 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.135    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.200ns  (logic 3.915ns (34.956%)  route 7.285ns (65.044%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.633     7.821    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.945 f  slc/PC_register/hex_segB_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.670     8.615    slc/PC_register/hex_segB_OBUF[5]_inst_i_5_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.739 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.710     9.449    slc/PC_register/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.573 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.638    13.211    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    16.112 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.112    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.894ns  (logic 4.180ns (38.367%)  route 6.714ns (61.633%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.867     8.055    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.150     8.205 f  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.306     8.511    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.348     8.859 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.799     9.658    slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X12Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  slc/memory_subsystem/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.108    12.890    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    15.806 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.806    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.824ns  (logic 3.929ns (36.294%)  route 6.896ns (63.706%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.553     7.741    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     7.865 f  slc/PC_register/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.689     8.555    slc/PC_register/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.679 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.808     9.487    slc/PC_register/hex_segB_OBUF[4]_inst_i_2_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I0_O)        0.124     9.611 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.211    12.822    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.736 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.736    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.792ns  (logic 4.150ns (38.452%)  route 6.642ns (61.548%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.633     7.821    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_0
    SLICE_X8Y84          LUT5 (Prop_lut5_I0_O)        0.150     7.971 f  slc/PC_register/hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           1.077     9.048    slc/PC_register/hex_segB_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.328     9.376 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.162     9.537    slc/PC_register/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.661 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.136    12.798    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    15.703 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.703    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 3.788ns (35.679%)  route 6.828ns (64.321%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.618     4.986    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  slc/PC_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.504 r  slc/PC_register/Dout_reg[14]/Q
                         net (fo=10, routed)          1.516     7.020    slc/PC_register/Q[14]
    SLICE_X10Y85         LUT4 (Prop_lut4_I3_O)        0.124     7.144 f  slc/PC_register/hex_segB_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.423     7.567    slc/PC_register/hex_segB_OBUF[3]_inst_i_4_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.691 f  slc/PC_register/hex_segB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.971     8.662    slc/PC_register/hex_segB_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.786 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.918    12.704    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.602 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.602    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.578ns  (logic 4.164ns (39.367%)  route 6.414ns (60.633%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.846     8.034    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.186 f  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.640     8.826    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y87         LUT6 (Prop_lut6_I5_O)        0.332     9.158 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.526     9.684    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.808 r  slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.768    12.576    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    15.490 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.490    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.572ns  (logic 3.923ns (37.109%)  route 6.649ns (62.891%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.544     4.912    slc/HexA/Clk_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.518     5.430 f  slc/HexA/counter_reg[16]/Q
                         net (fo=26, routed)          1.634     7.064    slc/HexA/p_0_in[1]
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124     7.188 f  slc/HexA/hex_segB_OBUF[1]_inst_i_5/O
                         net (fo=8, routed)           0.867     8.055    slc/memory_subsystem/hex_seg_OBUF[6]_inst_i_2_0
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.124     8.179 f  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.795     8.974    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.098 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.452     9.550    slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  slc/memory_subsystem/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.901    12.574    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.483 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.483    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.341ns (78.420%)  route 0.369ns (21.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.587     1.624    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  slc/IR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc/IR_register/Dout_reg[8]/Q
                         net (fo=5, routed)           0.369     2.134    LED_OBUF[8]
    C17                  OBUF (Prop_obuf_I_O)         1.200     3.335 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.335    LED[8]
    C17                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.347ns (78.387%)  route 0.372ns (21.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.586     1.623    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/IR_register/Dout_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.787 r  slc/IR_register/Dout_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.372     2.159    lopt
    C18                  OBUF (Prop_obuf_I_O)         1.183     3.342 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.342    LED[12]
    C18                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.342ns (77.064%)  route 0.399ns (22.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.586     1.623    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/IR_register/Dout_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.787 r  slc/IR_register/Dout_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.399     2.187    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         1.178     3.364 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.364    LED[13]
    D18                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.364ns (77.868%)  route 0.388ns (22.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.587     1.624    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/IR_register/Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc/IR_register/Dout_reg[7]/Q
                         net (fo=3, routed)           0.388     2.176    LED_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.375 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.375    LED[7]
    D17                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.320ns (74.700%)  route 0.447ns (25.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.583     1.620    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  slc/IR_register/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/IR_register/Dout_reg[3]/Q
                         net (fo=3, routed)           0.447     2.208    LED_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.179     3.387 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.387    LED[3]
    D15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.365ns (74.825%)  route 0.459ns (25.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.587     1.624    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/IR_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc/IR_register/Dout_reg[10]/Q
                         net (fo=10, routed)          0.459     2.248    LED_OBUF[10]
    A17                  OBUF (Prop_obuf_I_O)         1.201     3.448 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.448    LED[10]
    A17                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.375ns (74.386%)  route 0.474ns (25.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.586     1.623    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc/IR_register/Dout_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     1.771 r  slc/IR_register/Dout_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.474     2.245    lopt_3
    G17                  OBUF (Prop_obuf_I_O)         1.227     3.472 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.472    LED[15]
    G17                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.317ns (71.054%)  route 0.537ns (28.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.583     1.620    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  slc/IR_register/Dout_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/IR_register/Dout_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.537     2.298    lopt_4
    F18                  OBUF (Prop_obuf_I_O)         1.176     3.474 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.474    LED[5]
    F18                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.309ns (70.189%)  route 0.556ns (29.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.583     1.620    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  slc/IR_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/IR_register/Dout_reg[1]/Q
                         net (fo=35, routed)          0.556     2.317    LED_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.168     3.485 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.485    LED[1]
    C14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/IR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.364ns (72.344%)  route 0.522ns (27.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.587     1.624    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc/IR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  slc/IR_register/Dout_reg[11]/Q
                         net (fo=10, routed)          0.522     2.310    LED_OBUF[11]
    B17                  OBUF (Prop_obuf_I_O)         1.200     3.510 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.510    LED[11]
    B17                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X13Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X13Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[11]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/memory_subsystem/hex_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.780ns  (logic 1.316ns (14.994%)  route 7.464ns (85.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.464     8.780    slc/memory_subsystem/Reset_IBUF
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.435     4.632    slc/memory_subsystem/Clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  slc/memory_subsystem/hex_data_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerSeven/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.316ns (15.457%)  route 7.201ns (84.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.201     8.517    slc/RegFile/registerSeven/Reset_IBUF
    SLICE_X4Y88          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.504     4.701    slc/RegFile/registerSeven/Clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/RegFile/registerSeven/Dout_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.316ns (15.457%)  route 7.201ns (84.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.201     8.517    slc/RegFile/registerSeven/Reset_IBUF
    SLICE_X4Y88          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.504     4.701    slc/RegFile/registerSeven/Clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  slc/RegFile/registerSeven/Dout_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.513ns  (logic 1.316ns (15.465%)  route 7.196ns (84.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.196     8.513    slc/state_controller/Reset_IBUF
    SLICE_X5Y88          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.504     4.701    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.513ns  (logic 1.316ns (15.465%)  route 7.196ns (84.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=284, routed)         7.196     8.513    slc/state_controller/Reset_IBUF
    SLICE_X5Y88          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.504     4.701    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.465ns (30.958%)  route 1.038ns (69.042%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           1.038     1.458    slc/state_controller/SW_IBUF[11]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     1.503 r  slc/state_controller/Dout[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.503    slc/MDR_register/D[11]
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.462ns (30.124%)  route 1.071ns (69.876%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           1.071     1.488    slc/state_controller/SW_IBUF[13]
    SLICE_X8Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.533 r  slc/state_controller/Dout[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.533    slc/MDR_register/D[13]
    SLICE_X8Y86          FDRE                                         r  slc/MDR_register/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc/MDR_register/Dout_reg[13]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.467ns (29.766%)  route 1.102ns (70.234%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           1.102     1.524    slc/state_controller/SW_IBUF[14]
    SLICE_X8Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.569 r  slc/state_controller/Dout[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.569    slc/MDR_register/D[14]
    SLICE_X8Y86          FDRE                                         r  slc/MDR_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc/MDR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 0.469ns (28.147%)  route 1.198ns (71.853%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.198     1.623    slc/state_controller/SW_IBUF[9]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.668 r  slc/state_controller/Dout[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.668    slc/MDR_register/D[9]
    SLICE_X8Y83          FDRE                                         r  slc/MDR_register/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.826     2.249    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  slc/MDR_register/Dout_reg[9]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.458ns (27.204%)  route 1.226ns (72.796%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.226     1.639    slc/state_controller/SW_IBUF[7]
    SLICE_X10Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.684 r  slc/state_controller/Dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    slc/MDR_register/D[7]
    SLICE_X10Y82         FDRE                                         r  slc/MDR_register/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.825     2.248    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  slc/MDR_register/Dout_reg[7]/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.470ns (27.602%)  route 1.233ns (72.398%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.233     1.658    slc/state_controller/SW_IBUF[10]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     1.703 r  slc/state_controller/Dout[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.703    slc/MDR_register/D[10]
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc/MDR_register/Dout_reg[10]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.455ns (26.188%)  route 1.281ns (73.812%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           1.281     1.691    slc/state_controller/SW_IBUF[12]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.736 r  slc/state_controller/Dout[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.736    slc/MDR_register/D[12]
    SLICE_X9Y86          FDRE                                         r  slc/MDR_register/Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.828     2.251    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  slc/MDR_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.460ns (26.449%)  route 1.280ns (73.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.280     1.695    slc/state_controller/SW_IBUF[8]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.740 r  slc/state_controller/Dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    slc/MDR_register/D[8]
    SLICE_X9Y84          FDRE                                         r  slc/MDR_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.827     2.250    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  slc/MDR_register/Dout_reg[8]/C

Slack:                    inf
  Source:                 Continue
                            (input port)
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.402ns (22.964%)  route 1.349ns (77.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  Continue (IN)
                         net (fo=0)                   0.000     0.000    Continue
    G2                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Continue_IBUF_inst/O
                         net (fo=1, routed)           1.349     1.752    button_sync[0]/Continue_IBUF
    SLICE_X13Y84         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.827     2.250    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  button_sync[0]/q_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.448ns (24.910%)  route 1.349ns (75.090%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.349     1.752    slc/state_controller/SW_IBUF[6]
    SLICE_X8Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  slc/state_controller/Dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    slc/MDR_register/D[6]
    SLICE_X8Y83          FDRE                                         r  slc/MDR_register/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.826     2.249    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  slc/MDR_register/Dout_reg[6]/C





