************************************
Synthesis atax_optimized
Checking dot... PASS
Checking vhdl... PASS
Simulating atax
Checking results...PASS
Checking if simulations run...PASS
