Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 27 14:22:51 2022
| Host         : DESKTOP-I4M014R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             278 |          105 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | enableWriting/eqOp                   |                                 |                1 |              2 |
|  clk_IBUF_BUFG | enableWriting/p_0_in                 |                                 |                4 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[2][0][0] |                                 |                5 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[0][0][0] |                                 |                4 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[1][0][0] |                                 |                8 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[3][0][0] |                                 |                5 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[4][0][0] |                                 |                7 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[5][0][0] |                                 |                5 |             16 |
|  clk_IBUF_BUFG | enableWriting/reg_file1_reg[6][0][0] |                                 |               12 |             16 |
|  clk_IBUF_BUFG | enableWriting/PC_reg[0]              | enableWriting/REG_IF_ID_reg[16] |               10 |             16 |
|  clk_IBUF_BUFG | enableWriting/E[0]                   |                                 |               15 |             16 |
|  clk_IBUF_BUFG | enableWriting/PC_reg[0]              | enableReset/SR[0]               |                8 |             24 |
|  clk_IBUF_BUFG |                                      |                                 |               10 |             36 |
|  clk_IBUF_BUFG | enableWriting/PC_reg[0]              |                                 |               44 |            150 |
+----------------+--------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


