$date
	Tue May 23 18:27:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module SR_Latch_test $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$scope module sr1 $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var wire 1 % reset $end
$var wire 1 & set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#1
1!
0"
1$
1&
#2
0$
0&
#3
1"
0!
1#
1%
#4
0#
0%
#5
1#
1%
#6
0"
1$
1&
#7
