

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Sun Feb  1 19:42:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54426|    54426|  0.699 ms|  0.699 ms|  54427|  54427|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507   |top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2   |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522                   |top_kernel_Pipeline_VITIS_LOOP_33_4                   |       11|       11|  0.141 us|  0.141 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536                   |top_kernel_Pipeline_VITIS_LOOP_43_5                   |       51|       51|  0.510 us|  0.510 us|      9|      9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615                   |top_kernel_Pipeline_VITIS_LOOP_55_7                   |       35|       35|  0.450 us|  0.450 us|     33|     33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686                   |top_kernel_Pipeline_VITIS_LOOP_65_8                   |       35|       35|  0.350 us|  0.350 us|     33|     33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766  |top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_3  |    16896|    16896|        66|          -|          -|   256|        no|
        |- VITIS_LOOP_51_6  |     4736|     4736|        74|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 16 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 20 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:29]   --->   Operation 28 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM"   --->   Operation 29 'read' 'C_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM"   --->   Operation 30 'read' 'A_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%A_1_48 = alloca i64 1" [top.cpp:12]   --->   Operation 33 'alloca' 'A_1_48' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%A_1 = alloca i64 1" [top.cpp:12]   --->   Operation 34 'alloca' 'A_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%A_2 = alloca i64 1" [top.cpp:12]   --->   Operation 35 'alloca' 'A_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%A_3 = alloca i64 1" [top.cpp:12]   --->   Operation 36 'alloca' 'A_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%A_4 = alloca i64 1" [top.cpp:12]   --->   Operation 37 'alloca' 'A_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%A_5 = alloca i64 1" [top.cpp:12]   --->   Operation 38 'alloca' 'A_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%A_6 = alloca i64 1" [top.cpp:12]   --->   Operation 39 'alloca' 'A_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%A_7 = alloca i64 1" [top.cpp:12]   --->   Operation 40 'alloca' 'A_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%C_1_49 = alloca i64 1" [top.cpp:13]   --->   Operation 41 'alloca' 'C_1_49' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%C_1 = alloca i64 1" [top.cpp:13]   --->   Operation 42 'alloca' 'C_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%C_2 = alloca i64 1" [top.cpp:13]   --->   Operation 43 'alloca' 'C_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 44 [1/1] (1.35ns)   --->   "%C_3 = alloca i64 1" [top.cpp:13]   --->   Operation 44 'alloca' 'C_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%C_4 = alloca i64 1" [top.cpp:13]   --->   Operation 45 'alloca' 'C_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 46 [1/1] (1.35ns)   --->   "%C_5 = alloca i64 1" [top.cpp:13]   --->   Operation 46 'alloca' 'C_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 47 [1/1] (1.35ns)   --->   "%C_6 = alloca i64 1" [top.cpp:13]   --->   Operation 47 'alloca' 'C_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%C_7 = alloca i64 1" [top.cpp:13]   --->   Operation 48 'alloca' 'C_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%tmp = alloca i64 1" [top.cpp:14]   --->   Operation 49 'alloca' 'tmp' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 50 [1/1] (1.35ns)   --->   "%tmp_1 = alloca i64 1" [top.cpp:14]   --->   Operation 50 'alloca' 'tmp_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%tmp_2 = alloca i64 1" [top.cpp:14]   --->   Operation 51 'alloca' 'tmp_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%tmp_3 = alloca i64 1" [top.cpp:14]   --->   Operation 52 'alloca' 'tmp_3' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 53 [1/1] (1.35ns)   --->   "%tmp_4 = alloca i64 1" [top.cpp:14]   --->   Operation 53 'alloca' 'tmp_4' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 54 [1/1] (1.35ns)   --->   "%tmp_5 = alloca i64 1" [top.cpp:14]   --->   Operation 54 'alloca' 'tmp_5' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 55 [1/1] (1.35ns)   --->   "%tmp_6 = alloca i64 1" [top.cpp:14]   --->   Operation 55 'alloca' 'tmp_6' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 56 [1/1] (1.35ns)   --->   "%tmp_7 = alloca i64 1" [top.cpp:14]   --->   Operation 56 'alloca' 'tmp_7' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 57 [1/1] (1.35ns)   --->   "%tmp_8 = alloca i64 1" [top.cpp:14]   --->   Operation 57 'alloca' 'tmp_8' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 58 [1/1] (1.35ns)   --->   "%tmp_9 = alloca i64 1" [top.cpp:14]   --->   Operation 58 'alloca' 'tmp_9' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 59 [1/1] (1.35ns)   --->   "%tmp_10 = alloca i64 1" [top.cpp:14]   --->   Operation 59 'alloca' 'tmp_10' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (1.35ns)   --->   "%tmp_11 = alloca i64 1" [top.cpp:14]   --->   Operation 60 'alloca' 'tmp_11' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 61 [1/1] (1.35ns)   --->   "%tmp_12 = alloca i64 1" [top.cpp:14]   --->   Operation 61 'alloca' 'tmp_12' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 62 [1/1] (1.35ns)   --->   "%tmp_13 = alloca i64 1" [top.cpp:14]   --->   Operation 62 'alloca' 'tmp_13' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 63 [1/1] (1.35ns)   --->   "%tmp_14 = alloca i64 1" [top.cpp:14]   --->   Operation 63 'alloca' 'tmp_14' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 64 [1/1] (1.35ns)   --->   "%tmp_15 = alloca i64 1" [top.cpp:14]   --->   Operation 64 'alloca' 'tmp_15' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 65 [1/1] (1.35ns)   --->   "%tmp_16 = alloca i64 1" [top.cpp:14]   --->   Operation 65 'alloca' 'tmp_16' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "%tmp_17 = alloca i64 1" [top.cpp:14]   --->   Operation 66 'alloca' 'tmp_17' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 67 [1/1] (1.35ns)   --->   "%tmp_18 = alloca i64 1" [top.cpp:14]   --->   Operation 67 'alloca' 'tmp_18' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 68 [1/1] (1.35ns)   --->   "%tmp_19 = alloca i64 1" [top.cpp:14]   --->   Operation 68 'alloca' 'tmp_19' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 69 [1/1] (1.35ns)   --->   "%tmp_20 = alloca i64 1" [top.cpp:14]   --->   Operation 69 'alloca' 'tmp_20' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 70 [1/1] (1.35ns)   --->   "%tmp_21 = alloca i64 1" [top.cpp:14]   --->   Operation 70 'alloca' 'tmp_21' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 71 [1/1] (1.35ns)   --->   "%tmp_22 = alloca i64 1" [top.cpp:14]   --->   Operation 71 'alloca' 'tmp_22' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 72 [1/1] (1.35ns)   --->   "%tmp_23 = alloca i64 1" [top.cpp:14]   --->   Operation 72 'alloca' 'tmp_23' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 73 [1/1] (1.35ns)   --->   "%tmp_24 = alloca i64 1" [top.cpp:14]   --->   Operation 73 'alloca' 'tmp_24' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 74 [1/1] (1.35ns)   --->   "%tmp_25 = alloca i64 1" [top.cpp:14]   --->   Operation 74 'alloca' 'tmp_25' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_26 = alloca i64 1" [top.cpp:14]   --->   Operation 75 'alloca' 'tmp_26' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 76 [1/1] (1.35ns)   --->   "%tmp_27 = alloca i64 1" [top.cpp:14]   --->   Operation 76 'alloca' 'tmp_27' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 77 [1/1] (1.35ns)   --->   "%tmp_28 = alloca i64 1" [top.cpp:14]   --->   Operation 77 'alloca' 'tmp_28' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 78 [1/1] (1.35ns)   --->   "%tmp_29 = alloca i64 1" [top.cpp:14]   --->   Operation 78 'alloca' 'tmp_29' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 79 [1/1] (1.35ns)   --->   "%tmp_30 = alloca i64 1" [top.cpp:14]   --->   Operation 79 'alloca' 'tmp_30' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 80 [1/1] (1.35ns)   --->   "%tmp_31 = alloca i64 1" [top.cpp:14]   --->   Operation 80 'alloca' 'tmp_31' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 81 [1/1] (1.35ns)   --->   "%tmp_32 = alloca i64 1" [top.cpp:14]   --->   Operation 81 'alloca' 'tmp_32' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 82 [1/1] (1.35ns)   --->   "%tmp_33 = alloca i64 1" [top.cpp:14]   --->   Operation 82 'alloca' 'tmp_33' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 83 [1/1] (1.35ns)   --->   "%tmp_34 = alloca i64 1" [top.cpp:14]   --->   Operation 83 'alloca' 'tmp_34' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 84 [1/1] (1.35ns)   --->   "%tmp_35 = alloca i64 1" [top.cpp:14]   --->   Operation 84 'alloca' 'tmp_35' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 85 [1/1] (1.35ns)   --->   "%tmp_36 = alloca i64 1" [top.cpp:14]   --->   Operation 85 'alloca' 'tmp_36' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 86 [1/1] (1.35ns)   --->   "%tmp_37 = alloca i64 1" [top.cpp:14]   --->   Operation 86 'alloca' 'tmp_37' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 87 [1/1] (1.35ns)   --->   "%tmp_38 = alloca i64 1" [top.cpp:14]   --->   Operation 87 'alloca' 'tmp_38' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 88 [1/1] (1.35ns)   --->   "%tmp_39 = alloca i64 1" [top.cpp:14]   --->   Operation 88 'alloca' 'tmp_39' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 89 [1/1] (1.35ns)   --->   "%tmp_40 = alloca i64 1" [top.cpp:14]   --->   Operation 89 'alloca' 'tmp_40' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 90 [1/1] (1.35ns)   --->   "%tmp_41 = alloca i64 1" [top.cpp:14]   --->   Operation 90 'alloca' 'tmp_41' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 91 [1/1] (1.35ns)   --->   "%tmp_42 = alloca i64 1" [top.cpp:14]   --->   Operation 91 'alloca' 'tmp_42' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 92 [1/1] (1.35ns)   --->   "%tmp_43 = alloca i64 1" [top.cpp:14]   --->   Operation 92 'alloca' 'tmp_43' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%tmp_44 = alloca i64 1" [top.cpp:14]   --->   Operation 93 'alloca' 'tmp_44' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 94 [1/1] (1.35ns)   --->   "%tmp_45 = alloca i64 1" [top.cpp:14]   --->   Operation 94 'alloca' 'tmp_45' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 95 [1/1] (1.35ns)   --->   "%tmp_46 = alloca i64 1" [top.cpp:14]   --->   Operation 95 'alloca' 'tmp_46' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 96 [1/1] (1.35ns)   --->   "%tmp_47 = alloca i64 1" [top.cpp:14]   --->   Operation 96 'alloca' 'tmp_47' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 97 [1/1] (1.35ns)   --->   "%tmp_48 = alloca i64 1" [top.cpp:14]   --->   Operation 97 'alloca' 'tmp_48' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 98 [1/1] (1.35ns)   --->   "%tmp_49 = alloca i64 1" [top.cpp:14]   --->   Operation 98 'alloca' 'tmp_49' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 99 [1/1] (1.35ns)   --->   "%tmp_50 = alloca i64 1" [top.cpp:14]   --->   Operation 99 'alloca' 'tmp_50' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 100 [1/1] (1.35ns)   --->   "%tmp_51 = alloca i64 1" [top.cpp:14]   --->   Operation 100 'alloca' 'tmp_51' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 101 [1/1] (1.35ns)   --->   "%tmp_52 = alloca i64 1" [top.cpp:14]   --->   Operation 101 'alloca' 'tmp_52' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 102 [1/1] (1.35ns)   --->   "%tmp_53 = alloca i64 1" [top.cpp:14]   --->   Operation 102 'alloca' 'tmp_53' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 103 [1/1] (1.35ns)   --->   "%tmp_54 = alloca i64 1" [top.cpp:14]   --->   Operation 103 'alloca' 'tmp_54' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 104 [1/1] (1.35ns)   --->   "%tmp_55 = alloca i64 1" [top.cpp:14]   --->   Operation 104 'alloca' 'tmp_55' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 105 [1/1] (1.35ns)   --->   "%tmp_56 = alloca i64 1" [top.cpp:14]   --->   Operation 105 'alloca' 'tmp_56' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 106 [1/1] (1.35ns)   --->   "%tmp_57 = alloca i64 1" [top.cpp:14]   --->   Operation 106 'alloca' 'tmp_57' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 107 [1/1] (1.35ns)   --->   "%tmp_58 = alloca i64 1" [top.cpp:14]   --->   Operation 107 'alloca' 'tmp_58' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 108 [1/1] (1.35ns)   --->   "%tmp_59 = alloca i64 1" [top.cpp:14]   --->   Operation 108 'alloca' 'tmp_59' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 109 [1/1] (1.35ns)   --->   "%tmp_60 = alloca i64 1" [top.cpp:14]   --->   Operation 109 'alloca' 'tmp_60' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 110 [1/1] (1.35ns)   --->   "%tmp_61 = alloca i64 1" [top.cpp:14]   --->   Operation 110 'alloca' 'tmp_61' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 111 [1/1] (1.35ns)   --->   "%tmp_62 = alloca i64 1" [top.cpp:14]   --->   Operation 111 'alloca' 'tmp_62' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 112 [1/1] (1.35ns)   --->   "%tmp_63 = alloca i64 1" [top.cpp:14]   --->   Operation 112 'alloca' 'tmp_63' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63" [top.cpp:21]   --->   Operation 113 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.48ns)   --->   "%store_ln29 = store i9 0, i9 %i_1" [top.cpp:29]   --->   Operation 114 'store' 'store_ln29' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [top.cpp:21]   --->   Operation 115 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln21" [top.cpp:21]   --->   Operation 116 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 118 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 119 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 120 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 122 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 123 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_addr, i64 16384" [top.cpp:21]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln21 = call void @top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %A, i62 %trunc_ln, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7" [top.cpp:21]   --->   Operation 125 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [top.cpp:5]   --->   Operation 126 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln21 = call void @top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2, i32 %A, i62 %trunc_ln, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7" [top.cpp:21]   --->   Operation 136 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_4" [top.cpp:29]   --->   Operation 137 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:29]   --->   Operation 138 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.92ns)   --->   "%icmp_ln29 = icmp_eq  i9 %i, i9 256" [top.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%add_ln29 = add i9 %i, i9 1" [top.cpp:29]   --->   Operation 140 'add' 'add_ln29' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_33_4.split, void %VITIS_LOOP_55_7.preheader" [top.cpp:29]   --->   Operation 141 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i9 %i" [top.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i9 %i" [top.cpp:29]   --->   Operation 143 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 144 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_4, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %p_loc" [top.cpp:29]   --->   Operation 144 'call' 'call_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 145 [1/1] (0.48ns)   --->   "%store_ln29 = store i9 %add_ln29, i9 %i_1" [top.cpp:29]   --->   Operation 145 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.48>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:51]   --->   Operation 146 'alloca' 'j_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.48ns)   --->   "%store_ln51 = store i7 0, i7 %j_1" [top.cpp:51]   --->   Operation 147 'store' 'store_ln51' <Predicate = (icmp_ln29)> <Delay = 0.48>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln51 = br void %VITIS_LOOP_55_7" [top.cpp:51]   --->   Operation 148 'br' 'br_ln51' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_33_4, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %p_loc" [top.cpp:29]   --->   Operation 149 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 150 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i24 %p_loc_load" [top.cpp:40]   --->   Operation 151 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.10ns)   --->   "%add_ln40 = add i25 %sext_ln40, i25 16384" [top.cpp:40]   --->   Operation 152 'add' 'add_ln40' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40, i32 24" [top.cpp:40]   --->   Operation 153 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln40" [top.cpp:40]   --->   Operation 154 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln40, i32 23" [top.cpp:40]   --->   Operation 155 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln40 = xor i1 %tmp_183, i1 1" [top.cpp:40]   --->   Operation 156 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln40 = and i1 %tmp_184, i1 %xor_ln40" [top.cpp:40]   --->   Operation 157 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln40_1 = xor i1 %tmp_183, i1 %tmp_184" [top.cpp:40]   --->   Operation 158 'xor' 'xor_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln40 = select i1 %and_ln40, i24 8388607, i24 8388608" [top.cpp:40]   --->   Operation 159 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln40_1, i24 %select_ln40, i24 %denom" [top.cpp:40]   --->   Operation 160 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 161 [2/2] (1.35ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_43_5, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_1, i3 %trunc_ln29_1" [top.cpp:29]   --->   Operation 161 'call' 'call_ln29' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:29]   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:29]   --->   Operation 163 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln29 = call void @top_kernel_Pipeline_VITIS_LOOP_43_5, i8 %trunc_ln29, i24 %A_1_48, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i24 %denom_1, i3 %trunc_ln29_1" [top.cpp:29]   --->   Operation 164 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln29 = br void %VITIS_LOOP_33_4" [top.cpp:29]   --->   Operation 165 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 2.24>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:51]   --->   Operation 166 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.89ns)   --->   "%icmp_ln51 = icmp_eq  i7 %j, i7 64" [top.cpp:51]   --->   Operation 167 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.89ns)   --->   "%add_ln51 = add i7 %j, i7 1" [top.cpp:51]   --->   Operation 168 'add' 'add_ln51' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %VITIS_LOOP_55_7.split, void %VITIS_LOOP_72_9" [top.cpp:51]   --->   Operation 169 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i7 %j" [top.cpp:51]   --->   Operation 170 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i7 %j" [top.cpp:51]   --->   Operation 171 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j, i32 3, i32 5" [top.cpp:51]   --->   Operation 172 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_16 : Operation 173 [2/2] (1.35ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_55_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i24 %p_loc27" [top.cpp:51]   --->   Operation 173 'call' 'call_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 174 [1/1] (0.48ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %j_1" [top.cpp:51]   --->   Operation 174 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.48>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63" [top.cpp:72]   --->   Operation 175 'partselect' 'trunc_ln3' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_55_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i24 %p_loc27" [top.cpp:51]   --->   Operation 176 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 14> <Delay = 4.01>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%p_loc27_load = load i24 %p_loc27"   --->   Operation 177 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc27_load, i14 0" [top.cpp:62]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc27_load, i32 23" [top.cpp:62]   --->   Operation 179 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (1.22ns)   --->   "%sub_ln62 = sub i38 0, i38 %shl_ln" [top.cpp:62]   --->   Operation 180 'sub' 'sub_ln62' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln62, i32 22, i32 37" [top.cpp:62]   --->   Operation 181 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i16 %tmp_s" [top.cpp:62]   --->   Operation 182 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (1.01ns)   --->   "%sub_ln62_1 = sub i17 0, i17 %zext_ln62" [top.cpp:62]   --->   Operation 183 'sub' 'sub_ln62_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc27_load, i32 8, i32 23" [top.cpp:62]   --->   Operation 184 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i16 %tmp_127" [top.cpp:62]   --->   Operation 185 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_185, i17 %sub_ln62_1, i17 %zext_ln62_1" [top.cpp:62]   --->   Operation 186 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [2/2] (1.35ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_65_8, i6 %trunc_ln51, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i17 %scale" [top.cpp:51]   --->   Operation 187 'call' 'call_ln51' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:51]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [top.cpp:51]   --->   Operation 189 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln51 = call void @top_kernel_Pipeline_VITIS_LOOP_65_8, i6 %trunc_ln51, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7, i3 %lshr_ln1, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %tmp_32, i24 %tmp_33, i24 %tmp_34, i24 %tmp_35, i24 %tmp_36, i24 %tmp_37, i24 %tmp_38, i24 %tmp_39, i24 %tmp_40, i24 %tmp_41, i24 %tmp_42, i24 %tmp_43, i24 %tmp_44, i24 %tmp_45, i24 %tmp_46, i24 %tmp_47, i24 %tmp_48, i24 %tmp_49, i24 %tmp_50, i24 %tmp_51, i24 %tmp_52, i24 %tmp_53, i24 %tmp_54, i24 %tmp_55, i24 %tmp_56, i24 %tmp_57, i24 %tmp_58, i24 %tmp_59, i24 %tmp_60, i24 %tmp_61, i24 %tmp_62, i24 %tmp_63, i3 %trunc_ln51_1, i17 %scale" [top.cpp:51]   --->   Operation 190 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln51 = br void %VITIS_LOOP_55_7" [top.cpp:51]   --->   Operation 191 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i62 %trunc_ln3" [top.cpp:72]   --->   Operation 192 'sext' 'sext_ln72' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln72" [top.cpp:72]   --->   Operation 193 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_addr, i64 16384" [top.cpp:72]   --->   Operation 194 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 195 [2/2] (0.00ns)   --->   "%call_ln72 = call void @top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10, i32 %C, i62 %trunc_ln3, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7" [top.cpp:72]   --->   Operation 195 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 15> <Delay = 0.00>
ST_22 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln72 = call void @top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10, i32 %C, i62 %trunc_ln3, i24 %C_1_49, i24 %C_1, i24 %C_2, i24 %C_3, i24 %C_4, i24 %C_5, i24 %C_6, i24 %C_7" [top.cpp:72]   --->   Operation 196 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 16> <Delay = 7.30>
ST_23 : Operation 197 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 197 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 7.30>
ST_24 : Operation 198 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 198 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 7.30>
ST_25 : Operation 199 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 199 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 7.30>
ST_26 : Operation 200 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 200 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 7.30>
ST_27 : Operation 201 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_addr" [top.cpp:78]   --->   Operation 201 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [top.cpp:78]   --->   Operation 202 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0111111111111111000000000000]
C_DRAM_read            (read             ) [ 0011111111111111111100000000]
A_DRAM_read            (read             ) [ 0000000000000000000000000000]
p_loc27                (alloca           ) [ 0011111111111111111100000000]
p_loc                  (alloca           ) [ 0011111111111111000000000000]
A_1_48                 (alloca           ) [ 0011111111111111000000000000]
A_1                    (alloca           ) [ 0011111111111111000000000000]
A_2                    (alloca           ) [ 0011111111111111000000000000]
A_3                    (alloca           ) [ 0011111111111111000000000000]
A_4                    (alloca           ) [ 0011111111111111000000000000]
A_5                    (alloca           ) [ 0011111111111111000000000000]
A_6                    (alloca           ) [ 0011111111111111000000000000]
A_7                    (alloca           ) [ 0011111111111111000000000000]
C_1_49                 (alloca           ) [ 0011111111111111111111100000]
C_1                    (alloca           ) [ 0011111111111111111111100000]
C_2                    (alloca           ) [ 0011111111111111111111100000]
C_3                    (alloca           ) [ 0011111111111111111111100000]
C_4                    (alloca           ) [ 0011111111111111111111100000]
C_5                    (alloca           ) [ 0011111111111111111111100000]
C_6                    (alloca           ) [ 0011111111111111111111100000]
C_7                    (alloca           ) [ 0011111111111111111111100000]
tmp                    (alloca           ) [ 0011111111111111111100000000]
tmp_1                  (alloca           ) [ 0011111111111111111100000000]
tmp_2                  (alloca           ) [ 0011111111111111111100000000]
tmp_3                  (alloca           ) [ 0011111111111111111100000000]
tmp_4                  (alloca           ) [ 0011111111111111111100000000]
tmp_5                  (alloca           ) [ 0011111111111111111100000000]
tmp_6                  (alloca           ) [ 0011111111111111111100000000]
tmp_7                  (alloca           ) [ 0011111111111111111100000000]
tmp_8                  (alloca           ) [ 0011111111111111111100000000]
tmp_9                  (alloca           ) [ 0011111111111111111100000000]
tmp_10                 (alloca           ) [ 0011111111111111111100000000]
tmp_11                 (alloca           ) [ 0011111111111111111100000000]
tmp_12                 (alloca           ) [ 0011111111111111111100000000]
tmp_13                 (alloca           ) [ 0011111111111111111100000000]
tmp_14                 (alloca           ) [ 0011111111111111111100000000]
tmp_15                 (alloca           ) [ 0011111111111111111100000000]
tmp_16                 (alloca           ) [ 0011111111111111111100000000]
tmp_17                 (alloca           ) [ 0011111111111111111100000000]
tmp_18                 (alloca           ) [ 0011111111111111111100000000]
tmp_19                 (alloca           ) [ 0011111111111111111100000000]
tmp_20                 (alloca           ) [ 0011111111111111111100000000]
tmp_21                 (alloca           ) [ 0011111111111111111100000000]
tmp_22                 (alloca           ) [ 0011111111111111111100000000]
tmp_23                 (alloca           ) [ 0011111111111111111100000000]
tmp_24                 (alloca           ) [ 0011111111111111111100000000]
tmp_25                 (alloca           ) [ 0011111111111111111100000000]
tmp_26                 (alloca           ) [ 0011111111111111111100000000]
tmp_27                 (alloca           ) [ 0011111111111111111100000000]
tmp_28                 (alloca           ) [ 0011111111111111111100000000]
tmp_29                 (alloca           ) [ 0011111111111111111100000000]
tmp_30                 (alloca           ) [ 0011111111111111111100000000]
tmp_31                 (alloca           ) [ 0011111111111111111100000000]
tmp_32                 (alloca           ) [ 0011111111111111111100000000]
tmp_33                 (alloca           ) [ 0011111111111111111100000000]
tmp_34                 (alloca           ) [ 0011111111111111111100000000]
tmp_35                 (alloca           ) [ 0011111111111111111100000000]
tmp_36                 (alloca           ) [ 0011111111111111111100000000]
tmp_37                 (alloca           ) [ 0011111111111111111100000000]
tmp_38                 (alloca           ) [ 0011111111111111111100000000]
tmp_39                 (alloca           ) [ 0011111111111111111100000000]
tmp_40                 (alloca           ) [ 0011111111111111111100000000]
tmp_41                 (alloca           ) [ 0011111111111111111100000000]
tmp_42                 (alloca           ) [ 0011111111111111111100000000]
tmp_43                 (alloca           ) [ 0011111111111111111100000000]
tmp_44                 (alloca           ) [ 0011111111111111111100000000]
tmp_45                 (alloca           ) [ 0011111111111111111100000000]
tmp_46                 (alloca           ) [ 0011111111111111111100000000]
tmp_47                 (alloca           ) [ 0011111111111111111100000000]
tmp_48                 (alloca           ) [ 0011111111111111111100000000]
tmp_49                 (alloca           ) [ 0011111111111111111100000000]
tmp_50                 (alloca           ) [ 0011111111111111111100000000]
tmp_51                 (alloca           ) [ 0011111111111111111100000000]
tmp_52                 (alloca           ) [ 0011111111111111111100000000]
tmp_53                 (alloca           ) [ 0011111111111111111100000000]
tmp_54                 (alloca           ) [ 0011111111111111111100000000]
tmp_55                 (alloca           ) [ 0011111111111111111100000000]
tmp_56                 (alloca           ) [ 0011111111111111111100000000]
tmp_57                 (alloca           ) [ 0011111111111111111100000000]
tmp_58                 (alloca           ) [ 0011111111111111111100000000]
tmp_59                 (alloca           ) [ 0011111111111111111100000000]
tmp_60                 (alloca           ) [ 0011111111111111111100000000]
tmp_61                 (alloca           ) [ 0011111111111111111100000000]
tmp_62                 (alloca           ) [ 0011111111111111111100000000]
tmp_63                 (alloca           ) [ 0011111111111111111100000000]
trunc_ln               (partselect       ) [ 0011111111110000000000000000]
store_ln29             (store            ) [ 0000000000000000000000000000]
sext_ln21              (sext             ) [ 0000000000000000000000000000]
A_addr                 (getelementptr    ) [ 0001111111000000000000000000]
empty                  (readreq          ) [ 0000000000000000000000000000]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000]
call_ln21              (call             ) [ 0000000000000000000000000000]
br_ln29                (br               ) [ 0000000000000000000000000000]
i                      (load             ) [ 0000000000000000000000000000]
icmp_ln29              (icmp             ) [ 0000000000001111000000000000]
add_ln29               (add              ) [ 0000000000000000000000000000]
br_ln29                (br               ) [ 0000000000000000000000000000]
trunc_ln29             (trunc            ) [ 0000000000000111000000000000]
trunc_ln29_1           (trunc            ) [ 0000000000000111000000000000]
store_ln29             (store            ) [ 0000000000000000000000000000]
j_1                    (alloca           ) [ 0000000000001111111100000000]
store_ln51             (store            ) [ 0000000000000000000000000000]
br_ln51                (br               ) [ 0000000000000000000000000000]
call_ln29              (call             ) [ 0000000000000000000000000000]
p_loc_load             (load             ) [ 0000000000000000000000000000]
sext_ln40              (sext             ) [ 0000000000000000000000000000]
add_ln40               (add              ) [ 0000000000000000000000000000]
tmp_183                (bitselect        ) [ 0000000000000000000000000000]
denom                  (trunc            ) [ 0000000000000000000000000000]
tmp_184                (bitselect        ) [ 0000000000000000000000000000]
xor_ln40               (xor              ) [ 0000000000000000000000000000]
and_ln40               (and              ) [ 0000000000000000000000000000]
xor_ln40_1             (xor              ) [ 0000000000000000000000000000]
select_ln40            (select           ) [ 0000000000000000000000000000]
denom_1                (select           ) [ 0000000000000001000000000000]
speclooptripcount_ln29 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln29      (specloopname     ) [ 0000000000000000000000000000]
call_ln29              (call             ) [ 0000000000000000000000000000]
br_ln29                (br               ) [ 0000000000000000000000000000]
j                      (load             ) [ 0000000000000000000000000000]
icmp_ln51              (icmp             ) [ 0000000000000000111100000000]
add_ln51               (add              ) [ 0000000000000000000000000000]
br_ln51                (br               ) [ 0000000000000000000000000000]
trunc_ln51             (trunc            ) [ 0000000000000000011100000000]
trunc_ln51_1           (trunc            ) [ 0000000000000000011100000000]
lshr_ln1               (partselect       ) [ 0000000000000000011100000000]
store_ln51             (store            ) [ 0000000000000000000000000000]
trunc_ln3              (partselect       ) [ 0000000000000000000011100000]
call_ln51              (call             ) [ 0000000000000000000000000000]
p_loc27_load           (load             ) [ 0000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_185                (bitselect        ) [ 0000000000000000000000000000]
sub_ln62               (sub              ) [ 0000000000000000000000000000]
tmp_s                  (partselect       ) [ 0000000000000000000000000000]
zext_ln62              (zext             ) [ 0000000000000000000000000000]
sub_ln62_1             (sub              ) [ 0000000000000000000000000000]
tmp_127                (partselect       ) [ 0000000000000000000000000000]
zext_ln62_1            (zext             ) [ 0000000000000000000000000000]
scale                  (select           ) [ 0000000000000000000100000000]
speclooptripcount_ln51 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln51      (specloopname     ) [ 0000000000000000000000000000]
call_ln51              (call             ) [ 0000000000000000000000000000]
br_ln51                (br               ) [ 0000000000000000000000000000]
sext_ln72              (sext             ) [ 0000000000000000000000000000]
C_addr                 (getelementptr    ) [ 0000000000000000000001111111]
empty_50               (writereq         ) [ 0000000000000000000000000000]
call_ln72              (call             ) [ 0000000000000000000000000000]
empty_51               (writeresp        ) [ 0000000000000000000000000000]
ret_ln78               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_33_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_43_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_55_7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_65_8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="i_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_loc27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc27/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_1_48_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1_48/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_1_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_2_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="A_3_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_4_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_5_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_5/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="A_6_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="A_7_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_7/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="C_1_49_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1_49/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="C_1_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="C_2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="C_3_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_4_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="C_5_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="C_6_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="C_7_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_1_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_4_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_5_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_6_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_7_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_8_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_9_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_10_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_11_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_12_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_13_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_14_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_15_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_16_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_17_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_18_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_19_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_20_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_21_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_22_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_23_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_24_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_25_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_26_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_27_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_28_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_29_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_30_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_31_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_32_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_33_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_34_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_35_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_36_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_37_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_38_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_39_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_40_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_40/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_41_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_41/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_42_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_43_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_44_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_45_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_45/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_46_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_47_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_48_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_49_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_50_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_51_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_52_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_53_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_54_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_55_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_56_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_57_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_57/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_58_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_59_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_60_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_61_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_62_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_62/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_63_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_63/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="j_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="476" class="1004" name="C_DRAM_read_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_DRAM_read/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="A_DRAM_read_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_DRAM_read/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_readreq_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="16" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="empty_50_writereq_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="16" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_50/20 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_writeresp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="3"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_51/23 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="0" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="62" slack="9"/>
<pin id="511" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="512" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="513" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="514" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="515" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="516" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="517" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="518" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="519" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="0" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="526" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="527" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="528" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="530" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="531" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="532" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="533" dir="0" index="10" bw="24" slack="11"/>
<pin id="534" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/12 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="0" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="2"/>
<pin id="539" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="540" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="541" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="542" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="543" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="544" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="545" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="546" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="547" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="548" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="549" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="550" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="551" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="552" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="553" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="554" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="555" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="556" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="557" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="558" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="559" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="560" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="561" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="562" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="563" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="564" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="565" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="566" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="567" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="568" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="569" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="570" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="571" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="572" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="573" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="574" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="575" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="576" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="577" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="578" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="579" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="580" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="581" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="582" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="583" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="584" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="585" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="586" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="587" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="588" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="589" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="590" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="591" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="592" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="593" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="594" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="595" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="596" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="597" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="598" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="599" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="600" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="601" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="602" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="603" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="604" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="605" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="606" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="607" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="608" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="609" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="610" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="611" dir="0" index="74" bw="24" slack="0"/>
<pin id="612" dir="0" index="75" bw="3" slack="2"/>
<pin id="613" dir="1" index="76" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/14 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="0" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="619" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="620" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="621" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="622" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="623" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="624" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="625" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="626" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="627" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="628" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="629" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="630" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="631" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="632" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="633" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="634" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="635" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="636" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="637" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="638" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="639" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="640" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="641" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="642" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="643" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="644" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="645" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="646" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="647" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="648" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="649" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="650" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="651" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="652" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="653" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="654" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="655" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="656" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="657" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="658" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="659" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="660" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="661" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="662" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="663" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="664" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="665" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="666" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="667" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="668" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="669" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="670" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="671" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="672" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="673" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="674" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="675" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="676" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="677" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="678" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="679" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="680" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="681" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="682" dir="0" index="66" bw="3" slack="0"/>
<pin id="683" dir="0" index="67" bw="24" slack="12"/>
<pin id="684" dir="1" index="68" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/16 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="2"/>
<pin id="689" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="690" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="691" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="692" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="693" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="694" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="695" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="696" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="697" dir="0" index="10" bw="3" slack="2"/>
<pin id="698" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="699" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="700" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="701" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="702" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="703" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="704" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="705" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="706" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="707" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="708" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="709" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="710" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="711" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="712" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="713" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="714" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="715" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="716" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="717" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="718" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="719" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="720" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="721" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="722" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="723" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="724" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="725" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="726" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="727" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="728" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="729" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="730" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="731" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="732" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="733" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="734" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="735" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="736" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="737" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="738" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="739" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="740" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="741" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="742" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="743" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="744" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="745" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="746" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="747" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="748" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="749" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="750" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="751" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="752" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="753" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="754" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="755" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="756" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="757" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="758" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="759" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="760" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="761" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="762" dir="0" index="75" bw="3" slack="2"/>
<pin id="763" dir="0" index="76" bw="17" slack="0"/>
<pin id="764" dir="1" index="77" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln51/18 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="0" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="62" slack="2"/>
<pin id="770" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="771" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="772" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="773" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="774" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="775" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="776" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="777" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="778" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/21 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="62" slack="0"/>
<pin id="783" dir="0" index="1" bw="64" slack="0"/>
<pin id="784" dir="0" index="2" bw="3" slack="0"/>
<pin id="785" dir="0" index="3" bw="7" slack="0"/>
<pin id="786" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln29_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="9" slack="0"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln21_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="62" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="A_addr_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="62" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="i_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="11"/>
<pin id="808" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="icmp_ln29_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="0" index="1" bw="9" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln29_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="9" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln29_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="0"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/12 "/>
</bind>
</comp>

<comp id="826" class="1004" name="trunc_ln29_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="0"/>
<pin id="828" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln29_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="0"/>
<pin id="832" dir="0" index="1" bw="9" slack="11"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln51_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="7" slack="0"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/12 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_loc_load_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="24" slack="13"/>
<pin id="842" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/14 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln40_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="24" slack="0"/>
<pin id="845" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln40_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="24" slack="0"/>
<pin id="849" dir="0" index="1" bw="16" slack="0"/>
<pin id="850" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_183_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="25" slack="0"/>
<pin id="856" dir="0" index="2" bw="6" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_183/14 "/>
</bind>
</comp>

<comp id="861" class="1004" name="denom_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="25" slack="0"/>
<pin id="863" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_184_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="25" slack="0"/>
<pin id="868" dir="0" index="2" bw="6" slack="0"/>
<pin id="869" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_184/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="xor_ln40_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/14 "/>
</bind>
</comp>

<comp id="879" class="1004" name="and_ln40_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="xor_ln40_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40_1/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln40_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="24" slack="0"/>
<pin id="894" dir="0" index="2" bw="24" slack="0"/>
<pin id="895" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/14 "/>
</bind>
</comp>

<comp id="899" class="1004" name="denom_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="24" slack="0"/>
<pin id="902" dir="0" index="2" bw="24" slack="0"/>
<pin id="903" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="j_load_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="1"/>
<pin id="910" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln51_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="0"/>
<pin id="913" dir="0" index="1" bw="7" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln51_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="7" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/16 "/>
</bind>
</comp>

<comp id="923" class="1004" name="trunc_ln51_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/16 "/>
</bind>
</comp>

<comp id="927" class="1004" name="trunc_ln51_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51_1/16 "/>
</bind>
</comp>

<comp id="932" class="1004" name="lshr_ln1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="0" index="1" bw="7" slack="0"/>
<pin id="935" dir="0" index="2" bw="3" slack="0"/>
<pin id="936" dir="0" index="3" bw="4" slack="0"/>
<pin id="937" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/16 "/>
</bind>
</comp>

<comp id="943" class="1004" name="store_ln51_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="7" slack="0"/>
<pin id="945" dir="0" index="1" bw="7" slack="1"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/16 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="62" slack="0"/>
<pin id="950" dir="0" index="1" bw="64" slack="12"/>
<pin id="951" dir="0" index="2" bw="3" slack="0"/>
<pin id="952" dir="0" index="3" bw="7" slack="0"/>
<pin id="953" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/16 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_loc27_load_load_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="24" slack="14"/>
<pin id="959" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc27_load/18 "/>
</bind>
</comp>

<comp id="960" class="1004" name="shl_ln_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="38" slack="0"/>
<pin id="962" dir="0" index="1" bw="24" slack="0"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/18 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_185_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="24" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_185/18 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sub_ln62_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="38" slack="0"/>
<pin id="979" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/18 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_s_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="16" slack="0"/>
<pin id="984" dir="0" index="1" bw="38" slack="0"/>
<pin id="985" dir="0" index="2" bw="6" slack="0"/>
<pin id="986" dir="0" index="3" bw="7" slack="0"/>
<pin id="987" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln62_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="0"/>
<pin id="994" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/18 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sub_ln62_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="16" slack="0"/>
<pin id="999" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62_1/18 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_127_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="0" index="1" bw="24" slack="0"/>
<pin id="1005" dir="0" index="2" bw="5" slack="0"/>
<pin id="1006" dir="0" index="3" bw="6" slack="0"/>
<pin id="1007" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_127/18 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln62_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="0"/>
<pin id="1014" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/18 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="scale_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="17" slack="0"/>
<pin id="1019" dir="0" index="2" bw="16" slack="0"/>
<pin id="1020" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/18 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sext_ln72_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="62" slack="1"/>
<pin id="1027" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/20 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="C_addr_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="62" slack="0"/>
<pin id="1031" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/20 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="i_1_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="9" slack="0"/>
<pin id="1037" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="C_DRAM_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="12"/>
<pin id="1044" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="C_DRAM_read "/>
</bind>
</comp>

<comp id="1047" class="1005" name="p_loc27_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="24" slack="12"/>
<pin id="1049" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opset="p_loc27 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="p_loc_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="24" slack="11"/>
<pin id="1055" dir="1" index="1" bw="24" slack="11"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1059" class="1005" name="trunc_ln_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="62" slack="1"/>
<pin id="1061" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1065" class="1005" name="A_addr_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="1073" class="1005" name="trunc_ln29_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="1"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="trunc_ln29_1_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="2"/>
<pin id="1081" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="j_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="7" slack="0"/>
<pin id="1086" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="denom_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="24" slack="1"/>
<pin id="1093" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="trunc_ln51_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="6" slack="2"/>
<pin id="1101" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="trunc_ln51_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="1"/>
<pin id="1106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="lshr_ln1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="3" slack="1"/>
<pin id="1112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="trunc_ln3_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="62" slack="1"/>
<pin id="1118" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="scale_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="17" slack="1"/>
<pin id="1124" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

<comp id="1127" class="1005" name="C_addr_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="3"/>
<pin id="1129" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="12" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="12" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="12" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="12" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="12" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="12" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="12" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="12" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="12" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="12" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="12" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="12" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="12" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="12" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="8" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="6" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="10" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="4" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="24" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="134" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="24" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="138" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="535"><net_src comp="68" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="614"><net_src comp="86" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="685"><net_src comp="106" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="765"><net_src comp="128" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="780"><net_src comp="2" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="787"><net_src comp="14" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="482" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="16" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="18" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="795"><net_src comp="20" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="803"><net_src comp="0" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="805"><net_src comp="799" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="64" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="806" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="66" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="806" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="829"><net_src comp="806" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="815" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="70" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="72" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="74" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="76" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="847" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="870"><net_src comp="74" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="847" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="78" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="853" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="80" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="865" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="853" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="865" pin="3"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="879" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="82" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="84" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="885" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="891" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="861" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="899" pin="3"/><net_sink comp="536" pin=74"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="96" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="908" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="98" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="908" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="908" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="615" pin=66"/></net>

<net id="938"><net_src comp="100" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="908" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="940"><net_src comp="102" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="941"><net_src comp="104" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="942"><net_src comp="932" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="947"><net_src comp="917" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="954"><net_src comp="14" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="16" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="956"><net_src comp="18" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="965"><net_src comp="108" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="957" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="110" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="973"><net_src comp="112" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="957" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="78" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="980"><net_src comp="114" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="960" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="988"><net_src comp="116" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="976" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="118" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="991"><net_src comp="120" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="995"><net_src comp="982" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="122" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1008"><net_src comp="124" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="957" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1010"><net_src comp="126" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1011"><net_src comp="78" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1015"><net_src comp="1002" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1021"><net_src comp="968" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1022"><net_src comp="996" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1023"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1024"><net_src comp="1016" pin="3"/><net_sink comp="686" pin=76"/></net>

<net id="1032"><net_src comp="2" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1034"><net_src comp="1028" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="1038"><net_src comp="140" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1041"><net_src comp="1035" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1045"><net_src comp="476" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1050"><net_src comp="144" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="615" pin=67"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1056"><net_src comp="148" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="522" pin=10"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1062"><net_src comp="781" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1068"><net_src comp="799" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1076"><net_src comp="821" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1082"><net_src comp="826" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="536" pin=75"/></net>

<net id="1087"><net_src comp="472" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1094"><net_src comp="899" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="536" pin=74"/></net>

<net id="1102"><net_src comp="923" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1107"><net_src comp="927" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="615" pin=66"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="686" pin=75"/></net>

<net id="1113"><net_src comp="932" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="686" pin=10"/></net>

<net id="1119"><net_src comp="948" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="1125"><net_src comp="1016" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="686" pin=76"/></net>

<net id="1130"><net_src comp="1028" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="502" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {20 21 22 23 24 25 26 27 }
 - Input state : 
	Port: top_kernel : A | {2 3 4 5 6 7 8 9 10 11 }
	Port: top_kernel : A_DRAM | {1 }
	Port: top_kernel : C_DRAM | {1 }
  - Chain level:
	State 1
		store_ln29 : 1
	State 2
		A_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		trunc_ln29 : 1
		trunc_ln29_1 : 1
		call_ln29 : 2
		store_ln29 : 2
		store_ln51 : 1
	State 13
	State 14
		sext_ln40 : 1
		add_ln40 : 2
		tmp_183 : 3
		denom : 3
		tmp_184 : 3
		xor_ln40 : 4
		and_ln40 : 4
		xor_ln40_1 : 4
		select_ln40 : 4
		denom_1 : 5
		call_ln29 : 6
	State 15
	State 16
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		trunc_ln51 : 1
		trunc_ln51_1 : 1
		lshr_ln1 : 1
		call_ln51 : 2
		store_ln51 : 2
	State 17
	State 18
		shl_ln : 1
		tmp_185 : 1
		sub_ln62 : 2
		tmp_s : 3
		zext_ln62 : 4
		sub_ln62_1 : 5
		tmp_127 : 1
		zext_ln62_1 : 2
		scale : 6
		call_ln51 : 7
	State 19
	State 20
		C_addr : 1
		empty_50 : 2
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_top_kernel_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_507 |    0    |    0    |   120   |   103   |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522         |    0    |  3.912  |   208   |   1014  |
|   call   |          grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536         |    0    |  7.824  |  25964  |  20462  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615         |    0    |  31.296 |   661   |   1864  |
|          |          grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686         |    8    |  31.296 |   769   |   2368  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_72_9_VITIS_LOOP_73_10_fu_766 |    0    |  3.912  |   211   |   236   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                         sub_ln62_fu_976                         |    0    |    0    |    0    |    45   |
|          |                        sub_ln62_1_fu_996                        |    0    |    0    |    0    |    23   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln40_fu_891                       |    0    |    0    |    0    |    24   |
|  select  |                          denom_1_fu_899                         |    0    |    0    |    0    |    24   |
|          |                          scale_fu_1016                          |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln29_fu_815                         |    0    |    0    |    0    |    16   |
|    add   |                         add_ln40_fu_847                         |    0    |    0    |    0    |    31   |
|          |                         add_ln51_fu_917                         |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                         icmp_ln29_fu_809                        |    0    |    0    |    0    |    16   |
|          |                         icmp_ln51_fu_911                        |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                         xor_ln40_fu_873                         |    0    |    0    |    0    |    2    |
|          |                        xor_ln40_1_fu_885                        |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                         and_ln40_fu_879                         |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     C_DRAM_read_read_fu_476                     |    0    |    0    |    0    |    0    |
|          |                     A_DRAM_read_read_fu_482                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                        grp_readreq_fu_488                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| writereq |                     empty_50_writereq_fu_495                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                       grp_writeresp_fu_502                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln_fu_781                         |    0    |    0    |    0    |    0    |
|          |                         lshr_ln1_fu_932                         |    0    |    0    |    0    |    0    |
|partselect|                         trunc_ln3_fu_948                        |    0    |    0    |    0    |    0    |
|          |                           tmp_s_fu_982                          |    0    |    0    |    0    |    0    |
|          |                         tmp_127_fu_1002                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sext_ln21_fu_796                        |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln40_fu_843                        |    0    |    0    |    0    |    0    |
|          |                        sext_ln72_fu_1025                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln29_fu_821                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln29_1_fu_826                       |    0    |    0    |    0    |    0    |
|   trunc  |                           denom_fu_861                          |    0    |    0    |    0    |    0    |
|          |                        trunc_ln51_fu_923                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln51_1_fu_927                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                          tmp_183_fu_853                         |    0    |    0    |    0    |    0    |
| bitselect|                          tmp_184_fu_865                         |    0    |    0    |    0    |    0    |
|          |                          tmp_185_fu_968                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_960                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                         zext_ln62_fu_992                        |    0    |    0    |    0    |    0    |
|          |                       zext_ln62_1_fu_1012                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    8    |  78.24  |  27933  |  26277  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|  A_1 |    3   |    0   |    0   |    0   |
|A_1_48|    3   |    0   |    0   |    0   |
|  A_2 |    3   |    0   |    0   |    0   |
|  A_3 |    3   |    0   |    0   |    0   |
|  A_4 |    3   |    0   |    0   |    0   |
|  A_5 |    3   |    0   |    0   |    0   |
|  A_6 |    3   |    0   |    0   |    0   |
|  A_7 |    3   |    0   |    0   |    0   |
|  C_1 |    3   |    0   |    0   |    0   |
|C_1_49|    3   |    0   |    0   |    0   |
|  C_2 |    3   |    0   |    0   |    0   |
|  C_3 |    3   |    0   |    0   |    0   |
|  C_4 |    3   |    0   |    0   |    0   |
|  C_5 |    3   |    0   |    0   |    0   |
|  C_6 |    3   |    0   |    0   |    0   |
|  C_7 |    3   |    0   |    0   |    0   |
|  tmp |    1   |    0   |    0   |    0   |
| tmp_1|    1   |    0   |    0   |    0   |
|tmp_10|    1   |    0   |    0   |    0   |
|tmp_11|    1   |    0   |    0   |    0   |
|tmp_12|    1   |    0   |    0   |    0   |
|tmp_13|    1   |    0   |    0   |    0   |
|tmp_14|    1   |    0   |    0   |    0   |
|tmp_15|    1   |    0   |    0   |    0   |
|tmp_16|    1   |    0   |    0   |    0   |
|tmp_17|    1   |    0   |    0   |    0   |
|tmp_18|    1   |    0   |    0   |    0   |
|tmp_19|    1   |    0   |    0   |    0   |
| tmp_2|    1   |    0   |    0   |    0   |
|tmp_20|    1   |    0   |    0   |    0   |
|tmp_21|    1   |    0   |    0   |    0   |
|tmp_22|    1   |    0   |    0   |    0   |
|tmp_23|    1   |    0   |    0   |    0   |
|tmp_24|    1   |    0   |    0   |    0   |
|tmp_25|    1   |    0   |    0   |    0   |
|tmp_26|    1   |    0   |    0   |    0   |
|tmp_27|    1   |    0   |    0   |    0   |
|tmp_28|    1   |    0   |    0   |    0   |
|tmp_29|    1   |    0   |    0   |    0   |
| tmp_3|    1   |    0   |    0   |    0   |
|tmp_30|    1   |    0   |    0   |    0   |
|tmp_31|    1   |    0   |    0   |    0   |
|tmp_32|    1   |    0   |    0   |    0   |
|tmp_33|    1   |    0   |    0   |    0   |
|tmp_34|    1   |    0   |    0   |    0   |
|tmp_35|    1   |    0   |    0   |    0   |
|tmp_36|    1   |    0   |    0   |    0   |
|tmp_37|    1   |    0   |    0   |    0   |
|tmp_38|    1   |    0   |    0   |    0   |
|tmp_39|    1   |    0   |    0   |    0   |
| tmp_4|    1   |    0   |    0   |    0   |
|tmp_40|    1   |    0   |    0   |    0   |
|tmp_41|    1   |    0   |    0   |    0   |
|tmp_42|    1   |    0   |    0   |    0   |
|tmp_43|    1   |    0   |    0   |    0   |
|tmp_44|    1   |    0   |    0   |    0   |
|tmp_45|    1   |    0   |    0   |    0   |
|tmp_46|    1   |    0   |    0   |    0   |
|tmp_47|    1   |    0   |    0   |    0   |
|tmp_48|    1   |    0   |    0   |    0   |
|tmp_49|    1   |    0   |    0   |    0   |
| tmp_5|    1   |    0   |    0   |    0   |
|tmp_50|    1   |    0   |    0   |    0   |
|tmp_51|    1   |    0   |    0   |    0   |
|tmp_52|    1   |    0   |    0   |    0   |
|tmp_53|    1   |    0   |    0   |    0   |
|tmp_54|    1   |    0   |    0   |    0   |
|tmp_55|    1   |    0   |    0   |    0   |
|tmp_56|    1   |    0   |    0   |    0   |
|tmp_57|    1   |    0   |    0   |    0   |
|tmp_58|    1   |    0   |    0   |    0   |
|tmp_59|    1   |    0   |    0   |    0   |
| tmp_6|    1   |    0   |    0   |    0   |
|tmp_60|    1   |    0   |    0   |    0   |
|tmp_61|    1   |    0   |    0   |    0   |
|tmp_62|    1   |    0   |    0   |    0   |
|tmp_63|    1   |    0   |    0   |    0   |
| tmp_7|    1   |    0   |    0   |    0   |
| tmp_8|    1   |    0   |    0   |    0   |
| tmp_9|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   112  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   A_addr_reg_1065   |   32   |
| C_DRAM_read_reg_1042|   64   |
|   C_addr_reg_1127   |   32   |
|   denom_1_reg_1091  |   24   |
|     i_1_reg_1035    |    9   |
|     j_1_reg_1084    |    7   |
|  lshr_ln1_reg_1110  |    3   |
|   p_loc27_reg_1047  |   24   |
|    p_loc_reg_1053   |   24   |
|    scale_reg_1122   |   17   |
|trunc_ln29_1_reg_1079|    3   |
| trunc_ln29_reg_1073 |    8   |
|  trunc_ln3_reg_1116 |   62   |
|trunc_ln51_1_reg_1104|    3   |
| trunc_ln51_reg_1099 |    6   |
|  trunc_ln_reg_1059  |   62   |
+---------------------+--------+
|        Total        |   380  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|               grp_readreq_fu_488               |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_33_4_fu_522 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_43_5_fu_536 |  p74 |   2  |  24  |   48   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_55_7_fu_615 |  p66 |   2  |   3  |    6   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_65_8_fu_686 |  p76 |   2  |  17  |   34   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   174  ||  2.934  ||    0    ||    54   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   78   |  27933 |  26277 |    -   |
|   Memory  |   112  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    0   |   54   |    -   |
|  Register |    -   |    -   |    -   |   380  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   112  |    8   |   81   |  28313 |  26331 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
