## Part A – 4 Bit and 16 Bit CLA Adders
### 4-Bit CLA
#### Elaborated Design Schematic
![[lab12a-4bit_schematic.png]]
#### Resource Utilization
![[lab12a-4bit_resource_utilization.png]]
#### Board Testing 
![[lab12a-4bit_board_test.jpg]]
### 16-Bit CLA
#### Elaborated Design Schematic
![[lab12a-16bit_schematic.png]]
#### Resource Utilization
![[lab12a-16bit_resource_utilization.png]]
#### Board Testing
![[lab12a-16bit_board_test_5AFE.jpg]]

## Part B – 64 Bit CLA Adder using Serial Communication
#### Elaborated Design Schematic
##### Full Schematic
![[lab12b-full_schematic.png]]
##### Adder
![[lab12b-adder_schematic.png]]
##### Expanded CLAs
![[lab12b-expanded_CLA_schematic.png]]
#### Resource Utilization
![[lab12b-resource_utilization.png]]
#### Serial Testing Results
![[lab12b-serialtool_output_1.png]]
![[lab12b-serialtool_output_2.png]]
![[lab12b-excel_spreadsheet.png]]
#### Brief Comment
Our test results matched the results that we expected.
## Part 12C - 64 Bit Two-Level Multiplier
#### Elaborated Design Schematic
##### Expanded Multiplier
![[lab12c-schematic-multiplier.png]]
##### CLA
![[lab12c-schematic-cla.png]]
#### FPGA Resource Utilization
![[lab12c-fpgaresources.png]]
#### Spreadsheet
![[lab12c-spreadsheet.png]]
#### SerialTool Results
![[lab12c-serialtool-1.png]]
![[lab12c-serialtool-2.png]]