{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:52:32 2017 " "Info: Processing started: Mon Sep 25 09:52:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "55 " "Warning: Found 55 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan2~2 " "Info: Detected gated clock \"div:inst7\|LessThan2~2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan2~1 " "Info: Detected gated clock \"div:inst7\|LessThan2~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan2~0 " "Info: Detected gated clock \"div:inst7\|LessThan2~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[2\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[2\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[3\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[3\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[4\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[4\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[7\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[7\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[8\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[8\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[9\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[9\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[10\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[10\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[1\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[1\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[0\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[0\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[6\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[6\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[5\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[5\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan1~1 " "Info: Detected gated clock \"div:inst7\|LessThan1~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 28 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[11\] " "Info: Detected ripple clock \"div:inst7\|num\[11\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~5 " "Info: Detected gated clock \"div:inst7\|LessThan0~5\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[10\] " "Info: Detected ripple clock \"div:inst7\|num\[10\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[9\] " "Info: Detected ripple clock \"div:inst7\|num\[9\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[8\] " "Info: Detected ripple clock \"div:inst7\|num\[8\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~4 " "Info: Detected gated clock \"div:inst7\|LessThan0~4\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~3 " "Info: Detected gated clock \"div:inst7\|LessThan0~3\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[1\] " "Info: Detected ripple clock \"div:inst7\|num\[1\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[0\] " "Info: Detected ripple clock \"div:inst7\|num\[0\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[3\] " "Info: Detected ripple clock \"div:inst7\|num\[3\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[4\] " "Info: Detected ripple clock \"div:inst7\|num\[4\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[5\] " "Info: Detected ripple clock \"div:inst7\|num\[5\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[6\] " "Info: Detected ripple clock \"div:inst7\|num\[6\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[2\] " "Info: Detected ripple clock \"div:inst7\|num\[2\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[7\] " "Info: Detected ripple clock \"div:inst7\|num\[7\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[13\] " "Info: Detected ripple clock \"div:inst7\|num\[13\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[14\] " "Info: Detected ripple clock \"div:inst7\|num\[14\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[15\] " "Info: Detected ripple clock \"div:inst7\|num\[15\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[16\] " "Info: Detected ripple clock \"div:inst7\|num\[16\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[12\] " "Info: Detected ripple clock \"div:inst7\|num\[12\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~0 " "Info: Detected gated clock \"div:inst7\|LessThan0~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[23\] " "Info: Detected ripple clock \"div:inst7\|num\[23\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[22\] " "Info: Detected ripple clock \"div:inst7\|num\[22\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[21\] " "Info: Detected ripple clock \"div:inst7\|num\[21\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[20\] " "Info: Detected ripple clock \"div:inst7\|num\[20\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan1~0 " "Info: Detected gated clock \"div:inst7\|LessThan1~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 28 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[24\] " "Info: Detected ripple clock \"div:inst7\|num\[24\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[25\] " "Info: Detected ripple clock \"div:inst7\|num\[25\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[17\] " "Info: Detected ripple clock \"div:inst7\|num\[17\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[18\] " "Info: Detected ripple clock \"div:inst7\|num\[18\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|num\[19\] " "Info: Detected ripple clock \"div:inst7\|num\[19\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|num\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan2~3 " "Info: Detected gated clock \"div:inst7\|LessThan2~3\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[11\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[11\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[13\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[13\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst7\|\\process_1:num\[12\] " "Info: Detected ripple clock \"div:inst7\|\\process_1:num\[12\]\" as buffer" {  } { { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|\\process_1:num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan2 " "Info: Detected gated clock \"div:inst7\|LessThan2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~7 " "Info: Detected gated clock \"div:inst7\|LessThan0~7\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~6 " "Info: Detected gated clock \"div:inst7\|LessThan0~6\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~1 " "Info: Detected gated clock \"div:inst7\|LessThan0~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst7\|LessThan0~2 " "Info: Detected gated clock \"div:inst7\|LessThan0~2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst7\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register control:inst2\|NStime\[1\] register control:inst2\|EWtime\[1\] 60.22 MHz 16.607 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 60.22 MHz between source register \"control:inst2\|NStime\[1\]\" and destination register \"control:inst2\|EWtime\[1\]\" (period= 16.607 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.314 ns + Longest register register " "Info: + Longest register to register delay is 12.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|NStime\[1\] 1 REG LC_X9_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; REG Node = 'control:inst2\|NStime\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|NStime[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.914 ns) 1.806 ns control:inst2\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[1\] 2 COMB LC_X9_Y6_N0 9 " "Info: 2: + IC(0.892 ns) + CELL(0.914 ns) = 1.806 ns; Loc. = LC_X9_Y6_N0; Fanout = 9; COMB Node = 'control:inst2\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { control:inst2|NStime[1] control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.311 ns) + CELL(0.200 ns) 4.317 ns control:inst2\|Equal1~0 3 COMB LC_X12_Y6_N8 1 " "Info: 3: + IC(2.311 ns) + CELL(0.200 ns) = 4.317 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'control:inst2\|Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] control:inst2|Equal1~0 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.822 ns control:inst2\|Equal1~1 4 COMB LC_X12_Y6_N9 21 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.822 ns; Loc. = LC_X12_Y6_N9; Fanout = 21; COMB Node = 'control:inst2\|Equal1~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { control:inst2|Equal1~0 control:inst2|Equal1~1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.200 ns) 7.580 ns control:inst2\|EWtime~63 5 COMB LC_X9_Y5_N1 1 " "Info: 5: + IC(2.558 ns) + CELL(0.200 ns) = 7.580 ns; Loc. = LC_X9_Y5_N1; Fanout = 1; COMB Node = 'control:inst2\|EWtime~63'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { control:inst2|Equal1~1 control:inst2|EWtime~63 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 8.513 ns control:inst2\|EWtime~64 6 COMB LC_X9_Y5_N9 1 " "Info: 6: + IC(0.733 ns) + CELL(0.200 ns) = 8.513 ns; Loc. = LC_X9_Y5_N9; Fanout = 1; COMB Node = 'control:inst2\|EWtime~64'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { control:inst2|EWtime~63 control:inst2|EWtime~64 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 9.443 ns control:inst2\|EWtime~66 7 COMB LC_X9_Y5_N7 1 " "Info: 7: + IC(0.730 ns) + CELL(0.200 ns) = 9.443 ns; Loc. = LC_X9_Y5_N7; Fanout = 1; COMB Node = 'control:inst2\|EWtime~66'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { control:inst2|EWtime~64 control:inst2|EWtime~66 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(0.804 ns) 12.314 ns control:inst2\|EWtime\[1\] 8 REG LC_X10_Y1_N0 1 " "Info: 8: + IC(2.067 ns) + CELL(0.804 ns) = 12.314 ns; Loc. = LC_X10_Y1_N0; Fanout = 1; REG Node = 'control:inst2\|EWtime\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { control:inst2|EWtime~66 control:inst2|EWtime[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.718 ns ( 22.07 % ) " "Info: Total cell delay = 2.718 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.596 ns ( 77.93 % ) " "Info: Total interconnect delay = 9.596 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.314 ns" { control:inst2|NStime[1] control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] control:inst2|Equal1~0 control:inst2|Equal1~1 control:inst2|EWtime~63 control:inst2|EWtime~64 control:inst2|EWtime~66 control:inst2|EWtime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.314 ns" { control:inst2|NStime[1] {} control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] {} control:inst2|Equal1~0 {} control:inst2|Equal1~1 {} control:inst2|EWtime~63 {} control:inst2|EWtime~64 {} control:inst2|EWtime~66 {} control:inst2|EWtime[1] {} } { 0.000ns 0.892ns 2.311ns 0.305ns 2.558ns 0.733ns 0.730ns 2.067ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.584 ns - Smallest " "Info: - Smallest clock skew is -3.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.775 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst7\|num\[11\] 2 REG LC_X7_Y4_N3 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X7_Y4_N3; Fanout = 5; REG Node = 'div:inst7\|num\[11\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst7|num[11] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.740 ns) 6.702 ns div:inst7\|LessThan0~7 3 COMB LC_X9_Y4_N0 1 " "Info: 3: + IC(1.905 ns) + CELL(0.740 ns) = 6.702 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'div:inst7\|LessThan0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { div:inst7|num[11] div:inst7|LessThan0~7 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.207 ns div:inst7\|LessThan0 4 COMB LC_X9_Y4_N1 27 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.207 ns; Loc. = LC_X9_Y4_N1; Fanout = 27; COMB Node = 'div:inst7\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst7|LessThan0~7 div:inst7|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(0.918 ns) 11.775 ns control:inst2\|EWtime\[1\] 5 REG LC_X10_Y1_N0 1 " "Info: 5: + IC(3.650 ns) + CELL(0.918 ns) = 11.775 ns; Loc. = LC_X10_Y1_N0; Fanout = 1; REG Node = 'control:inst2\|EWtime\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { div:inst7|LessThan0 control:inst2|EWtime[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 36.65 % ) " "Info: Total cell delay = 4.315 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.460 ns ( 63.35 % ) " "Info: Total interconnect delay = 7.460 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { CLK div:inst7|num[11] div:inst7|LessThan0~7 div:inst7|LessThan0 control:inst2|EWtime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { CLK {} CLK~combout {} div:inst7|num[11] {} div:inst7|LessThan0~7 {} div:inst7|LessThan0 {} control:inst2|EWtime[1] {} } { 0.000ns 0.000ns 1.600ns 1.905ns 0.305ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.359 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst7\|num\[19\] 2 REG LC_X8_Y4_N1 4 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N1; Fanout = 4; REG Node = 'div:inst7\|num\[19\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst7|num[19] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.511 ns) 5.906 ns div:inst7\|LessThan1~0 3 COMB LC_X8_Y4_N8 2 " "Info: 3: + IC(1.338 ns) + CELL(0.511 ns) = 5.906 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; COMB Node = 'div:inst7\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { div:inst7|num[19] div:inst7|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.200 ns) 8.018 ns div:inst7\|LessThan0~0 4 COMB LC_X9_Y4_N4 2 " "Info: 4: + IC(1.912 ns) + CELL(0.200 ns) = 8.018 ns; Loc. = LC_X9_Y4_N4; Fanout = 2; COMB Node = 'div:inst7\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { div:inst7|LessThan1~0 div:inst7|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.511 ns) 9.325 ns div:inst7\|LessThan0~1 5 COMB LC_X9_Y4_N2 1 " "Info: 5: + IC(0.796 ns) + CELL(0.511 ns) = 9.325 ns; Loc. = LC_X9_Y4_N2; Fanout = 1; COMB Node = 'div:inst7\|LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { div:inst7|LessThan0~0 div:inst7|LessThan0~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 10.791 ns div:inst7\|LessThan0 6 COMB LC_X9_Y4_N1 27 " "Info: 6: + IC(0.726 ns) + CELL(0.740 ns) = 10.791 ns; Loc. = LC_X9_Y4_N1; Fanout = 27; COMB Node = 'div:inst7\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { div:inst7|LessThan0~1 div:inst7|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(0.918 ns) 15.359 ns control:inst2\|NStime\[1\] 7 REG LC_X9_Y6_N5 1 " "Info: 7: + IC(3.650 ns) + CELL(0.918 ns) = 15.359 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; REG Node = 'control:inst2\|NStime\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { div:inst7|LessThan0 control:inst2|NStime[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 34.75 % ) " "Info: Total cell delay = 5.337 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.022 ns ( 65.25 % ) " "Info: Total interconnect delay = 10.022 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { CLK div:inst7|num[19] div:inst7|LessThan1~0 div:inst7|LessThan0~0 div:inst7|LessThan0~1 div:inst7|LessThan0 control:inst2|NStime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { CLK {} CLK~combout {} div:inst7|num[19] {} div:inst7|LessThan1~0 {} div:inst7|LessThan0~0 {} div:inst7|LessThan0~1 {} div:inst7|LessThan0 {} control:inst2|NStime[1] {} } { 0.000ns 0.000ns 1.600ns 1.338ns 1.912ns 0.796ns 0.726ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.511ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { CLK div:inst7|num[11] div:inst7|LessThan0~7 div:inst7|LessThan0 control:inst2|EWtime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { CLK {} CLK~combout {} div:inst7|num[11] {} div:inst7|LessThan0~7 {} div:inst7|LessThan0 {} control:inst2|EWtime[1] {} } { 0.000ns 0.000ns 1.600ns 1.905ns 0.305ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { CLK div:inst7|num[19] div:inst7|LessThan1~0 div:inst7|LessThan0~0 div:inst7|LessThan0~1 div:inst7|LessThan0 control:inst2|NStime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { CLK {} CLK~combout {} div:inst7|num[19] {} div:inst7|LessThan1~0 {} div:inst7|LessThan0~0 {} div:inst7|LessThan0~1 {} div:inst7|LessThan0 {} control:inst2|NStime[1] {} } { 0.000ns 0.000ns 1.600ns 1.338ns 1.912ns 0.796ns 0.726ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.511ns 0.740ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.314 ns" { control:inst2|NStime[1] control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] control:inst2|Equal1~0 control:inst2|Equal1~1 control:inst2|EWtime~63 control:inst2|EWtime~64 control:inst2|EWtime~66 control:inst2|EWtime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.314 ns" { control:inst2|NStime[1] {} control:inst2|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[1] {} control:inst2|Equal1~0 {} control:inst2|Equal1~1 {} control:inst2|EWtime~63 {} control:inst2|EWtime~64 {} control:inst2|EWtime~66 {} control:inst2|EWtime[1] {} } { 0.000ns 0.892ns 2.311ns 0.305ns 2.558ns 0.733ns 0.730ns 2.067ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.775 ns" { CLK div:inst7|num[11] div:inst7|LessThan0~7 div:inst7|LessThan0 control:inst2|EWtime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.775 ns" { CLK {} CLK~combout {} div:inst7|num[11] {} div:inst7|LessThan0~7 {} div:inst7|LessThan0 {} control:inst2|EWtime[1] {} } { 0.000ns 0.000ns 1.600ns 1.905ns 0.305ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { CLK div:inst7|num[19] div:inst7|LessThan1~0 div:inst7|LessThan0~0 div:inst7|LessThan0~1 div:inst7|LessThan0 control:inst2|NStime[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { CLK {} CLK~combout {} div:inst7|num[19] {} div:inst7|LessThan1~0 {} div:inst7|LessThan0~0 {} div:inst7|LessThan0~1 {} div:inst7|LessThan0 {} control:inst2|NStime[1] {} } { 0.000ns 0.000ns 1.600ns 1.338ns 1.912ns 0.796ns 0.726ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.511ns 0.740ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt4:inst1\|tempQ\[0\] cnt4:inst1\|tempQ\[0\] CLK 2.182 ns " "Info: Found hold time violation between source  pin or register \"cnt4:inst1\|tempQ\[0\]\" and destination pin or register \"cnt4:inst1\|tempQ\[0\]\" for clock \"CLK\" (Hold time is 2.182 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.850 ns + Largest " "Info: + Largest clock skew is 3.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.982 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst7\|\\process_1:num\[3\] 2 REG LC_X2_Y4_N6 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X2_Y4_N6; Fanout = 5; REG Node = 'div:inst7\|\\process_1:num\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst7|\process_1:num[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.740 ns) 6.119 ns div:inst7\|LessThan2~0 3 COMB LC_X2_Y4_N1 1 " "Info: 3: + IC(1.322 ns) + CELL(0.740 ns) = 6.119 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'div:inst7\|LessThan2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { div:inst7|\process_1:num[3] div:inst7|LessThan2~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.624 ns div:inst7\|LessThan2~1 4 COMB LC_X2_Y4_N2 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.624 ns; Loc. = LC_X2_Y4_N2; Fanout = 1; COMB Node = 'div:inst7\|LessThan2~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst7|LessThan2~0 div:inst7|LessThan2~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.740 ns) 8.473 ns div:inst7\|LessThan2~3 5 COMB LC_X3_Y4_N9 1 " "Info: 5: + IC(1.109 ns) + CELL(0.740 ns) = 8.473 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = 'div:inst7\|LessThan2~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { div:inst7|LessThan2~1 div:inst7|LessThan2~3 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.200 ns) 9.411 ns div:inst7\|LessThan2 6 COMB LC_X3_Y4_N7 2 " "Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 9.411 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'div:inst7\|LessThan2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { div:inst7|LessThan2~3 div:inst7|LessThan2 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.653 ns) + CELL(0.918 ns) 14.982 ns cnt4:inst1\|tempQ\[0\] 7 REG LC_X5_Y7_N2 10 " "Info: 7: + IC(4.653 ns) + CELL(0.918 ns) = 14.982 ns; Loc. = LC_X5_Y7_N2; Fanout = 10; REG Node = 'cnt4:inst1\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.255 ns ( 35.08 % ) " "Info: Total cell delay = 5.255 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.727 ns ( 64.92 % ) " "Info: Total interconnect delay = 9.727 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.982 ns" { CLK div:inst7|\process_1:num[3] div:inst7|LessThan2~0 div:inst7|LessThan2~1 div:inst7|LessThan2~3 div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.982 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[3] {} div:inst7|LessThan2~0 {} div:inst7|LessThan2~1 {} div:inst7|LessThan2~3 {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 1.322ns 0.305ns 1.109ns 0.738ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.132 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 11.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst7\|\\process_1:num\[11\] 2 REG LC_X3_Y4_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X3_Y4_N4; Fanout = 4; REG Node = 'div:inst7\|\\process_1:num\[11\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst7|\process_1:num[11] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.511 ns) 5.561 ns div:inst7\|LessThan2 3 COMB LC_X3_Y4_N7 2 " "Info: 3: + IC(0.993 ns) + CELL(0.511 ns) = 5.561 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'div:inst7\|LessThan2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { div:inst7|\process_1:num[11] div:inst7|LessThan2 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.653 ns) + CELL(0.918 ns) 11.132 ns cnt4:inst1\|tempQ\[0\] 4 REG LC_X5_Y7_N2 10 " "Info: 4: + IC(4.653 ns) + CELL(0.918 ns) = 11.132 ns; Loc. = LC_X5_Y7_N2; Fanout = 10; REG Node = 'cnt4:inst1\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.571 ns" { div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 34.91 % ) " "Info: Total cell delay = 3.886 ns ( 34.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 65.09 % ) " "Info: Total interconnect delay = 7.246 ns ( 65.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.132 ns" { CLK div:inst7|\process_1:num[11] div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.132 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[11] {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 0.993ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.982 ns" { CLK div:inst7|\process_1:num[3] div:inst7|LessThan2~0 div:inst7|LessThan2~1 div:inst7|LessThan2~3 div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.982 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[3] {} div:inst7|LessThan2~0 {} div:inst7|LessThan2~1 {} div:inst7|LessThan2~3 {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 1.322ns 0.305ns 1.109ns 0.738ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.132 ns" { CLK div:inst7|\process_1:num[11] div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.132 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[11] {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 0.993ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.513 ns - Shortest register register " "Info: - Shortest register to register delay is 1.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt4:inst1\|tempQ\[0\] 1 REG LC_X5_Y7_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N2; Fanout = 10; REG Node = 'cnt4:inst1\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.591 ns) 1.513 ns cnt4:inst1\|tempQ\[0\] 2 REG LC_X5_Y7_N2 10 " "Info: 2: + IC(0.922 ns) + CELL(0.591 ns) = 1.513 ns; Loc. = LC_X5_Y7_N2; Fanout = 10; REG Node = 'cnt4:inst1\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { cnt4:inst1|tempQ[0] cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.06 % ) " "Info: Total cell delay = 0.591 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 60.94 % ) " "Info: Total interconnect delay = 0.922 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { cnt4:inst1|tempQ[0] cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.513 ns" { cnt4:inst1|tempQ[0] {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.922ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/cnt4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.982 ns" { CLK div:inst7|\process_1:num[3] div:inst7|LessThan2~0 div:inst7|LessThan2~1 div:inst7|LessThan2~3 div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.982 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[3] {} div:inst7|LessThan2~0 {} div:inst7|LessThan2~1 {} div:inst7|LessThan2~3 {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 1.322ns 0.305ns 1.109ns 0.738ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.132 ns" { CLK div:inst7|\process_1:num[11] div:inst7|LessThan2 cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.132 ns" { CLK {} CLK~combout {} div:inst7|\process_1:num[11] {} div:inst7|LessThan2 {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 0.993ns 4.653ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { cnt4:inst1|tempQ[0] cnt4:inst1|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.513 ns" { cnt4:inst1|tempQ[0] {} cnt4:inst1|tempQ[0] {} } { 0.000ns 0.922ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[5\] control:inst2\|EWtime\[4\] 53.091 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[5\]\" through register \"control:inst2\|EWtime\[4\]\" is 53.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.359 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 40 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 40; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst7\|num\[19\] 2 REG LC_X8_Y4_N1 4 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N1; Fanout = 4; REG Node = 'div:inst7\|num\[19\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst7|num[19] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.511 ns) 5.906 ns div:inst7\|LessThan1~0 3 COMB LC_X8_Y4_N8 2 " "Info: 3: + IC(1.338 ns) + CELL(0.511 ns) = 5.906 ns; Loc. = LC_X8_Y4_N8; Fanout = 2; COMB Node = 'div:inst7\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { div:inst7|num[19] div:inst7|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.200 ns) 8.018 ns div:inst7\|LessThan0~0 4 COMB LC_X9_Y4_N4 2 " "Info: 4: + IC(1.912 ns) + CELL(0.200 ns) = 8.018 ns; Loc. = LC_X9_Y4_N4; Fanout = 2; COMB Node = 'div:inst7\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { div:inst7|LessThan1~0 div:inst7|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.511 ns) 9.325 ns div:inst7\|LessThan0~1 5 COMB LC_X9_Y4_N2 1 " "Info: 5: + IC(0.796 ns) + CELL(0.511 ns) = 9.325 ns; Loc. = LC_X9_Y4_N2; Fanout = 1; COMB Node = 'div:inst7\|LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { div:inst7|LessThan0~0 div:inst7|LessThan0~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.740 ns) 10.791 ns div:inst7\|LessThan0 6 COMB LC_X9_Y4_N1 27 " "Info: 6: + IC(0.726 ns) + CELL(0.740 ns) = 10.791 ns; Loc. = LC_X9_Y4_N1; Fanout = 27; COMB Node = 'div:inst7\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { div:inst7|LessThan0~1 div:inst7|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.650 ns) + CELL(0.918 ns) 15.359 ns control:inst2\|EWtime\[4\] 7 REG LC_X11_Y3_N2 1 " "Info: 7: + IC(3.650 ns) + CELL(0.918 ns) = 15.359 ns; Loc. = LC_X11_Y3_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.568 ns" { div:inst7|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.337 ns ( 34.75 % ) " "Info: Total cell delay = 5.337 ns ( 34.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.022 ns ( 65.25 % ) " "Info: Total interconnect delay = 10.022 ns ( 65.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { CLK div:inst7|num[19] div:inst7|LessThan1~0 div:inst7|LessThan0~0 div:inst7|LessThan0~1 div:inst7|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { CLK {} CLK~combout {} div:inst7|num[19] {} div:inst7|LessThan1~0 {} div:inst7|LessThan0~0 {} div:inst7|LessThan0~1 {} div:inst7|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 1.338ns 1.912ns 0.796ns 0.726ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.511ns 0.740ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "37.356 ns + Longest register pin " "Info: + Longest register to pin delay is 37.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|EWtime\[4\] 1 REG LC_X11_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y3_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.914 ns) 2.182 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X11_Y3_N0 14 " "Info: 2: + IC(1.268 ns) + CELL(0.914 ns) = 2.182 ns; Loc. = LC_X11_Y3_N0; Fanout = 14; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.747 ns) 3.668 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X11_Y3_N3 1 " "Info: 3: + IC(0.739 ns) + CELL(0.747 ns) = 3.668 ns; Loc. = LC_X11_Y3_N3; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.483 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LC_X11_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.483 ns; Loc. = LC_X11_Y3_N4; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.747 ns) 6.366 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LC_X11_Y3_N5 2 " "Info: 5: + IC(1.136 ns) + CELL(0.747 ns) = 6.366 ns; Loc. = LC_X11_Y3_N5; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.489 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X11_Y3_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.489 ns; Loc. = LC_X11_Y3_N6; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.612 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LC_X11_Y3_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.612 ns; Loc. = LC_X11_Y3_N7; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.427 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LC_X11_Y3_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.427 ns; Loc. = LC_X11_Y3_N8; Fanout = 9; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.200 ns) 9.947 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~47 9 COMB LC_X12_Y4_N5 3 " "Info: 9: + IC(2.320 ns) + CELL(0.200 ns) = 9.947 ns; Loc. = LC_X12_Y4_N5; Fanout = 3; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.978 ns) 12.697 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29 10 COMB LC_X12_Y2_N6 2 " "Info: 10: + IC(1.772 ns) + CELL(0.978 ns) = 12.697 ns; Loc. = LC_X12_Y2_N6; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.820 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 11 COMB LC_X12_Y2_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.820 ns; Loc. = LC_X12_Y2_N7; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.943 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 12 COMB LC_X12_Y2_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 12.943 ns; Loc. = LC_X12_Y2_N8; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.758 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 13 COMB LC_X12_Y2_N9 12 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 13.758 ns; Loc. = LC_X12_Y2_N9; Fanout = 12; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.511 ns) 15.590 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~40 14 COMB LC_X11_Y2_N0 3 " "Info: 14: + IC(1.321 ns) + CELL(0.511 ns) = 15.590 ns; Loc. = LC_X11_Y2_N0; Fanout = 3; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[29\]~40'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.978 ns) 18.212 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30 15 COMB LC_X12_Y1_N2 2 " "Info: 15: + IC(1.644 ns) + CELL(0.978 ns) = 18.212 ns; Loc. = LC_X12_Y1_N2; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.335 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38 16 COMB LC_X12_Y1_N3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 18.335 ns; Loc. = LC_X12_Y1_N3; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 18.596 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36 17 COMB LC_X12_Y1_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.261 ns) = 18.596 ns; Loc. = LC_X12_Y1_N4; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 19.571 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 18 COMB LC_X12_Y1_N6 11 " "Info: 18: + IC(0.000 ns) + CELL(0.975 ns) = 19.571 ns; Loc. = LC_X12_Y1_N6; Fanout = 11; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.511 ns) 21.376 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~25 19 COMB LC_X11_Y1_N7 4 " "Info: 19: + IC(1.294 ns) + CELL(0.511 ns) = 21.376 ns; Loc. = LC_X11_Y1_N7; Fanout = 4; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[37\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.978 ns) 24.219 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 20 COMB LC_X10_Y2_N3 1 " "Info: 20: + IC(1.865 ns) + CELL(0.978 ns) = 24.219 ns; Loc. = LC_X10_Y2_N3; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 24.480 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 21 COMB LC_X10_Y2_N4 1 " "Info: 21: + IC(0.000 ns) + CELL(0.261 ns) = 24.480 ns; Loc. = LC_X10_Y2_N4; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 25.455 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 22 COMB LC_X10_Y2_N7 3 " "Info: 22: + IC(0.000 ns) + CELL(0.975 ns) = 25.455 ns; Loc. = LC_X10_Y2_N7; Fanout = 3; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.200 ns) 27.693 ns control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[45\]~100 23 COMB LC_X10_Y5_N9 1 " "Info: 23: + IC(2.038 ns) + CELL(0.200 ns) = 27.693 ns; Loc. = LC_X10_Y5_N9; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Mod1\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[45\]~100'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 28.603 ns mux41a:inst6\|Y\[3\] 24 COMB LC_X10_Y5_N8 7 " "Info: 24: + IC(0.710 ns) + CELL(0.200 ns) = 28.603 ns; Loc. = LC_X10_Y5_N8; Fanout = 7; COMB Node = 'mux41a:inst6\|Y\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 mux41a:inst6|Y[3] } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.482 ns) + CELL(0.740 ns) 31.825 ns digital47:inst4\|Mux1~0 25 COMB LC_X8_Y6_N2 1 " "Info: 25: + IC(2.482 ns) + CELL(0.740 ns) = 31.825 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'digital47:inst4\|Mux1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { mux41a:inst6|Y[3] digital47:inst4|Mux1~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.209 ns) + CELL(2.322 ns) 37.356 ns D\[5\] 26 PIN PIN_19 0 " "Info: 26: + IC(3.209 ns) + CELL(2.322 ns) = 37.356 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'D\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { digital47:inst4|Mux1~0 D[5] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 208 736 912 224 "D\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.558 ns ( 41.65 % ) " "Info: Total cell delay = 15.558 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.798 ns ( 58.35 % ) " "Info: Total interconnect delay = 21.798 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "37.356 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 mux41a:inst6|Y[3] digital47:inst4|Mux1~0 D[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "37.356 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 {} mux41a:inst6|Y[3] {} digital47:inst4|Mux1~0 {} D[5] {} } { 0.000ns 1.268ns 0.739ns 0.000ns 1.136ns 0.000ns 0.000ns 0.000ns 2.320ns 1.772ns 0.000ns 0.000ns 0.000ns 1.321ns 1.644ns 0.000ns 0.000ns 0.000ns 1.294ns 1.865ns 0.000ns 0.000ns 2.038ns 0.710ns 2.482ns 3.209ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 0.978ns 0.261ns 0.975ns 0.200ns 0.200ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.359 ns" { CLK div:inst7|num[19] div:inst7|LessThan1~0 div:inst7|LessThan0~0 div:inst7|LessThan0~1 div:inst7|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.359 ns" { CLK {} CLK~combout {} div:inst7|num[19] {} div:inst7|LessThan1~0 {} div:inst7|LessThan0~0 {} div:inst7|LessThan0~1 {} div:inst7|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 1.338ns 1.912ns 0.796ns 0.726ns 3.650ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.200ns 0.511ns 0.740ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "37.356 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 mux41a:inst6|Y[3] digital47:inst4|Mux1~0 D[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "37.356 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~47 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[29]~40 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~30 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~36 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[37]~25 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} control:inst2|lpm_divide:Mod1|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[45]~100 {} mux41a:inst6|Y[3] {} digital47:inst4|Mux1~0 {} D[5] {} } { 0.000ns 1.268ns 0.739ns 0.000ns 1.136ns 0.000ns 0.000ns 0.000ns 2.320ns 1.772ns 0.000ns 0.000ns 0.000ns 1.321ns 1.644ns 0.000ns 0.000ns 0.000ns 1.294ns 1.865ns 0.000ns 0.000ns 2.038ns 0.710ns 2.482ns 3.209ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.261ns 0.975ns 0.511ns 0.978ns 0.261ns 0.975ns 0.200ns 0.200ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:52:33 2017 " "Info: Processing ended: Mon Sep 25 09:52:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
