|DE2_115
CLOCK_50 => CLOCK_50.IN3
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKOUT << <GND>
SMA_CLKIN => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => rst_main.IN2
HEX0[0] << <VCC>
HEX0[1] << <VCC>
HEX0[2] << <VCC>
HEX0[3] << <VCC>
HEX0[4] << <VCC>
HEX0[5] << <VCC>
HEX0[6] << <VCC>
HEX1[0] << <VCC>
HEX1[1] << <VCC>
HEX1[2] << <VCC>
HEX1[3] << <VCC>
HEX1[4] << <VCC>
HEX1[5] << <VCC>
HEX1[6] << <VCC>
HEX2[0] << <VCC>
HEX2[1] << <VCC>
HEX2[2] << <VCC>
HEX2[3] << <VCC>
HEX2[4] << <VCC>
HEX2[5] << <VCC>
HEX2[6] << <VCC>
HEX3[0] << <VCC>
HEX3[1] << <VCC>
HEX3[2] << <VCC>
HEX3[3] << <VCC>
HEX3[4] << <VCC>
HEX3[5] << <VCC>
HEX3[6] << <VCC>
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
HEX6[0] << <VCC>
HEX6[1] << <VCC>
HEX6[2] << <VCC>
HEX6[3] << <VCC>
HEX6[4] << <VCC>
HEX6[5] << <VCC>
HEX6[6] << <VCC>
HEX7[0] << <VCC>
HEX7[1] << <VCC>
HEX7[2] << <VCC>
HEX7[3] << <VCC>
HEX7[4] << <VCC>
HEX7[5] << <VCC>
HEX7[6] << <VCC>
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDG[8] << <GND>
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << <GND>
LEDR[15] << <GND>
LEDR[16] << <GND>
LEDR[17] << <GND>
UART_TXD << <GND>
UART_RXD => ~NO_FANOUT~
UART_CTS << <GND>
UART_RTS => ~NO_FANOUT~
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
DRAM_ADDR[0] << <GND>
DRAM_ADDR[1] << <GND>
DRAM_ADDR[2] << <GND>
DRAM_ADDR[3] << <GND>
DRAM_ADDR[4] << <GND>
DRAM_ADDR[5] << <GND>
DRAM_ADDR[6] << <GND>
DRAM_ADDR[7] << <GND>
DRAM_ADDR[8] << <GND>
DRAM_ADDR[9] << <GND>
DRAM_ADDR[10] << <GND>
DRAM_ADDR[11] << <GND>
DRAM_ADDR[12] << <GND>
DRAM_BA[0] << <GND>
DRAM_BA[1] << <GND>
DRAM_DQM[0] << <GND>
DRAM_DQM[1] << <GND>
DRAM_DQM[2] << <GND>
DRAM_DQM[3] << <GND>
DRAM_RAS_N << <GND>
DRAM_CAS_N << <GND>
DRAM_CKE << <GND>
DRAM_CLK << <GND>
DRAM_WE_N << <GND>
DRAM_CS_N << <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_ADDR[0] << <GND>
FL_ADDR[1] << <GND>
FL_ADDR[2] << <GND>
FL_ADDR[3] << <GND>
FL_ADDR[4] << <GND>
FL_ADDR[5] << <GND>
FL_ADDR[6] << <GND>
FL_ADDR[7] << <GND>
FL_ADDR[8] << <GND>
FL_ADDR[9] << <GND>
FL_ADDR[10] << <GND>
FL_ADDR[11] << <GND>
FL_ADDR[12] << <GND>
FL_ADDR[13] << <GND>
FL_ADDR[14] << <GND>
FL_ADDR[15] << <GND>
FL_ADDR[16] << <GND>
FL_ADDR[17] << <GND>
FL_ADDR[18] << <GND>
FL_ADDR[19] << <GND>
FL_ADDR[20] << <GND>
FL_ADDR[21] << <GND>
FL_ADDR[22] << <GND>
FL_WE_N << <GND>
FL_WP_N << <GND>
FL_RST_N << <GND>
FL_OE_N << <GND>
FL_CE_N << <GND>
FL_RY => ~NO_FANOUT~
SRAM_DQ[0] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[1] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[2] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[3] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[4] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[5] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[6] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[7] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[8] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[9] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[10] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[11] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[12] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[13] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[14] <> Total:total.sram_0_external_interface_DQ
SRAM_DQ[15] <> Total:total.sram_0_external_interface_DQ
SRAM_ADDR[0] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[1] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[2] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[3] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[4] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[5] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[6] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[7] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[8] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[9] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[10] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[11] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[12] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[13] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[14] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[15] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[16] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[17] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[18] << Total:total.sram_0_external_interface_ADDR
SRAM_ADDR[19] << Total:total.sram_0_external_interface_ADDR
SRAM_OE_N << Total:total.sram_0_external_interface_OE_N
SRAM_WE_N << Total:total.sram_0_external_interface_WE_N
SRAM_CE_N << Total:total.sram_0_external_interface_CE_N
SRAM_UB_N << Total:total.sram_0_external_interface_UB_N
SRAM_LB_N << Total:total.sram_0_external_interface_LB_N
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] << <GND>
OTG_ADDR[1] << <GND>
OTG_CS_N << <GND>
OTG_RD_N << <GND>
OTG_WR_N << <GND>
OTG_RST_N << <GND>
OTG_INT => ~NO_FANOUT~
OTG_FSPEED <> <UNC>
OTG_LSPEED <> <UNC>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_DACK_N[0] << <GND>
OTG_DACK_N[1] << <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_ON << <GND>
LCD_BLON << <GND>
LCD_RW << <GND>
LCD_EN << <GND>
LCD_RS << <GND>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_CMD <> <UNC>
SD_CLK << <GND>
SD_WP_N => ~NO_FANOUT~
EEP_I2C_SCLK << <GND>
EEP_I2C_SDAT <> <UNC>
PS2_DAT <> <UNC>
PS2_CLK <> <UNC>
PS2_DAT2 <> <UNC>
PS2_CLK2 <> <UNC>
I2C_SDAT <> Total:total.audio_and_video_config_0_external_interface_SDAT
I2C_SCLK << Total:total.audio_and_video_config_0_external_interface_SCLK
AUD_ADCLRCK <> Total:total.audio_0_external_interface_ADCLRCK
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACLRCK <> Total:total.audio_0_external_interface_DACLRCK
AUD_DACDAT << Total:total.audio_0_external_interface_DACDAT
AUD_BCLK <> Total:total.audio_0_external_interface_BCLK
AUD_XCK << Total:total.audio_clk
ENETCLK_25 => ~NO_FANOUT~
ENET0_GTX_CLK << <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC << <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N << <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] << <GND>
ENET0_TX_DATA[1] << <GND>
ENET0_TX_DATA[2] << <GND>
ENET0_TX_DATA[3] << <GND>
ENET0_TX_EN << <GND>
ENET0_TX_ER << <GND>
ENET1_GTX_CLK << <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC << <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N << <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] << <GND>
ENET1_TX_DATA[1] << <GND>
ENET1_TX_DATA[2] << <GND>
ENET1_TX_DATA[3] << <GND>
ENET1_TX_EN << <GND>
ENET1_TX_ER << <GND>
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_DATA[8] => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET_N << <GND>
VGA_CLK << <GND>
VGA_HS << <GND>
VGA_VS << <GND>
VGA_BLANK_N << <GND>
VGA_SYNC_N << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_R[4] << <GND>
VGA_R[5] << <GND>
VGA_R[6] << <GND>
VGA_R[7] << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_G[4] << <GND>
VGA_G[5] << <GND>
VGA_G[6] << <GND>
VGA_G[7] << <GND>
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_B[4] << <GND>
VGA_B[5] << <GND>
VGA_B[6] << <GND>
VGA_B[7] << <GND>


|DE2_115|Total:total
audio_0_external_interface_ADCDAT => audio_0_external_interface_ADCDAT.IN1
audio_0_external_interface_ADCLRCK => audio_0_external_interface_ADCLRCK.IN1
audio_0_external_interface_BCLK => audio_0_external_interface_BCLK.IN1
audio_0_external_interface_DACDAT <= Total_audio_0:audio_0.AUD_DACDAT
audio_0_external_interface_DACLRCK => audio_0_external_interface_DACLRCK.IN1
audio_and_video_config_0_external_interface_SDAT <> Total_audio_and_video_config_0:audio_and_video_config_0.I2C_SDAT
audio_and_video_config_0_external_interface_SCLK <= Total_audio_and_video_config_0:audio_and_video_config_0.I2C_SCLK
clk_clk => clk_clk.IN5
reset_reset_n => _.IN1
sram_0_external_interface_DQ[0] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[1] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[2] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[3] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[4] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[5] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[6] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[7] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[8] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[9] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[10] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[11] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[12] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[13] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[14] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_DQ[15] <> Total_sram_0:sram_0.SRAM_DQ
sram_0_external_interface_ADDR[0] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[1] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[2] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[3] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[4] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[5] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[6] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[7] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[8] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[9] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[10] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[11] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[12] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[13] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[14] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[15] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[16] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[17] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[18] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_ADDR[19] <= Total_sram_0:sram_0.SRAM_ADDR
sram_0_external_interface_LB_N <= Total_sram_0:sram_0.SRAM_LB_N
sram_0_external_interface_UB_N <= Total_sram_0:sram_0.SRAM_UB_N
sram_0_external_interface_CE_N <= Total_sram_0:sram_0.SRAM_CE_N
sram_0_external_interface_OE_N <= Total_sram_0:sram_0.SRAM_OE_N
sram_0_external_interface_WE_N <= Total_sram_0:sram_0.SRAM_WE_N
from_adc_left_channel_ready => from_adc_left_channel_ready.IN1
from_adc_left_channel_data[0] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[1] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[2] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[3] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[4] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[5] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[6] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[7] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[8] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[9] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[10] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[11] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[12] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[13] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[14] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_data[15] <= Total_audio_0:audio_0.from_adc_left_channel_data
from_adc_left_channel_valid <= Total_audio_0:audio_0.from_adc_left_channel_valid
from_adc_right_channel_ready => from_adc_right_channel_ready.IN1
from_adc_right_channel_data[0] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[1] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[2] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[3] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[4] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[5] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[6] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[7] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[8] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[9] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[10] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[11] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[12] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[13] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[14] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_data[15] <= Total_audio_0:audio_0.from_adc_right_channel_data
from_adc_right_channel_valid <= Total_audio_0:audio_0.from_adc_right_channel_valid
to_dac_left_channel_data => to_dac_left_channel_data.IN1
to_dac_left_channel_valid[0] => to_dac_left_channel_valid[0].IN1
to_dac_left_channel_valid[1] => to_dac_left_channel_valid[1].IN1
to_dac_left_channel_valid[2] => to_dac_left_channel_valid[2].IN1
to_dac_left_channel_valid[3] => to_dac_left_channel_valid[3].IN1
to_dac_left_channel_valid[4] => to_dac_left_channel_valid[4].IN1
to_dac_left_channel_valid[5] => to_dac_left_channel_valid[5].IN1
to_dac_left_channel_valid[6] => to_dac_left_channel_valid[6].IN1
to_dac_left_channel_valid[7] => to_dac_left_channel_valid[7].IN1
to_dac_left_channel_valid[8] => to_dac_left_channel_valid[8].IN1
to_dac_left_channel_valid[9] => to_dac_left_channel_valid[9].IN1
to_dac_left_channel_valid[10] => to_dac_left_channel_valid[10].IN1
to_dac_left_channel_valid[11] => to_dac_left_channel_valid[11].IN1
to_dac_left_channel_valid[12] => to_dac_left_channel_valid[12].IN1
to_dac_left_channel_valid[13] => to_dac_left_channel_valid[13].IN1
to_dac_left_channel_valid[14] => to_dac_left_channel_valid[14].IN1
to_dac_left_channel_valid[15] => to_dac_left_channel_valid[15].IN1
to_dac_left_channel_ready <= Total_audio_0:audio_0.to_dac_left_channel_ready
to_dac_right_channel_data => to_dac_right_channel_data.IN1
to_dac_right_channel_valid[0] => to_dac_right_channel_valid[0].IN1
to_dac_right_channel_valid[1] => to_dac_right_channel_valid[1].IN1
to_dac_right_channel_valid[2] => to_dac_right_channel_valid[2].IN1
to_dac_right_channel_valid[3] => to_dac_right_channel_valid[3].IN1
to_dac_right_channel_valid[4] => to_dac_right_channel_valid[4].IN1
to_dac_right_channel_valid[5] => to_dac_right_channel_valid[5].IN1
to_dac_right_channel_valid[6] => to_dac_right_channel_valid[6].IN1
to_dac_right_channel_valid[7] => to_dac_right_channel_valid[7].IN1
to_dac_right_channel_valid[8] => to_dac_right_channel_valid[8].IN1
to_dac_right_channel_valid[9] => to_dac_right_channel_valid[9].IN1
to_dac_right_channel_valid[10] => to_dac_right_channel_valid[10].IN1
to_dac_right_channel_valid[11] => to_dac_right_channel_valid[11].IN1
to_dac_right_channel_valid[12] => to_dac_right_channel_valid[12].IN1
to_dac_right_channel_valid[13] => to_dac_right_channel_valid[13].IN1
to_dac_right_channel_valid[14] => to_dac_right_channel_valid[14].IN1
to_dac_right_channel_valid[15] => to_dac_right_channel_valid[15].IN1
to_dac_right_channel_ready <= Total_audio_0:audio_0.to_dac_right_channel_ready
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
address[19] => address[19].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
readdata[0] <= Total_sram_0:sram_0.readdata
readdata[1] <= Total_sram_0:sram_0.readdata
readdata[2] <= Total_sram_0:sram_0.readdata
readdata[3] <= Total_sram_0:sram_0.readdata
readdata[4] <= Total_sram_0:sram_0.readdata
readdata[5] <= Total_sram_0:sram_0.readdata
readdata[6] <= Total_sram_0:sram_0.readdata
readdata[7] <= Total_sram_0:sram_0.readdata
readdata[8] <= Total_sram_0:sram_0.readdata
readdata[9] <= Total_sram_0:sram_0.readdata
readdata[10] <= Total_sram_0:sram_0.readdata
readdata[11] <= Total_sram_0:sram_0.readdata
readdata[12] <= Total_sram_0:sram_0.readdata
readdata[13] <= Total_sram_0:sram_0.readdata
readdata[14] <= Total_sram_0:sram_0.readdata
readdata[15] <= Total_sram_0:sram_0.readdata
readdatavalid <= Total_sram_0:sram_0.readdatavalid
audio_clk <= Total_audio_pll_0:audio_pll_0.audio_clk_clk


|DE2_115|Total:total|Total_audio_0:audio_0
clk => clk.IN5
reset => reset.IN5
from_adc_left_channel_ready => comb.IN1
from_adc_right_channel_ready => comb.IN1
to_dac_left_channel_data[0] => to_dac_left_channel_data[0].IN1
to_dac_left_channel_data[1] => to_dac_left_channel_data[1].IN1
to_dac_left_channel_data[2] => to_dac_left_channel_data[2].IN1
to_dac_left_channel_data[3] => to_dac_left_channel_data[3].IN1
to_dac_left_channel_data[4] => to_dac_left_channel_data[4].IN1
to_dac_left_channel_data[5] => to_dac_left_channel_data[5].IN1
to_dac_left_channel_data[6] => to_dac_left_channel_data[6].IN1
to_dac_left_channel_data[7] => to_dac_left_channel_data[7].IN1
to_dac_left_channel_data[8] => to_dac_left_channel_data[8].IN1
to_dac_left_channel_data[9] => to_dac_left_channel_data[9].IN1
to_dac_left_channel_data[10] => to_dac_left_channel_data[10].IN1
to_dac_left_channel_data[11] => to_dac_left_channel_data[11].IN1
to_dac_left_channel_data[12] => to_dac_left_channel_data[12].IN1
to_dac_left_channel_data[13] => to_dac_left_channel_data[13].IN1
to_dac_left_channel_data[14] => to_dac_left_channel_data[14].IN1
to_dac_left_channel_data[15] => to_dac_left_channel_data[15].IN1
to_dac_left_channel_valid => comb.IN1
to_dac_right_channel_data[0] => to_dac_right_channel_data[0].IN1
to_dac_right_channel_data[1] => to_dac_right_channel_data[1].IN1
to_dac_right_channel_data[2] => to_dac_right_channel_data[2].IN1
to_dac_right_channel_data[3] => to_dac_right_channel_data[3].IN1
to_dac_right_channel_data[4] => to_dac_right_channel_data[4].IN1
to_dac_right_channel_data[5] => to_dac_right_channel_data[5].IN1
to_dac_right_channel_data[6] => to_dac_right_channel_data[6].IN1
to_dac_right_channel_data[7] => to_dac_right_channel_data[7].IN1
to_dac_right_channel_data[8] => to_dac_right_channel_data[8].IN1
to_dac_right_channel_data[9] => to_dac_right_channel_data[9].IN1
to_dac_right_channel_data[10] => to_dac_right_channel_data[10].IN1
to_dac_right_channel_data[11] => to_dac_right_channel_data[11].IN1
to_dac_right_channel_data[12] => to_dac_right_channel_data[12].IN1
to_dac_right_channel_data[13] => to_dac_right_channel_data[13].IN1
to_dac_right_channel_data[14] => to_dac_right_channel_data[14].IN1
to_dac_right_channel_data[15] => to_dac_right_channel_data[15].IN1
to_dac_right_channel_valid => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
from_adc_left_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.left_channel_data
from_adc_left_channel_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
from_adc_right_channel_data[0] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[1] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[2] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[3] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[4] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[5] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[6] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[7] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[8] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[9] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[10] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[11] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[12] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[13] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[14] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_data[15] <= altera_up_audio_in_deserializer:Audio_In_Deserializer.right_channel_data
from_adc_right_channel_valid <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_ready <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_ready <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= altera_up_audio_out_serializer:Audio_Out_Serializer.serial_audio_out_data


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[0] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[1] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= altera_up_sync_fifo:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[0] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[1] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= altera_up_sync_fifo:Audio_In_Right_Channel_FIFO.read_data


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_p441:auto_generated.data[0]
data[1] => scfifo_p441:auto_generated.data[1]
data[2] => scfifo_p441:auto_generated.data[2]
data[3] => scfifo_p441:auto_generated.data[3]
data[4] => scfifo_p441:auto_generated.data[4]
data[5] => scfifo_p441:auto_generated.data[5]
data[6] => scfifo_p441:auto_generated.data[6]
data[7] => scfifo_p441:auto_generated.data[7]
data[8] => scfifo_p441:auto_generated.data[8]
data[9] => scfifo_p441:auto_generated.data[9]
data[10] => scfifo_p441:auto_generated.data[10]
data[11] => scfifo_p441:auto_generated.data[11]
data[12] => scfifo_p441:auto_generated.data[12]
data[13] => scfifo_p441:auto_generated.data[13]
data[14] => scfifo_p441:auto_generated.data[14]
data[15] => scfifo_p441:auto_generated.data[15]
q[0] <= scfifo_p441:auto_generated.q[0]
q[1] <= scfifo_p441:auto_generated.q[1]
q[2] <= scfifo_p441:auto_generated.q[2]
q[3] <= scfifo_p441:auto_generated.q[3]
q[4] <= scfifo_p441:auto_generated.q[4]
q[5] <= scfifo_p441:auto_generated.q[5]
q[6] <= scfifo_p441:auto_generated.q[6]
q[7] <= scfifo_p441:auto_generated.q[7]
q[8] <= scfifo_p441:auto_generated.q[8]
q[9] <= scfifo_p441:auto_generated.q[9]
q[10] <= scfifo_p441:auto_generated.q[10]
q[11] <= scfifo_p441:auto_generated.q[11]
q[12] <= scfifo_p441:auto_generated.q[12]
q[13] <= scfifo_p441:auto_generated.q[13]
q[14] <= scfifo_p441:auto_generated.q[14]
q[15] <= scfifo_p441:auto_generated.q[15]
wrreq => scfifo_p441:auto_generated.wrreq
rdreq => scfifo_p441:auto_generated.rdreq
clock => scfifo_p441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_p441:auto_generated.sclr
empty <= scfifo_p441:auto_generated.empty
full <= scfifo_p441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_p441:auto_generated.usedw[0]
usedw[1] <= scfifo_p441:auto_generated.usedw[1]
usedw[2] <= scfifo_p441:auto_generated.usedw[2]
usedw[3] <= scfifo_p441:auto_generated.usedw[3]
usedw[4] <= scfifo_p441:auto_generated.usedw[4]
usedw[5] <= scfifo_p441:auto_generated.usedw[5]
usedw[6] <= scfifo_p441:auto_generated.usedw[6]


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated
clock => a_dpfifo_cs31:dpfifo.clock
data[0] => a_dpfifo_cs31:dpfifo.data[0]
data[1] => a_dpfifo_cs31:dpfifo.data[1]
data[2] => a_dpfifo_cs31:dpfifo.data[2]
data[3] => a_dpfifo_cs31:dpfifo.data[3]
data[4] => a_dpfifo_cs31:dpfifo.data[4]
data[5] => a_dpfifo_cs31:dpfifo.data[5]
data[6] => a_dpfifo_cs31:dpfifo.data[6]
data[7] => a_dpfifo_cs31:dpfifo.data[7]
data[8] => a_dpfifo_cs31:dpfifo.data[8]
data[9] => a_dpfifo_cs31:dpfifo.data[9]
data[10] => a_dpfifo_cs31:dpfifo.data[10]
data[11] => a_dpfifo_cs31:dpfifo.data[11]
data[12] => a_dpfifo_cs31:dpfifo.data[12]
data[13] => a_dpfifo_cs31:dpfifo.data[13]
data[14] => a_dpfifo_cs31:dpfifo.data[14]
data[15] => a_dpfifo_cs31:dpfifo.data[15]
empty <= a_dpfifo_cs31:dpfifo.empty
full <= a_dpfifo_cs31:dpfifo.full
q[0] <= a_dpfifo_cs31:dpfifo.q[0]
q[1] <= a_dpfifo_cs31:dpfifo.q[1]
q[2] <= a_dpfifo_cs31:dpfifo.q[2]
q[3] <= a_dpfifo_cs31:dpfifo.q[3]
q[4] <= a_dpfifo_cs31:dpfifo.q[4]
q[5] <= a_dpfifo_cs31:dpfifo.q[5]
q[6] <= a_dpfifo_cs31:dpfifo.q[6]
q[7] <= a_dpfifo_cs31:dpfifo.q[7]
q[8] <= a_dpfifo_cs31:dpfifo.q[8]
q[9] <= a_dpfifo_cs31:dpfifo.q[9]
q[10] <= a_dpfifo_cs31:dpfifo.q[10]
q[11] <= a_dpfifo_cs31:dpfifo.q[11]
q[12] <= a_dpfifo_cs31:dpfifo.q[12]
q[13] <= a_dpfifo_cs31:dpfifo.q[13]
q[14] <= a_dpfifo_cs31:dpfifo.q[14]
q[15] <= a_dpfifo_cs31:dpfifo.q[15]
rdreq => a_dpfifo_cs31:dpfifo.rreq
sclr => a_dpfifo_cs31:dpfifo.sclr
usedw[0] <= a_dpfifo_cs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_cs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_cs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_cs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_cs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_cs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_cs31:dpfifo.usedw[6]
wrreq => a_dpfifo_cs31:dpfifo.wreq


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_p441:auto_generated.data[0]
data[1] => scfifo_p441:auto_generated.data[1]
data[2] => scfifo_p441:auto_generated.data[2]
data[3] => scfifo_p441:auto_generated.data[3]
data[4] => scfifo_p441:auto_generated.data[4]
data[5] => scfifo_p441:auto_generated.data[5]
data[6] => scfifo_p441:auto_generated.data[6]
data[7] => scfifo_p441:auto_generated.data[7]
data[8] => scfifo_p441:auto_generated.data[8]
data[9] => scfifo_p441:auto_generated.data[9]
data[10] => scfifo_p441:auto_generated.data[10]
data[11] => scfifo_p441:auto_generated.data[11]
data[12] => scfifo_p441:auto_generated.data[12]
data[13] => scfifo_p441:auto_generated.data[13]
data[14] => scfifo_p441:auto_generated.data[14]
data[15] => scfifo_p441:auto_generated.data[15]
q[0] <= scfifo_p441:auto_generated.q[0]
q[1] <= scfifo_p441:auto_generated.q[1]
q[2] <= scfifo_p441:auto_generated.q[2]
q[3] <= scfifo_p441:auto_generated.q[3]
q[4] <= scfifo_p441:auto_generated.q[4]
q[5] <= scfifo_p441:auto_generated.q[5]
q[6] <= scfifo_p441:auto_generated.q[6]
q[7] <= scfifo_p441:auto_generated.q[7]
q[8] <= scfifo_p441:auto_generated.q[8]
q[9] <= scfifo_p441:auto_generated.q[9]
q[10] <= scfifo_p441:auto_generated.q[10]
q[11] <= scfifo_p441:auto_generated.q[11]
q[12] <= scfifo_p441:auto_generated.q[12]
q[13] <= scfifo_p441:auto_generated.q[13]
q[14] <= scfifo_p441:auto_generated.q[14]
q[15] <= scfifo_p441:auto_generated.q[15]
wrreq => scfifo_p441:auto_generated.wrreq
rdreq => scfifo_p441:auto_generated.rdreq
clock => scfifo_p441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_p441:auto_generated.sclr
empty <= scfifo_p441:auto_generated.empty
full <= scfifo_p441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_p441:auto_generated.usedw[0]
usedw[1] <= scfifo_p441:auto_generated.usedw[1]
usedw[2] <= scfifo_p441:auto_generated.usedw[2]
usedw[3] <= scfifo_p441:auto_generated.usedw[3]
usedw[4] <= scfifo_p441:auto_generated.usedw[4]
usedw[5] <= scfifo_p441:auto_generated.usedw[5]
usedw[6] <= scfifo_p441:auto_generated.usedw[6]


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated
clock => a_dpfifo_cs31:dpfifo.clock
data[0] => a_dpfifo_cs31:dpfifo.data[0]
data[1] => a_dpfifo_cs31:dpfifo.data[1]
data[2] => a_dpfifo_cs31:dpfifo.data[2]
data[3] => a_dpfifo_cs31:dpfifo.data[3]
data[4] => a_dpfifo_cs31:dpfifo.data[4]
data[5] => a_dpfifo_cs31:dpfifo.data[5]
data[6] => a_dpfifo_cs31:dpfifo.data[6]
data[7] => a_dpfifo_cs31:dpfifo.data[7]
data[8] => a_dpfifo_cs31:dpfifo.data[8]
data[9] => a_dpfifo_cs31:dpfifo.data[9]
data[10] => a_dpfifo_cs31:dpfifo.data[10]
data[11] => a_dpfifo_cs31:dpfifo.data[11]
data[12] => a_dpfifo_cs31:dpfifo.data[12]
data[13] => a_dpfifo_cs31:dpfifo.data[13]
data[14] => a_dpfifo_cs31:dpfifo.data[14]
data[15] => a_dpfifo_cs31:dpfifo.data[15]
empty <= a_dpfifo_cs31:dpfifo.empty
full <= a_dpfifo_cs31:dpfifo.full
q[0] <= a_dpfifo_cs31:dpfifo.q[0]
q[1] <= a_dpfifo_cs31:dpfifo.q[1]
q[2] <= a_dpfifo_cs31:dpfifo.q[2]
q[3] <= a_dpfifo_cs31:dpfifo.q[3]
q[4] <= a_dpfifo_cs31:dpfifo.q[4]
q[5] <= a_dpfifo_cs31:dpfifo.q[5]
q[6] <= a_dpfifo_cs31:dpfifo.q[6]
q[7] <= a_dpfifo_cs31:dpfifo.q[7]
q[8] <= a_dpfifo_cs31:dpfifo.q[8]
q[9] <= a_dpfifo_cs31:dpfifo.q[9]
q[10] <= a_dpfifo_cs31:dpfifo.q[10]
q[11] <= a_dpfifo_cs31:dpfifo.q[11]
q[12] <= a_dpfifo_cs31:dpfifo.q[12]
q[13] <= a_dpfifo_cs31:dpfifo.q[13]
q[14] <= a_dpfifo_cs31:dpfifo.q[14]
q[15] <= a_dpfifo_cs31:dpfifo.q[15]
rdreq => a_dpfifo_cs31:dpfifo.rreq
sclr => a_dpfifo_cs31:dpfifo.sclr
usedw[0] <= a_dpfifo_cs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_cs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_cs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_cs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_cs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_cs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_cs31:dpfifo.usedw[6]
wrreq => a_dpfifo_cs31:dpfifo.wreq


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[0] => left_channel_data[0].IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data_en => comb.IN1
right_channel_data[0] => right_channel_data[0].IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_p441:auto_generated.data[0]
data[1] => scfifo_p441:auto_generated.data[1]
data[2] => scfifo_p441:auto_generated.data[2]
data[3] => scfifo_p441:auto_generated.data[3]
data[4] => scfifo_p441:auto_generated.data[4]
data[5] => scfifo_p441:auto_generated.data[5]
data[6] => scfifo_p441:auto_generated.data[6]
data[7] => scfifo_p441:auto_generated.data[7]
data[8] => scfifo_p441:auto_generated.data[8]
data[9] => scfifo_p441:auto_generated.data[9]
data[10] => scfifo_p441:auto_generated.data[10]
data[11] => scfifo_p441:auto_generated.data[11]
data[12] => scfifo_p441:auto_generated.data[12]
data[13] => scfifo_p441:auto_generated.data[13]
data[14] => scfifo_p441:auto_generated.data[14]
data[15] => scfifo_p441:auto_generated.data[15]
q[0] <= scfifo_p441:auto_generated.q[0]
q[1] <= scfifo_p441:auto_generated.q[1]
q[2] <= scfifo_p441:auto_generated.q[2]
q[3] <= scfifo_p441:auto_generated.q[3]
q[4] <= scfifo_p441:auto_generated.q[4]
q[5] <= scfifo_p441:auto_generated.q[5]
q[6] <= scfifo_p441:auto_generated.q[6]
q[7] <= scfifo_p441:auto_generated.q[7]
q[8] <= scfifo_p441:auto_generated.q[8]
q[9] <= scfifo_p441:auto_generated.q[9]
q[10] <= scfifo_p441:auto_generated.q[10]
q[11] <= scfifo_p441:auto_generated.q[11]
q[12] <= scfifo_p441:auto_generated.q[12]
q[13] <= scfifo_p441:auto_generated.q[13]
q[14] <= scfifo_p441:auto_generated.q[14]
q[15] <= scfifo_p441:auto_generated.q[15]
wrreq => scfifo_p441:auto_generated.wrreq
rdreq => scfifo_p441:auto_generated.rdreq
clock => scfifo_p441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_p441:auto_generated.sclr
empty <= scfifo_p441:auto_generated.empty
full <= scfifo_p441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_p441:auto_generated.usedw[0]
usedw[1] <= scfifo_p441:auto_generated.usedw[1]
usedw[2] <= scfifo_p441:auto_generated.usedw[2]
usedw[3] <= scfifo_p441:auto_generated.usedw[3]
usedw[4] <= scfifo_p441:auto_generated.usedw[4]
usedw[5] <= scfifo_p441:auto_generated.usedw[5]
usedw[6] <= scfifo_p441:auto_generated.usedw[6]


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated
clock => a_dpfifo_cs31:dpfifo.clock
data[0] => a_dpfifo_cs31:dpfifo.data[0]
data[1] => a_dpfifo_cs31:dpfifo.data[1]
data[2] => a_dpfifo_cs31:dpfifo.data[2]
data[3] => a_dpfifo_cs31:dpfifo.data[3]
data[4] => a_dpfifo_cs31:dpfifo.data[4]
data[5] => a_dpfifo_cs31:dpfifo.data[5]
data[6] => a_dpfifo_cs31:dpfifo.data[6]
data[7] => a_dpfifo_cs31:dpfifo.data[7]
data[8] => a_dpfifo_cs31:dpfifo.data[8]
data[9] => a_dpfifo_cs31:dpfifo.data[9]
data[10] => a_dpfifo_cs31:dpfifo.data[10]
data[11] => a_dpfifo_cs31:dpfifo.data[11]
data[12] => a_dpfifo_cs31:dpfifo.data[12]
data[13] => a_dpfifo_cs31:dpfifo.data[13]
data[14] => a_dpfifo_cs31:dpfifo.data[14]
data[15] => a_dpfifo_cs31:dpfifo.data[15]
empty <= a_dpfifo_cs31:dpfifo.empty
full <= a_dpfifo_cs31:dpfifo.full
q[0] <= a_dpfifo_cs31:dpfifo.q[0]
q[1] <= a_dpfifo_cs31:dpfifo.q[1]
q[2] <= a_dpfifo_cs31:dpfifo.q[2]
q[3] <= a_dpfifo_cs31:dpfifo.q[3]
q[4] <= a_dpfifo_cs31:dpfifo.q[4]
q[5] <= a_dpfifo_cs31:dpfifo.q[5]
q[6] <= a_dpfifo_cs31:dpfifo.q[6]
q[7] <= a_dpfifo_cs31:dpfifo.q[7]
q[8] <= a_dpfifo_cs31:dpfifo.q[8]
q[9] <= a_dpfifo_cs31:dpfifo.q[9]
q[10] <= a_dpfifo_cs31:dpfifo.q[10]
q[11] <= a_dpfifo_cs31:dpfifo.q[11]
q[12] <= a_dpfifo_cs31:dpfifo.q[12]
q[13] <= a_dpfifo_cs31:dpfifo.q[13]
q[14] <= a_dpfifo_cs31:dpfifo.q[14]
q[15] <= a_dpfifo_cs31:dpfifo.q[15]
rdreq => a_dpfifo_cs31:dpfifo.rreq
sclr => a_dpfifo_cs31:dpfifo.sclr
usedw[0] <= a_dpfifo_cs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_cs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_cs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_cs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_cs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_cs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_cs31:dpfifo.usedw[6]
wrreq => a_dpfifo_cs31:dpfifo.wreq


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_p441:auto_generated.data[0]
data[1] => scfifo_p441:auto_generated.data[1]
data[2] => scfifo_p441:auto_generated.data[2]
data[3] => scfifo_p441:auto_generated.data[3]
data[4] => scfifo_p441:auto_generated.data[4]
data[5] => scfifo_p441:auto_generated.data[5]
data[6] => scfifo_p441:auto_generated.data[6]
data[7] => scfifo_p441:auto_generated.data[7]
data[8] => scfifo_p441:auto_generated.data[8]
data[9] => scfifo_p441:auto_generated.data[9]
data[10] => scfifo_p441:auto_generated.data[10]
data[11] => scfifo_p441:auto_generated.data[11]
data[12] => scfifo_p441:auto_generated.data[12]
data[13] => scfifo_p441:auto_generated.data[13]
data[14] => scfifo_p441:auto_generated.data[14]
data[15] => scfifo_p441:auto_generated.data[15]
q[0] <= scfifo_p441:auto_generated.q[0]
q[1] <= scfifo_p441:auto_generated.q[1]
q[2] <= scfifo_p441:auto_generated.q[2]
q[3] <= scfifo_p441:auto_generated.q[3]
q[4] <= scfifo_p441:auto_generated.q[4]
q[5] <= scfifo_p441:auto_generated.q[5]
q[6] <= scfifo_p441:auto_generated.q[6]
q[7] <= scfifo_p441:auto_generated.q[7]
q[8] <= scfifo_p441:auto_generated.q[8]
q[9] <= scfifo_p441:auto_generated.q[9]
q[10] <= scfifo_p441:auto_generated.q[10]
q[11] <= scfifo_p441:auto_generated.q[11]
q[12] <= scfifo_p441:auto_generated.q[12]
q[13] <= scfifo_p441:auto_generated.q[13]
q[14] <= scfifo_p441:auto_generated.q[14]
q[15] <= scfifo_p441:auto_generated.q[15]
wrreq => scfifo_p441:auto_generated.wrreq
rdreq => scfifo_p441:auto_generated.rdreq
clock => scfifo_p441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_p441:auto_generated.sclr
empty <= scfifo_p441:auto_generated.empty
full <= scfifo_p441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_p441:auto_generated.usedw[0]
usedw[1] <= scfifo_p441:auto_generated.usedw[1]
usedw[2] <= scfifo_p441:auto_generated.usedw[2]
usedw[3] <= scfifo_p441:auto_generated.usedw[3]
usedw[4] <= scfifo_p441:auto_generated.usedw[4]
usedw[5] <= scfifo_p441:auto_generated.usedw[5]
usedw[6] <= scfifo_p441:auto_generated.usedw[6]


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated
clock => a_dpfifo_cs31:dpfifo.clock
data[0] => a_dpfifo_cs31:dpfifo.data[0]
data[1] => a_dpfifo_cs31:dpfifo.data[1]
data[2] => a_dpfifo_cs31:dpfifo.data[2]
data[3] => a_dpfifo_cs31:dpfifo.data[3]
data[4] => a_dpfifo_cs31:dpfifo.data[4]
data[5] => a_dpfifo_cs31:dpfifo.data[5]
data[6] => a_dpfifo_cs31:dpfifo.data[6]
data[7] => a_dpfifo_cs31:dpfifo.data[7]
data[8] => a_dpfifo_cs31:dpfifo.data[8]
data[9] => a_dpfifo_cs31:dpfifo.data[9]
data[10] => a_dpfifo_cs31:dpfifo.data[10]
data[11] => a_dpfifo_cs31:dpfifo.data[11]
data[12] => a_dpfifo_cs31:dpfifo.data[12]
data[13] => a_dpfifo_cs31:dpfifo.data[13]
data[14] => a_dpfifo_cs31:dpfifo.data[14]
data[15] => a_dpfifo_cs31:dpfifo.data[15]
empty <= a_dpfifo_cs31:dpfifo.empty
full <= a_dpfifo_cs31:dpfifo.full
q[0] <= a_dpfifo_cs31:dpfifo.q[0]
q[1] <= a_dpfifo_cs31:dpfifo.q[1]
q[2] <= a_dpfifo_cs31:dpfifo.q[2]
q[3] <= a_dpfifo_cs31:dpfifo.q[3]
q[4] <= a_dpfifo_cs31:dpfifo.q[4]
q[5] <= a_dpfifo_cs31:dpfifo.q[5]
q[6] <= a_dpfifo_cs31:dpfifo.q[6]
q[7] <= a_dpfifo_cs31:dpfifo.q[7]
q[8] <= a_dpfifo_cs31:dpfifo.q[8]
q[9] <= a_dpfifo_cs31:dpfifo.q[9]
q[10] <= a_dpfifo_cs31:dpfifo.q[10]
q[11] <= a_dpfifo_cs31:dpfifo.q[11]
q[12] <= a_dpfifo_cs31:dpfifo.q[12]
q[13] <= a_dpfifo_cs31:dpfifo.q[13]
q[14] <= a_dpfifo_cs31:dpfifo.q[14]
q[15] <= a_dpfifo_cs31:dpfifo.q[15]
rdreq => a_dpfifo_cs31:dpfifo.rreq
sclr => a_dpfifo_cs31:dpfifo.sclr
usedw[0] <= a_dpfifo_cs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_cs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_cs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_cs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_cs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_cs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_cs31:dpfifo.usedw[6]
wrreq => a_dpfifo_cs31:dpfifo.wreq


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_115|Total:total|Total_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_p441:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0
clk => clk.IN2
reset => internal_reset.IN1
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal4.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal4.IN0
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => always3.IN1
byteenable[0] => internal_reset.IN1
byteenable[1] => always3.IN1
byteenable[2] => always3.IN1
byteenable[3] => ~NO_FANOUT~
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.IN1
write => always3.IN1
write => waitrequest.IN1
write => internal_reset.IN1
writedata[0] => address_reg.DATAB
writedata[0] => data_reg.DATAB
writedata[0] => internal_reset.IN1
writedata[1] => control_reg.DATAB
writedata[1] => address_reg.DATAB
writedata[1] => data_reg.DATAB
writedata[2] => control_reg.DATAB
writedata[2] => address_reg.DATAB
writedata[2] => data_reg.DATAB
writedata[3] => address_reg.DATAB
writedata[3] => data_reg.DATAB
writedata[4] => address_reg.DATAB
writedata[4] => data_reg.DATAB
writedata[5] => address_reg.DATAB
writedata[5] => data_reg.DATAB
writedata[6] => address_reg.DATAB
writedata[6] => data_reg.DATAB
writedata[7] => address_reg.DATAB
writedata[7] => data_reg.DATAB
writedata[8] => data_reg.DATAB
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => control_reg.DATAB
writedata[17] => control_reg.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
I2C_SDAT <> altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_data
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCEN <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_en
I2C_SCLK <= altera_up_av_config_serial_bus_controller:Serial_Bus_Controller.serial_clk


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
clk => auto_init_error~reg0.CLK
clk => auto_init_complete~reg0.CLK
clk => rom_address[0]~reg0.CLK
clk => rom_address[1]~reg0.CLK
clk => rom_address[2]~reg0.CLK
clk => rom_address[3]~reg0.CLK
clk => rom_address[4]~reg0.CLK
clk => rom_address[5]~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => rom_address.OUTPUTSELECT
reset => auto_init_complete.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always4.IN1
transfer_complete => always1.IN1
transfer_complete => toggle_next_transfer.IN1
rom_data[0] => data_out.DATAA
rom_data[1] => data_out.DATAA
rom_data[2] => data_out.DATAA
rom_data[3] => data_out.DATAA
rom_data[4] => data_out.DATAA
rom_data[5] => data_out.DATAA
rom_data[6] => data_out.DATAA
rom_data[7] => data_out.DATAA
rom_data[8] => data_out.DATAA
rom_data[9] => data_out.DATAA
rom_data[10] => data_out.DATAA
rom_data[11] => data_out.DATAA
rom_data[12] => data_out.DATAA
rom_data[13] => data_out.DATAA
rom_data[14] => data_out.DATAA
rom_data[15] => data_out.DATAA
rom_data[16] => data_out.DATAA
rom_data[17] => data_out.DATAA
rom_data[18] => data_out.DATAA
rom_data[19] => data_out.DATAA
rom_data[20] => data_out.DATAA
rom_data[21] => data_out.DATAA
rom_data[22] => data_out.DATAA
rom_data[23] => data_out.DATAA
rom_data[24] => data_out.DATAA
rom_data[25] => data_out.DATAA
rom_data[26] => data_out.DATAA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[0] <= rom_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[1] <= rom_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[2] <= rom_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[3] <= rom_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[4] <= rom_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_address[5] <= rom_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM
rom_address[0] => rom_address[0].IN2
rom_address[1] => rom_address[1].IN2
rom_address[2] => rom_address[2].IN2
rom_address[3] => rom_address[3].IN2
rom_address[4] => rom_address[4].IN2
rom_address[5] => rom_address[5].IN2
rom_data[0] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
rom_address[0] => Decoder0.IN5
rom_address[1] => Decoder0.IN4
rom_address[2] => Decoder0.IN3
rom_address[3] => Decoder0.IN2
rom_address[4] => Decoder0.IN1
rom_address[5] => Decoder0.IN0
rom_data[0] <= <GND>
rom_data[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= <GND>
rom_data[10] <= <GND>
rom_data[11] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= <GND>
rom_data[16] <= <GND>
rom_data[17] <= <GND>
rom_data[18] <= <GND>
rom_data[19] <= <GND>
rom_data[20] <= <GND>
rom_data[21] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= <GND>
rom_data[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= <GND>
rom_data[26] <= <GND>


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
rom_address[0] => Ram0.RADDR
rom_address[1] => Ram0.RADDR1
rom_address[2] => Ram0.RADDR2
rom_address[3] => Ram0.RADDR3
rom_address[4] => Ram0.RADDR4
rom_address[5] => Ram0.RADDR5
rom_data[0] <= <GND>
rom_data[1] <= Ram0.DATAOUT
rom_data[2] <= Ram0.DATAOUT1
rom_data[3] <= Ram0.DATAOUT2
rom_data[4] <= Ram0.DATAOUT3
rom_data[5] <= Ram0.DATAOUT4
rom_data[6] <= Ram0.DATAOUT5
rom_data[7] <= Ram0.DATAOUT6
rom_data[8] <= Ram0.DATAOUT7
rom_data[9] <= <GND>
rom_data[10] <= Ram0.DATAOUT8
rom_data[11] <= Ram0.DATAOUT9
rom_data[12] <= Ram0.DATAOUT10
rom_data[13] <= Ram0.DATAOUT11
rom_data[14] <= Ram0.DATAOUT12
rom_data[15] <= Ram0.DATAOUT13
rom_data[16] <= Ram0.DATAOUT14
rom_data[17] <= Ram0.DATAOUT15
rom_data[18] <= <GND>
rom_data[19] <= Ram0.DATAOUT16
rom_data[20] <= Ram0.DATAOUT17
rom_data[21] <= Ram0.DATAOUT18
rom_data[22] <= Ram0.DATAOUT19
rom_data[23] <= Ram0.DATAOUT20
rom_data[24] <= Ram0.DATAOUT21
rom_data[25] <= Ram0.DATAOUT22
rom_data[26] <= Ram0.DATAOUT23


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
clk => clk.IN1
reset => reset.IN1
start_transfer => always1.IN1
start_transfer => transfer_complete.OUTPUTSELECT
data_in[0] => shiftreg_data.DATAB
data_in[1] => shiftreg_data.DATAB
data_in[2] => shiftreg_data.DATAB
data_in[3] => shiftreg_data.DATAB
data_in[4] => shiftreg_data.DATAB
data_in[5] => shiftreg_data.DATAB
data_in[6] => shiftreg_data.DATAB
data_in[7] => shiftreg_data.DATAB
data_in[8] => shiftreg_data.DATAB
data_in[9] => shiftreg_data.DATAB
data_in[10] => shiftreg_data.DATAB
data_in[11] => shiftreg_data.DATAB
data_in[12] => shiftreg_data.DATAB
data_in[13] => shiftreg_data.DATAB
data_in[14] => shiftreg_data.DATAB
data_in[15] => shiftreg_data.DATAB
data_in[16] => shiftreg_data.DATAB
data_in[17] => shiftreg_data.DATAB
data_in[18] => shiftreg_data.DATAB
data_in[19] => shiftreg_data.DATAB
data_in[20] => shiftreg_data.DATAB
data_in[21] => shiftreg_data.DATAB
data_in[22] => shiftreg_data.DATAB
data_in[23] => shiftreg_data.DATAB
data_in[24] => shiftreg_data.DATAB
data_in[25] => shiftreg_data.DATAB
data_in[26] => shiftreg_data.DATAB
transfer_mask[0] => shiftreg_mask.DATAB
transfer_mask[1] => shiftreg_mask.DATAB
transfer_mask[2] => shiftreg_mask.DATAB
transfer_mask[3] => shiftreg_mask.DATAB
transfer_mask[4] => shiftreg_mask.DATAB
transfer_mask[5] => shiftreg_mask.DATAB
transfer_mask[6] => shiftreg_mask.DATAB
transfer_mask[7] => shiftreg_mask.DATAB
transfer_mask[8] => shiftreg_mask.DATAB
transfer_mask[9] => shiftreg_mask.DATAB
transfer_mask[10] => shiftreg_mask.DATAB
transfer_mask[11] => shiftreg_mask.DATAB
transfer_mask[12] => shiftreg_mask.DATAB
transfer_mask[13] => shiftreg_mask.DATAB
transfer_mask[14] => shiftreg_mask.DATAB
transfer_mask[15] => shiftreg_mask.DATAB
transfer_mask[16] => shiftreg_mask.DATAB
transfer_mask[17] => shiftreg_mask.DATAB
transfer_mask[18] => shiftreg_mask.DATAB
transfer_mask[19] => shiftreg_mask.DATAB
transfer_mask[20] => shiftreg_mask.DATAB
transfer_mask[21] => shiftreg_mask.DATAB
transfer_mask[22] => shiftreg_mask.DATAB
transfer_mask[23] => shiftreg_mask.DATAB
transfer_mask[24] => shiftreg_mask.DATAB
transfer_mask[25] => shiftreg_mask.DATAB
transfer_mask[26] => shiftreg_mask.DATAB
restart_counter[0] => counter.DATAB
restart_counter[1] => counter.DATAB
restart_counter[2] => counter.DATAB
restart_counter[3] => counter.DATAB
restart_counter[4] => counter.DATAB
restart_data_in[0] => shiftreg_data.DATAB
restart_data_in[1] => shiftreg_data.DATAB
restart_data_in[2] => shiftreg_data.DATAB
restart_data_in[3] => shiftreg_data.DATAB
restart_data_in[4] => shiftreg_data.DATAB
restart_data_in[5] => shiftreg_data.DATAB
restart_data_in[6] => shiftreg_data.DATAB
restart_data_in[7] => shiftreg_data.DATAB
restart_data_in[8] => shiftreg_data.DATAB
restart_data_in[9] => shiftreg_data.DATAB
restart_data_in[10] => shiftreg_data.DATAB
restart_data_in[11] => shiftreg_data.DATAB
restart_data_in[12] => shiftreg_data.DATAB
restart_data_in[13] => shiftreg_data.DATAB
restart_data_in[14] => shiftreg_data.DATAB
restart_data_in[15] => shiftreg_data.DATAB
restart_data_in[16] => shiftreg_data.DATAB
restart_data_in[17] => shiftreg_data.DATAB
restart_data_in[18] => shiftreg_data.DATAB
restart_data_in[19] => shiftreg_data.DATAB
restart_data_in[20] => shiftreg_data.DATAB
restart_data_in[21] => shiftreg_data.DATAB
restart_data_in[22] => shiftreg_data.DATAB
restart_data_in[23] => shiftreg_data.DATAB
restart_data_in[24] => shiftreg_data.DATAB
restart_data_in[25] => shiftreg_data.DATAB
restart_data_in[26] => shiftreg_data.DATAB
restart_transfer_mask[0] => shiftreg_mask.DATAB
restart_transfer_mask[1] => shiftreg_mask.DATAB
restart_transfer_mask[2] => shiftreg_mask.DATAB
restart_transfer_mask[3] => shiftreg_mask.DATAB
restart_transfer_mask[4] => shiftreg_mask.DATAB
restart_transfer_mask[5] => shiftreg_mask.DATAB
restart_transfer_mask[6] => shiftreg_mask.DATAB
restart_transfer_mask[7] => shiftreg_mask.DATAB
restart_transfer_mask[8] => shiftreg_mask.DATAB
restart_transfer_mask[9] => shiftreg_mask.DATAB
restart_transfer_mask[10] => shiftreg_mask.DATAB
restart_transfer_mask[11] => shiftreg_mask.DATAB
restart_transfer_mask[12] => shiftreg_mask.DATAB
restart_transfer_mask[13] => shiftreg_mask.DATAB
restart_transfer_mask[14] => shiftreg_mask.DATAB
restart_transfer_mask[15] => shiftreg_mask.DATAB
restart_transfer_mask[16] => shiftreg_mask.DATAB
restart_transfer_mask[17] => shiftreg_mask.DATAB
restart_transfer_mask[18] => shiftreg_mask.DATAB
restart_transfer_mask[19] => shiftreg_mask.DATAB
restart_transfer_mask[20] => shiftreg_mask.DATAB
restart_transfer_mask[21] => shiftreg_mask.DATAB
restart_transfer_mask[22] => shiftreg_mask.DATAB
restart_transfer_mask[23] => shiftreg_mask.DATAB
restart_transfer_mask[24] => shiftreg_mask.DATAB
restart_transfer_mask[25] => shiftreg_mask.DATAB
restart_transfer_mask[26] => shiftreg_mask.DATAB
serial_data <> serial_data
serial_clk <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
serial_en <= serial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= shiftreg_data[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= shiftreg_data[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= shiftreg_data[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= shiftreg_data[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= shiftreg_data[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= shiftreg_data[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= shiftreg_data[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= shiftreg_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= shiftreg_data[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= shiftreg_data[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= shiftreg_data[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= shiftreg_data[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= shiftreg_data[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= shiftreg_data[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= shiftreg_data[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= shiftreg_data[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= shiftreg_data[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= shiftreg_data[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= shiftreg_data[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= shiftreg_data[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= shiftreg_data[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= shiftreg_data[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= shiftreg_data[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= shiftreg_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= shiftreg_data[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= shiftreg_data[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= shiftreg_data[26].DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_audio_pll_0:audio_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
audio_clk_clk <= altera_up_altpll:audio_pll.outclk0
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll
refclk => refclk.IN1
reset => ~NO_FANOUT~
outclk0 <= altpll:PLL_for_DE_Series_Boards.clk
outclk1 <= altpll:PLL_for_DE_Series_Boards.clk
outclk2 <= altpll:PLL_for_DE_Series_Boards.clk
locked <= altpll:PLL_for_DE_Series_Boards.locked


|DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards
inclk[0] => altpll_dkb2:auto_generated.inclk[0]
inclk[1] => altpll_dkb2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_dkb2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DE2_115|Total:total|Total_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|Total_sram_0:sram_0
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => is_write.CLK
clk => is_read.CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_CE_N~reg0.CLK
clk => SRAM_UB_N~reg0.CLK
clk => SRAM_LB_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => SRAM_ADDR[18]~reg0.CLK
clk => SRAM_ADDR[19]~reg0.CLK
clk => readdatavalid~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset => is_read.OUTPUTSELECT
reset => is_write.OUTPUTSELECT
address[0] => SRAM_ADDR[0]~reg0.DATAIN
address[1] => SRAM_ADDR[1]~reg0.DATAIN
address[2] => SRAM_ADDR[2]~reg0.DATAIN
address[3] => SRAM_ADDR[3]~reg0.DATAIN
address[4] => SRAM_ADDR[4]~reg0.DATAIN
address[5] => SRAM_ADDR[5]~reg0.DATAIN
address[6] => SRAM_ADDR[6]~reg0.DATAIN
address[7] => SRAM_ADDR[7]~reg0.DATAIN
address[8] => SRAM_ADDR[8]~reg0.DATAIN
address[9] => SRAM_ADDR[9]~reg0.DATAIN
address[10] => SRAM_ADDR[10]~reg0.DATAIN
address[11] => SRAM_ADDR[11]~reg0.DATAIN
address[12] => SRAM_ADDR[12]~reg0.DATAIN
address[13] => SRAM_ADDR[13]~reg0.DATAIN
address[14] => SRAM_ADDR[14]~reg0.DATAIN
address[15] => SRAM_ADDR[15]~reg0.DATAIN
address[16] => SRAM_ADDR[16]~reg0.DATAIN
address[17] => SRAM_ADDR[17]~reg0.DATAIN
address[18] => SRAM_ADDR[18]~reg0.DATAIN
address[19] => SRAM_ADDR[19]~reg0.DATAIN
byteenable[0] => SRAM_LB_N.IN1
byteenable[1] => SRAM_UB_N.IN1
read => SRAM_LB_N.IN0
read => is_read.DATAA
read => SRAM_OE_N~reg0.DATAIN
write => SRAM_LB_N.IN1
write => is_write.DATAA
write => SRAM_WE_N~reg0.DATAIN
writedata[0] => writedata_reg[0].DATAIN
writedata[1] => writedata_reg[1].DATAIN
writedata[2] => writedata_reg[2].DATAIN
writedata[3] => writedata_reg[3].DATAIN
writedata[4] => writedata_reg[4].DATAIN
writedata[5] => writedata_reg[5].DATAIN
writedata[6] => writedata_reg[6].DATAIN
writedata[7] => writedata_reg[7].DATAIN
writedata[8] => writedata_reg[8].DATAIN
writedata[9] => writedata_reg[9].DATAIN
writedata[10] => writedata_reg[10].DATAIN
writedata[11] => writedata_reg[11].DATAIN
writedata[12] => writedata_reg[12].DATAIN
writedata[13] => writedata_reg[13].DATAIN
writedata[14] => writedata_reg[14].DATAIN
writedata[15] => writedata_reg[15].DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdatavalid <= readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= SRAM_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE2_115|Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Total:total|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|InputController:inputController
i_clk => i_clk.IN4
i_rst => control_interpol.ACLR
i_rst => control_speed[0].ACLR
i_rst => control_speed[1].ACLR
i_rst => control_speed[2].ACLR
i_rst => control_speed[3].ACLR
i_rst => control_mode[0].ACLR
i_rst => control_mode[1].ACLR
i_rst => control_code[0].ACLR
i_rst => control_code[1].ACLR
i_rst => control_code[2].ACLR
i_rst => control_code[3].ACLR
i_btn_play => i_btn_play.IN4
i_btn_pause => ~NO_FANOUT~
i_btn_stop => ~NO_FANOUT~
i_btn_record => ~NO_FANOUT~
i_sw_speed[0] => Equal0.IN3
i_sw_speed[0] => Equal1.IN3
i_sw_speed[1] => Equal0.IN2
i_sw_speed[1] => Equal1.IN2
i_sw_speed[2] => Decoder1.IN6
i_sw_speed[3] => Decoder1.IN5
i_sw_speed[4] => Decoder1.IN4
i_sw_speed[5] => Decoder1.IN3
i_sw_speed[6] => Decoder1.IN2
i_sw_speed[7] => Decoder1.IN1
i_sw_speed[8] => Decoder1.IN0
i_sw_interpol => control_interpol.DATAIN
o_input_event[0] <= <GND>
o_input_event[1] <= <GND>
o_input_event[2] <= <GND>
o_input_event[3] <= <GND>
o_input_event[4] <= <GND>
o_input_event[5] <= control_interpol.DB_MAX_OUTPUT_PORT_TYPE
o_input_event[6] <= control_speed[0].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[7] <= control_speed[1].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[8] <= control_speed[2].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[9] <= control_speed[3].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[10] <= control_mode[0].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[11] <= control_mode[1].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[12] <= control_code[0].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[13] <= control_code[1].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[14] <= control_code[2].DB_MAX_OUTPUT_PORT_TYPE
o_input_event[15] <= control_code[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|InputController:inputController|Debounce:db1
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|InputController:inputController|Debounce:db2
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|InputController:inputController|Debounce:db3
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|InputController:inputController|Debounce:db4
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Recorder:recorder
i_clk => i_clk.IN2
i_rst => i_rst.IN2
i_input_event[0] => i_input_event[0].IN1
i_input_event[1] => i_input_event[1].IN1
i_input_event[2] => i_input_event[2].IN1
i_input_event[3] => i_input_event[3].IN1
i_input_event[4] => i_input_event[4].IN1
i_input_event[5] => i_input_event[5].IN1
i_input_event[6] => i_input_event[6].IN1
i_input_event[7] => i_input_event[7].IN1
i_input_event[8] => i_input_event[8].IN1
i_input_event[9] => i_input_event[9].IN1
i_input_event[10] => i_input_event[10].IN1
i_input_event[11] => i_input_event[11].IN1
i_input_event[12] => i_input_event[12].IN1
i_input_event[13] => i_input_event[13].IN1
i_input_event[14] => i_input_event[14].IN1
i_input_event[15] => i_input_event[15].IN1
o_event_hold[0] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[1] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[2] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[3] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[4] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[5] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[6] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[7] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[8] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[9] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[10] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[11] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[12] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[13] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[14] <= RecorderCore:recorderCore.o_event_hold
o_event_hold[15] <= RecorderCore:recorderCore.o_event_hold
o_time[0] <= <GND>
o_time[1] <= <GND>
o_time[2] <= <GND>
o_time[3] <= <GND>
o_time[4] <= <GND>
o_time[5] <= <GND>
o_time[6] <= <GND>
o_time[7] <= <GND>
o_time[8] <= <GND>
o_time[9] <= <GND>
o_time[10] <= <GND>
o_time[11] <= <GND>
o_time[12] <= <GND>
o_time[13] <= <GND>
o_time[14] <= <GND>
o_time[15] <= <GND>
o_time[16] <= <GND>
o_time[17] <= <GND>
o_time[18] <= <GND>
o_time[19] <= <GND>
o_time[20] <= <GND>
o_time[21] <= <GND>
o_time[22] <= <GND>
o_time[23] <= <GND>
o_time[24] <= <GND>
o_time[25] <= <GND>
o_time[26] <= <GND>
o_time[27] <= <GND>
o_time[28] <= <GND>
o_time[29] <= <GND>
o_time[30] <= <GND>
o_time[31] <= <GND>
o_time[32] <= <GND>
o_time[33] <= <GND>
o_time[34] <= <GND>
o_time[35] <= <GND>
o_time[36] <= <GND>
o_time[37] <= <GND>
o_time[38] <= <GND>
o_time[39] <= <GND>
o_time[40] <= <GND>
o_time[41] <= <GND>
o_time[42] <= <GND>
o_time[43] <= <GND>
o_time[44] <= <GND>
o_time[45] <= <GND>
o_time[46] <= <GND>
o_time[47] <= <GND>
o_time[48] <= <GND>
o_time[49] <= <GND>
o_time[50] <= <GND>
o_time[51] <= <GND>
o_time[52] <= <GND>
o_time[53] <= <GND>
o_time[54] <= <GND>
o_time[55] <= <GND>
o_time[56] <= <GND>
o_time[57] <= <GND>
o_time[58] <= <GND>
o_time[59] <= <GND>
o_time[60] <= <GND>
o_time[61] <= <GND>
o_time[62] <= <GND>
o_time[63] <= <GND>
from_adc_left_channel_ready <= AudioCore:audioCore.from_adc_left_channel_ready
from_adc_left_channel_data[0] => from_adc_left_channel_data[0].IN1
from_adc_left_channel_data[1] => from_adc_left_channel_data[1].IN1
from_adc_left_channel_data[2] => from_adc_left_channel_data[2].IN1
from_adc_left_channel_data[3] => from_adc_left_channel_data[3].IN1
from_adc_left_channel_data[4] => from_adc_left_channel_data[4].IN1
from_adc_left_channel_data[5] => from_adc_left_channel_data[5].IN1
from_adc_left_channel_data[6] => from_adc_left_channel_data[6].IN1
from_adc_left_channel_data[7] => from_adc_left_channel_data[7].IN1
from_adc_left_channel_data[8] => from_adc_left_channel_data[8].IN1
from_adc_left_channel_data[9] => from_adc_left_channel_data[9].IN1
from_adc_left_channel_data[10] => from_adc_left_channel_data[10].IN1
from_adc_left_channel_data[11] => from_adc_left_channel_data[11].IN1
from_adc_left_channel_data[12] => from_adc_left_channel_data[12].IN1
from_adc_left_channel_data[13] => from_adc_left_channel_data[13].IN1
from_adc_left_channel_data[14] => from_adc_left_channel_data[14].IN1
from_adc_left_channel_data[15] => from_adc_left_channel_data[15].IN1
from_adc_left_channel_valid => from_adc_left_channel_valid.IN1
from_adc_right_channel_ready <= AudioCore:audioCore.from_adc_right_channel_ready
from_adc_right_channel_data[0] => from_adc_right_channel_data[0].IN1
from_adc_right_channel_data[1] => from_adc_right_channel_data[1].IN1
from_adc_right_channel_data[2] => from_adc_right_channel_data[2].IN1
from_adc_right_channel_data[3] => from_adc_right_channel_data[3].IN1
from_adc_right_channel_data[4] => from_adc_right_channel_data[4].IN1
from_adc_right_channel_data[5] => from_adc_right_channel_data[5].IN1
from_adc_right_channel_data[6] => from_adc_right_channel_data[6].IN1
from_adc_right_channel_data[7] => from_adc_right_channel_data[7].IN1
from_adc_right_channel_data[8] => from_adc_right_channel_data[8].IN1
from_adc_right_channel_data[9] => from_adc_right_channel_data[9].IN1
from_adc_right_channel_data[10] => from_adc_right_channel_data[10].IN1
from_adc_right_channel_data[11] => from_adc_right_channel_data[11].IN1
from_adc_right_channel_data[12] => from_adc_right_channel_data[12].IN1
from_adc_right_channel_data[13] => from_adc_right_channel_data[13].IN1
from_adc_right_channel_data[14] => from_adc_right_channel_data[14].IN1
from_adc_right_channel_data[15] => from_adc_right_channel_data[15].IN1
from_adc_right_channel_valid => from_adc_right_channel_valid.IN1
to_dac_left_channel_data[0] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[1] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[2] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[3] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[4] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[5] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[6] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[7] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[8] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[9] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[10] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[11] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[12] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[13] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[14] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_data[15] <= AudioCore:audioCore.to_dac_left_channel_data
to_dac_left_channel_valid <= AudioCore:audioCore.to_dac_left_channel_valid
to_dac_left_channel_ready => to_dac_left_channel_ready.IN1
to_dac_right_channel_data[0] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[1] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[2] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[3] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[4] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[5] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[6] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[7] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[8] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[9] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[10] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[11] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[12] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[13] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[14] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_data[15] <= AudioCore:audioCore.to_dac_right_channel_data
to_dac_right_channel_valid <= AudioCore:audioCore.to_dac_right_channel_valid
to_dac_right_channel_ready => to_dac_right_channel_ready.IN1
address[0] <= AudioCore:audioCore.address
address[1] <= AudioCore:audioCore.address
address[2] <= AudioCore:audioCore.address
address[3] <= AudioCore:audioCore.address
address[4] <= AudioCore:audioCore.address
address[5] <= AudioCore:audioCore.address
address[6] <= AudioCore:audioCore.address
address[7] <= AudioCore:audioCore.address
address[8] <= AudioCore:audioCore.address
address[9] <= AudioCore:audioCore.address
address[10] <= AudioCore:audioCore.address
address[11] <= AudioCore:audioCore.address
address[12] <= AudioCore:audioCore.address
address[13] <= AudioCore:audioCore.address
address[14] <= AudioCore:audioCore.address
address[15] <= AudioCore:audioCore.address
address[16] <= AudioCore:audioCore.address
address[17] <= AudioCore:audioCore.address
address[18] <= AudioCore:audioCore.address
address[19] <= AudioCore:audioCore.address
address[20] <= AudioCore:audioCore.address
byteenable[0] <= AudioCore:audioCore.byteenable
byteenable[1] <= AudioCore:audioCore.byteenable
read <= AudioCore:audioCore.read
write <= AudioCore:audioCore.write
writedata[0] <= AudioCore:audioCore.writedata
writedata[1] <= AudioCore:audioCore.writedata
writedata[2] <= AudioCore:audioCore.writedata
writedata[3] <= AudioCore:audioCore.writedata
writedata[4] <= AudioCore:audioCore.writedata
writedata[5] <= AudioCore:audioCore.writedata
writedata[6] <= AudioCore:audioCore.writedata
writedata[7] <= AudioCore:audioCore.writedata
writedata[8] <= AudioCore:audioCore.writedata
writedata[9] <= AudioCore:audioCore.writedata
writedata[10] <= AudioCore:audioCore.writedata
writedata[11] <= AudioCore:audioCore.writedata
writedata[12] <= AudioCore:audioCore.writedata
writedata[13] <= AudioCore:audioCore.writedata
writedata[14] <= AudioCore:audioCore.writedata
writedata[15] <= AudioCore:audioCore.writedata
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdatavalid => readdatavalid.IN1


|DE2_115|Recorder:recorder|RecorderCore:recorderCore
i_clk => state~1.DATAIN
i_rst => state~3.DATAIN
i_input_event[0] => o_event_hold[0].DATAIN
i_input_event[0] => o_event[0].DATAIN
i_input_event[1] => o_event_hold[1].DATAIN
i_input_event[1] => o_event[1].DATAIN
i_input_event[2] => o_event_hold[2].DATAIN
i_input_event[2] => o_event[2].DATAIN
i_input_event[3] => o_event_hold[3].DATAIN
i_input_event[3] => o_event[3].DATAIN
i_input_event[4] => o_event_hold[4].DATAIN
i_input_event[4] => o_event[4].DATAIN
i_input_event[5] => o_event_hold[5].DATAIN
i_input_event[5] => o_event[5].DATAIN
i_input_event[6] => o_event_hold[6].DATAIN
i_input_event[6] => o_event[6].DATAIN
i_input_event[7] => o_event_hold[7].DATAIN
i_input_event[7] => o_event[7].DATAIN
i_input_event[8] => o_event_hold[8].DATAIN
i_input_event[8] => o_event[8].DATAIN
i_input_event[9] => o_event_hold[9].DATAIN
i_input_event[9] => o_event[9].DATAIN
i_input_event[10] => o_event_hold[10].DATAIN
i_input_event[10] => o_event[10].DATAIN
i_input_event[11] => o_event_hold[11].DATAIN
i_input_event[11] => o_event[11].DATAIN
i_input_event[12] => Equal0.IN7
i_input_event[12] => Equal1.IN7
i_input_event[12] => Equal2.IN7
i_input_event[12] => Equal3.IN7
i_input_event[12] => o_event[12].DATAIN
i_input_event[12] => o_event_hold[12].DATAIN
i_input_event[13] => Equal0.IN6
i_input_event[13] => Equal1.IN6
i_input_event[13] => Equal2.IN6
i_input_event[13] => Equal3.IN6
i_input_event[13] => o_event[13].DATAIN
i_input_event[13] => o_event_hold[13].DATAIN
i_input_event[14] => Equal0.IN5
i_input_event[14] => Equal1.IN5
i_input_event[14] => Equal2.IN5
i_input_event[14] => Equal3.IN5
i_input_event[14] => o_event[14].DATAIN
i_input_event[14] => o_event_hold[14].DATAIN
i_input_event[15] => Equal0.IN4
i_input_event[15] => Equal1.IN4
i_input_event[15] => Equal2.IN4
i_input_event[15] => Equal3.IN4
i_input_event[15] => o_event[15].DATAIN
i_input_event[15] => o_event_hold[15].DATAIN
o_event[0] <= i_input_event[0].DB_MAX_OUTPUT_PORT_TYPE
o_event[1] <= i_input_event[1].DB_MAX_OUTPUT_PORT_TYPE
o_event[2] <= i_input_event[2].DB_MAX_OUTPUT_PORT_TYPE
o_event[3] <= i_input_event[3].DB_MAX_OUTPUT_PORT_TYPE
o_event[4] <= i_input_event[4].DB_MAX_OUTPUT_PORT_TYPE
o_event[5] <= i_input_event[5].DB_MAX_OUTPUT_PORT_TYPE
o_event[6] <= i_input_event[6].DB_MAX_OUTPUT_PORT_TYPE
o_event[7] <= i_input_event[7].DB_MAX_OUTPUT_PORT_TYPE
o_event[8] <= i_input_event[8].DB_MAX_OUTPUT_PORT_TYPE
o_event[9] <= i_input_event[9].DB_MAX_OUTPUT_PORT_TYPE
o_event[10] <= i_input_event[10].DB_MAX_OUTPUT_PORT_TYPE
o_event[11] <= i_input_event[11].DB_MAX_OUTPUT_PORT_TYPE
o_event[12] <= i_input_event[12].DB_MAX_OUTPUT_PORT_TYPE
o_event[13] <= i_input_event[13].DB_MAX_OUTPUT_PORT_TYPE
o_event[14] <= i_input_event[14].DB_MAX_OUTPUT_PORT_TYPE
o_event[15] <= i_input_event[15].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[0] <= i_input_event[0].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[1] <= i_input_event[1].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[2] <= i_input_event[2].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[3] <= i_input_event[3].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[4] <= i_input_event[4].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[5] <= i_input_event[5].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[6] <= i_input_event[6].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[7] <= i_input_event[7].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[8] <= i_input_event[8].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[9] <= i_input_event[9].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[10] <= i_input_event[10].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[11] <= i_input_event[11].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[12] <= i_input_event[12].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[13] <= i_input_event[13].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[14] <= i_input_event[14].DB_MAX_OUTPUT_PORT_TYPE
o_event_hold[15] <= i_input_event[15].DB_MAX_OUTPUT_PORT_TYPE
i_stop => n_state.OUTPUTSELECT
i_stop => n_state.OUTPUTSELECT
i_stop => n_state.OUTPUTSELECT
i_stop => n_state.OUTPUTSELECT
i_stop => n_state.OUTPUTSELECT


|DE2_115|Recorder:recorder|AudioCore:audioCore
i_clk => to_dac_right_channel_data_r[0].CLK
i_clk => to_dac_right_channel_data_r[1].CLK
i_clk => to_dac_right_channel_data_r[2].CLK
i_clk => to_dac_right_channel_data_r[3].CLK
i_clk => to_dac_right_channel_data_r[4].CLK
i_clk => to_dac_right_channel_data_r[5].CLK
i_clk => to_dac_right_channel_data_r[6].CLK
i_clk => to_dac_right_channel_data_r[7].CLK
i_clk => to_dac_right_channel_data_r[8].CLK
i_clk => to_dac_right_channel_data_r[9].CLK
i_clk => to_dac_right_channel_data_r[10].CLK
i_clk => to_dac_right_channel_data_r[11].CLK
i_clk => to_dac_right_channel_data_r[12].CLK
i_clk => to_dac_right_channel_data_r[13].CLK
i_clk => to_dac_right_channel_data_r[14].CLK
i_clk => to_dac_right_channel_data_r[15].CLK
i_clk => to_dac_left_channel_data_r[0].CLK
i_clk => to_dac_left_channel_data_r[1].CLK
i_clk => to_dac_left_channel_data_r[2].CLK
i_clk => to_dac_left_channel_data_r[3].CLK
i_clk => to_dac_left_channel_data_r[4].CLK
i_clk => to_dac_left_channel_data_r[5].CLK
i_clk => to_dac_left_channel_data_r[6].CLK
i_clk => to_dac_left_channel_data_r[7].CLK
i_clk => to_dac_left_channel_data_r[8].CLK
i_clk => to_dac_left_channel_data_r[9].CLK
i_clk => to_dac_left_channel_data_r[10].CLK
i_clk => to_dac_left_channel_data_r[11].CLK
i_clk => to_dac_left_channel_data_r[12].CLK
i_clk => to_dac_left_channel_data_r[13].CLK
i_clk => to_dac_left_channel_data_r[14].CLK
i_clk => to_dac_left_channel_data_r[15].CLK
i_clk => writedatalength_counter_r.CLK
i_clk => writedata_r.CLK
i_clk => write_r.CLK
i_clk => read_r.CLK
i_clk => data_length_r[0].CLK
i_clk => data_length_r[1].CLK
i_clk => data_length_r[2].CLK
i_clk => data_length_r[3].CLK
i_clk => data_length_r[4].CLK
i_clk => data_length_r[5].CLK
i_clk => data_length_r[6].CLK
i_clk => data_length_r[7].CLK
i_clk => data_length_r[8].CLK
i_clk => data_length_r[9].CLK
i_clk => data_length_r[10].CLK
i_clk => data_length_r[11].CLK
i_clk => data_length_r[12].CLK
i_clk => data_length_r[13].CLK
i_clk => data_length_r[14].CLK
i_clk => data_length_r[15].CLK
i_clk => data_length_r[16].CLK
i_clk => data_length_r[17].CLK
i_clk => data_length_r[18].CLK
i_clk => data_length_r[19].CLK
i_clk => data_length_r[20].CLK
i_clk => data_length_r[21].CLK
i_clk => data_length_r[22].CLK
i_clk => data_length_r[23].CLK
i_clk => data_length_r[24].CLK
i_clk => data_length_r[25].CLK
i_clk => data_length_r[26].CLK
i_clk => data_length_r[27].CLK
i_clk => data_length_r[28].CLK
i_clk => data_length_r[29].CLK
i_clk => data_length_r[30].CLK
i_clk => data_length_r[31].CLK
i_clk => address_r[0].CLK
i_clk => address_r[1].CLK
i_clk => address_r[2].CLK
i_clk => address_r[3].CLK
i_clk => address_r[4].CLK
i_clk => address_r[5].CLK
i_clk => address_r[6].CLK
i_clk => address_r[7].CLK
i_clk => address_r[8].CLK
i_clk => address_r[9].CLK
i_clk => address_r[10].CLK
i_clk => address_r[11].CLK
i_clk => address_r[12].CLK
i_clk => address_r[13].CLK
i_clk => address_r[14].CLK
i_clk => address_r[15].CLK
i_clk => address_r[16].CLK
i_clk => address_r[17].CLK
i_clk => address_r[18].CLK
i_clk => address_r[19].CLK
i_clk => interpolRight_r[0].CLK
i_clk => interpolRight_r[1].CLK
i_clk => interpolRight_r[2].CLK
i_clk => interpolRight_r[3].CLK
i_clk => interpolRight_r[4].CLK
i_clk => interpolRight_r[5].CLK
i_clk => interpolRight_r[6].CLK
i_clk => interpolRight_r[7].CLK
i_clk => interpolRight_r[8].CLK
i_clk => interpolRight_r[9].CLK
i_clk => interpolRight_r[10].CLK
i_clk => interpolRight_r[11].CLK
i_clk => interpolRight_r[12].CLK
i_clk => interpolRight_r[13].CLK
i_clk => interpolRight_r[14].CLK
i_clk => interpolRight_r[15].CLK
i_clk => interpolLeft_r[0].CLK
i_clk => interpolLeft_r[1].CLK
i_clk => interpolLeft_r[2].CLK
i_clk => interpolLeft_r[3].CLK
i_clk => interpolLeft_r[4].CLK
i_clk => interpolLeft_r[5].CLK
i_clk => interpolLeft_r[6].CLK
i_clk => interpolLeft_r[7].CLK
i_clk => interpolLeft_r[8].CLK
i_clk => interpolLeft_r[9].CLK
i_clk => interpolLeft_r[10].CLK
i_clk => interpolLeft_r[11].CLK
i_clk => interpolLeft_r[12].CLK
i_clk => interpolLeft_r[13].CLK
i_clk => interpolLeft_r[14].CLK
i_clk => interpolLeft_r[15].CLK
i_clk => play_counter_r[0].CLK
i_clk => play_counter_r[1].CLK
i_clk => play_counter_r[2].CLK
i_clk => play_counter_r[3].CLK
i_clk => play_counter_r[4].CLK
i_clk => play_counter_r[5].CLK
i_clk => play_counter_r[6].CLK
i_clk => play_counter_r[7].CLK
i_clk => play_counter_r[8].CLK
i_clk => play_counter_r[9].CLK
i_clk => play_counter_r[10].CLK
i_clk => play_counter_r[11].CLK
i_clk => play_counter_r[12].CLK
i_clk => play_counter_r[13].CLK
i_clk => play_counter_r[14].CLK
i_clk => play_counter_r[15].CLK
i_clk => play_counter_r[16].CLK
i_clk => play_counter_r[17].CLK
i_clk => play_counter_r[18].CLK
i_clk => play_counter_r[19].CLK
i_clk => play_counter_r[20].CLK
i_clk => play_counter_r[21].CLK
i_clk => play_counter_r[22].CLK
i_clk => play_counter_r[23].CLK
i_clk => play_counter_r[24].CLK
i_clk => play_counter_r[25].CLK
i_clk => play_counter_r[26].CLK
i_clk => play_counter_r[27].CLK
i_clk => play_counter_r[28].CLK
i_clk => play_counter_r[29].CLK
i_clk => play_counter_r[30].CLK
i_clk => play_counter_r[31].CLK
i_clk => slow_counter_r[0].CLK
i_clk => slow_counter_r[1].CLK
i_clk => slow_counter_r[2].CLK
i_clk => slow_counter_r[3].CLK
i_clk => slow_speed_r[0].CLK
i_clk => slow_speed_r[1].CLK
i_clk => slow_speed_r[2].CLK
i_clk => slow_speed_r[3].CLK
i_clk => dacdatRight_r[0].CLK
i_clk => dacdatRight_r[1].CLK
i_clk => dacdatRight_r[2].CLK
i_clk => dacdatRight_r[3].CLK
i_clk => dacdatRight_r[4].CLK
i_clk => dacdatRight_r[5].CLK
i_clk => dacdatRight_r[6].CLK
i_clk => dacdatRight_r[7].CLK
i_clk => dacdatRight_r[8].CLK
i_clk => dacdatRight_r[9].CLK
i_clk => dacdatRight_r[10].CLK
i_clk => dacdatRight_r[11].CLK
i_clk => dacdatRight_r[12].CLK
i_clk => dacdatRight_r[13].CLK
i_clk => dacdatRight_r[14].CLK
i_clk => dacdatRight_r[15].CLK
i_clk => dacdatLeft_r[0].CLK
i_clk => dacdatLeft_r[1].CLK
i_clk => dacdatLeft_r[2].CLK
i_clk => dacdatLeft_r[3].CLK
i_clk => dacdatLeft_r[4].CLK
i_clk => dacdatLeft_r[5].CLK
i_clk => dacdatLeft_r[6].CLK
i_clk => dacdatLeft_r[7].CLK
i_clk => dacdatLeft_r[8].CLK
i_clk => dacdatLeft_r[9].CLK
i_clk => dacdatLeft_r[10].CLK
i_clk => dacdatLeft_r[11].CLK
i_clk => dacdatLeft_r[12].CLK
i_clk => dacdatLeft_r[13].CLK
i_clk => dacdatLeft_r[14].CLK
i_clk => dacdatLeft_r[15].CLK
i_clk => dacdatRight_prev_r[0].CLK
i_clk => dacdatRight_prev_r[1].CLK
i_clk => dacdatRight_prev_r[2].CLK
i_clk => dacdatRight_prev_r[3].CLK
i_clk => dacdatRight_prev_r[4].CLK
i_clk => dacdatRight_prev_r[5].CLK
i_clk => dacdatRight_prev_r[6].CLK
i_clk => dacdatRight_prev_r[7].CLK
i_clk => dacdatRight_prev_r[8].CLK
i_clk => dacdatRight_prev_r[9].CLK
i_clk => dacdatRight_prev_r[10].CLK
i_clk => dacdatRight_prev_r[11].CLK
i_clk => dacdatRight_prev_r[12].CLK
i_clk => dacdatRight_prev_r[13].CLK
i_clk => dacdatRight_prev_r[14].CLK
i_clk => dacdatRight_prev_r[15].CLK
i_clk => dacdatLeft_prev_r[0].CLK
i_clk => dacdatLeft_prev_r[1].CLK
i_clk => dacdatLeft_prev_r[2].CLK
i_clk => dacdatLeft_prev_r[3].CLK
i_clk => dacdatLeft_prev_r[4].CLK
i_clk => dacdatLeft_prev_r[5].CLK
i_clk => dacdatLeft_prev_r[6].CLK
i_clk => dacdatLeft_prev_r[7].CLK
i_clk => dacdatLeft_prev_r[8].CLK
i_clk => dacdatLeft_prev_r[9].CLK
i_clk => dacdatLeft_prev_r[10].CLK
i_clk => dacdatLeft_prev_r[11].CLK
i_clk => dacdatLeft_prev_r[12].CLK
i_clk => dacdatLeft_prev_r[13].CLK
i_clk => dacdatLeft_prev_r[14].CLK
i_clk => dacdatLeft_prev_r[15].CLK
i_clk => state~1.DATAIN
i_rst => to_dac_right_channel_data_r[0].ACLR
i_rst => to_dac_right_channel_data_r[1].ACLR
i_rst => to_dac_right_channel_data_r[2].ACLR
i_rst => to_dac_right_channel_data_r[3].ACLR
i_rst => to_dac_right_channel_data_r[4].ACLR
i_rst => to_dac_right_channel_data_r[5].ACLR
i_rst => to_dac_right_channel_data_r[6].ACLR
i_rst => to_dac_right_channel_data_r[7].ACLR
i_rst => to_dac_right_channel_data_r[8].ACLR
i_rst => to_dac_right_channel_data_r[9].ACLR
i_rst => to_dac_right_channel_data_r[10].ACLR
i_rst => to_dac_right_channel_data_r[11].ACLR
i_rst => to_dac_right_channel_data_r[12].ACLR
i_rst => to_dac_right_channel_data_r[13].ACLR
i_rst => to_dac_right_channel_data_r[14].ACLR
i_rst => to_dac_right_channel_data_r[15].ACLR
i_rst => to_dac_left_channel_data_r[0].ACLR
i_rst => to_dac_left_channel_data_r[1].ACLR
i_rst => to_dac_left_channel_data_r[2].ACLR
i_rst => to_dac_left_channel_data_r[3].ACLR
i_rst => to_dac_left_channel_data_r[4].ACLR
i_rst => to_dac_left_channel_data_r[5].ACLR
i_rst => to_dac_left_channel_data_r[6].ACLR
i_rst => to_dac_left_channel_data_r[7].ACLR
i_rst => to_dac_left_channel_data_r[8].ACLR
i_rst => to_dac_left_channel_data_r[9].ACLR
i_rst => to_dac_left_channel_data_r[10].ACLR
i_rst => to_dac_left_channel_data_r[11].ACLR
i_rst => to_dac_left_channel_data_r[12].ACLR
i_rst => to_dac_left_channel_data_r[13].ACLR
i_rst => to_dac_left_channel_data_r[14].ACLR
i_rst => to_dac_left_channel_data_r[15].ACLR
i_rst => writedatalength_counter_r.ACLR
i_rst => writedata_r.ACLR
i_rst => write_r.ACLR
i_rst => read_r.ACLR
i_rst => data_length_r[0].ACLR
i_rst => data_length_r[1].ACLR
i_rst => data_length_r[2].ACLR
i_rst => data_length_r[3].ACLR
i_rst => data_length_r[4].ACLR
i_rst => data_length_r[5].ACLR
i_rst => data_length_r[6].ACLR
i_rst => data_length_r[7].ACLR
i_rst => data_length_r[8].ACLR
i_rst => data_length_r[9].ACLR
i_rst => data_length_r[10].ACLR
i_rst => data_length_r[11].ACLR
i_rst => data_length_r[12].ACLR
i_rst => data_length_r[13].ACLR
i_rst => data_length_r[14].ACLR
i_rst => data_length_r[15].ACLR
i_rst => data_length_r[16].ACLR
i_rst => data_length_r[17].ACLR
i_rst => data_length_r[18].ACLR
i_rst => data_length_r[19].ACLR
i_rst => data_length_r[20].ACLR
i_rst => data_length_r[21].ACLR
i_rst => data_length_r[22].ACLR
i_rst => data_length_r[23].ACLR
i_rst => data_length_r[24].ACLR
i_rst => data_length_r[25].ACLR
i_rst => data_length_r[26].ACLR
i_rst => data_length_r[27].ACLR
i_rst => data_length_r[28].ACLR
i_rst => data_length_r[29].ACLR
i_rst => data_length_r[30].ACLR
i_rst => data_length_r[31].ACLR
i_rst => address_r[0].ACLR
i_rst => address_r[1].ACLR
i_rst => address_r[2].ACLR
i_rst => address_r[3].ACLR
i_rst => address_r[4].ACLR
i_rst => address_r[5].ACLR
i_rst => address_r[6].ACLR
i_rst => address_r[7].ACLR
i_rst => address_r[8].ACLR
i_rst => address_r[9].ACLR
i_rst => address_r[10].ACLR
i_rst => address_r[11].ACLR
i_rst => address_r[12].ACLR
i_rst => address_r[13].ACLR
i_rst => address_r[14].ACLR
i_rst => address_r[15].ACLR
i_rst => address_r[16].ACLR
i_rst => address_r[17].ACLR
i_rst => address_r[18].ACLR
i_rst => address_r[19].ACLR
i_rst => interpolRight_r[0].ACLR
i_rst => interpolRight_r[1].ACLR
i_rst => interpolRight_r[2].ACLR
i_rst => interpolRight_r[3].ACLR
i_rst => interpolRight_r[4].ACLR
i_rst => interpolRight_r[5].ACLR
i_rst => interpolRight_r[6].ACLR
i_rst => interpolRight_r[7].ACLR
i_rst => interpolRight_r[8].ACLR
i_rst => interpolRight_r[9].ACLR
i_rst => interpolRight_r[10].ACLR
i_rst => interpolRight_r[11].ACLR
i_rst => interpolRight_r[12].ACLR
i_rst => interpolRight_r[13].ACLR
i_rst => interpolRight_r[14].ACLR
i_rst => interpolRight_r[15].ACLR
i_rst => interpolLeft_r[0].ACLR
i_rst => interpolLeft_r[1].ACLR
i_rst => interpolLeft_r[2].ACLR
i_rst => interpolLeft_r[3].ACLR
i_rst => interpolLeft_r[4].ACLR
i_rst => interpolLeft_r[5].ACLR
i_rst => interpolLeft_r[6].ACLR
i_rst => interpolLeft_r[7].ACLR
i_rst => interpolLeft_r[8].ACLR
i_rst => interpolLeft_r[9].ACLR
i_rst => interpolLeft_r[10].ACLR
i_rst => interpolLeft_r[11].ACLR
i_rst => interpolLeft_r[12].ACLR
i_rst => interpolLeft_r[13].ACLR
i_rst => interpolLeft_r[14].ACLR
i_rst => interpolLeft_r[15].ACLR
i_rst => play_counter_r[0].ACLR
i_rst => play_counter_r[1].ACLR
i_rst => play_counter_r[2].ACLR
i_rst => play_counter_r[3].ACLR
i_rst => play_counter_r[4].ACLR
i_rst => play_counter_r[5].ACLR
i_rst => play_counter_r[6].ACLR
i_rst => play_counter_r[7].ACLR
i_rst => play_counter_r[8].ACLR
i_rst => play_counter_r[9].ACLR
i_rst => play_counter_r[10].ACLR
i_rst => play_counter_r[11].ACLR
i_rst => play_counter_r[12].ACLR
i_rst => play_counter_r[13].ACLR
i_rst => play_counter_r[14].ACLR
i_rst => play_counter_r[15].ACLR
i_rst => play_counter_r[16].ACLR
i_rst => play_counter_r[17].ACLR
i_rst => play_counter_r[18].ACLR
i_rst => play_counter_r[19].ACLR
i_rst => play_counter_r[20].ACLR
i_rst => play_counter_r[21].ACLR
i_rst => play_counter_r[22].ACLR
i_rst => play_counter_r[23].ACLR
i_rst => play_counter_r[24].ACLR
i_rst => play_counter_r[25].ACLR
i_rst => play_counter_r[26].ACLR
i_rst => play_counter_r[27].ACLR
i_rst => play_counter_r[28].ACLR
i_rst => play_counter_r[29].ACLR
i_rst => play_counter_r[30].ACLR
i_rst => play_counter_r[31].ACLR
i_rst => slow_counter_r[0].ACLR
i_rst => slow_counter_r[1].ACLR
i_rst => slow_counter_r[2].ACLR
i_rst => slow_counter_r[3].ACLR
i_rst => slow_speed_r[0].PRESET
i_rst => slow_speed_r[1].ACLR
i_rst => slow_speed_r[2].ACLR
i_rst => slow_speed_r[3].ACLR
i_rst => dacdatRight_r[0].ACLR
i_rst => dacdatRight_r[1].ACLR
i_rst => dacdatRight_r[2].ACLR
i_rst => dacdatRight_r[3].ACLR
i_rst => dacdatRight_r[4].ACLR
i_rst => dacdatRight_r[5].ACLR
i_rst => dacdatRight_r[6].ACLR
i_rst => dacdatRight_r[7].ACLR
i_rst => dacdatRight_r[8].ACLR
i_rst => dacdatRight_r[9].ACLR
i_rst => dacdatRight_r[10].ACLR
i_rst => dacdatRight_r[11].ACLR
i_rst => dacdatRight_r[12].ACLR
i_rst => dacdatRight_r[13].ACLR
i_rst => dacdatRight_r[14].ACLR
i_rst => dacdatRight_r[15].ACLR
i_rst => dacdatLeft_r[0].ACLR
i_rst => dacdatLeft_r[1].ACLR
i_rst => dacdatLeft_r[2].ACLR
i_rst => dacdatLeft_r[3].ACLR
i_rst => dacdatLeft_r[4].ACLR
i_rst => dacdatLeft_r[5].ACLR
i_rst => dacdatLeft_r[6].ACLR
i_rst => dacdatLeft_r[7].ACLR
i_rst => dacdatLeft_r[8].ACLR
i_rst => dacdatLeft_r[9].ACLR
i_rst => dacdatLeft_r[10].ACLR
i_rst => dacdatLeft_r[11].ACLR
i_rst => dacdatLeft_r[12].ACLR
i_rst => dacdatLeft_r[13].ACLR
i_rst => dacdatLeft_r[14].ACLR
i_rst => dacdatLeft_r[15].ACLR
i_rst => dacdatRight_prev_r[0].ACLR
i_rst => dacdatRight_prev_r[1].ACLR
i_rst => dacdatRight_prev_r[2].ACLR
i_rst => dacdatRight_prev_r[3].ACLR
i_rst => dacdatRight_prev_r[4].ACLR
i_rst => dacdatRight_prev_r[5].ACLR
i_rst => dacdatRight_prev_r[6].ACLR
i_rst => dacdatRight_prev_r[7].ACLR
i_rst => dacdatRight_prev_r[8].ACLR
i_rst => dacdatRight_prev_r[9].ACLR
i_rst => dacdatRight_prev_r[10].ACLR
i_rst => dacdatRight_prev_r[11].ACLR
i_rst => dacdatRight_prev_r[12].ACLR
i_rst => dacdatRight_prev_r[13].ACLR
i_rst => dacdatRight_prev_r[14].ACLR
i_rst => dacdatRight_prev_r[15].ACLR
i_rst => dacdatLeft_prev_r[0].ACLR
i_rst => dacdatLeft_prev_r[1].ACLR
i_rst => dacdatLeft_prev_r[2].ACLR
i_rst => dacdatLeft_prev_r[3].ACLR
i_rst => dacdatLeft_prev_r[4].ACLR
i_rst => dacdatLeft_prev_r[5].ACLR
i_rst => dacdatLeft_prev_r[6].ACLR
i_rst => dacdatLeft_prev_r[7].ACLR
i_rst => dacdatLeft_prev_r[8].ACLR
i_rst => dacdatLeft_prev_r[9].ACLR
i_rst => dacdatLeft_prev_r[10].ACLR
i_rst => dacdatLeft_prev_r[11].ACLR
i_rst => dacdatLeft_prev_r[12].ACLR
i_rst => dacdatLeft_prev_r[13].ACLR
i_rst => dacdatLeft_prev_r[14].ACLR
i_rst => dacdatLeft_prev_r[15].ACLR
i_rst => state~3.DATAIN
i_event[0] => ~NO_FANOUT~
i_event[1] => ~NO_FANOUT~
i_event[2] => ~NO_FANOUT~
i_event[3] => ~NO_FANOUT~
i_event[4] => ~NO_FANOUT~
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_left_channel_data_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => dacdatLeft_prev_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => to_dac_right_channel_data_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => address_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => play_counter_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[5] => dacdatRight_prev_w.OUTPUTSELECT
i_event[6] => Add2.IN8
i_event[6] => Add6.IN20
i_event[6] => Add7.IN32
i_event[6] => slow_speed_w.DATAB
i_event[7] => Add2.IN7
i_event[7] => Add6.IN19
i_event[7] => Add7.IN31
i_event[7] => slow_speed_w.DATAB
i_event[8] => Add2.IN6
i_event[8] => Add6.IN18
i_event[8] => Add7.IN30
i_event[8] => slow_speed_w.DATAB
i_event[9] => Add2.IN5
i_event[9] => Add6.IN17
i_event[9] => Add7.IN29
i_event[9] => slow_speed_w.DATAB
i_event[10] => Mux0.IN5
i_event[10] => Mux1.IN5
i_event[10] => Mux2.IN4
i_event[10] => Mux3.IN4
i_event[10] => Mux4.IN4
i_event[10] => Mux5.IN4
i_event[10] => Mux6.IN4
i_event[10] => Mux7.IN4
i_event[10] => Mux8.IN4
i_event[10] => Mux9.IN4
i_event[10] => Mux10.IN4
i_event[10] => Mux11.IN4
i_event[10] => Mux12.IN4
i_event[10] => Mux13.IN4
i_event[10] => Mux14.IN4
i_event[10] => Mux15.IN4
i_event[10] => Mux16.IN4
i_event[10] => Mux17.IN4
i_event[10] => Mux18.IN4
i_event[10] => Mux19.IN4
i_event[10] => Mux20.IN4
i_event[10] => Mux21.IN4
i_event[10] => Mux22.IN4
i_event[10] => Mux23.IN4
i_event[10] => Mux24.IN4
i_event[10] => Mux25.IN4
i_event[10] => Mux26.IN4
i_event[10] => Mux27.IN4
i_event[10] => Mux28.IN4
i_event[10] => Mux29.IN4
i_event[10] => Mux30.IN4
i_event[10] => Mux31.IN4
i_event[10] => Mux32.IN4
i_event[10] => Mux33.IN4
i_event[10] => Mux34.IN4
i_event[10] => Mux35.IN4
i_event[10] => Mux36.IN4
i_event[10] => Mux37.IN4
i_event[10] => Mux38.IN4
i_event[10] => Mux39.IN4
i_event[10] => Mux40.IN4
i_event[10] => Mux41.IN4
i_event[10] => Mux42.IN4
i_event[10] => Mux43.IN4
i_event[10] => Mux44.IN4
i_event[10] => Mux45.IN4
i_event[10] => Mux46.IN4
i_event[10] => Mux47.IN4
i_event[10] => Mux48.IN4
i_event[10] => Mux49.IN4
i_event[10] => Mux50.IN4
i_event[10] => Mux51.IN4
i_event[10] => Mux52.IN4
i_event[10] => Mux53.IN4
i_event[10] => Mux54.IN4
i_event[10] => Mux55.IN4
i_event[10] => Mux56.IN4
i_event[10] => Mux57.IN4
i_event[10] => Mux58.IN4
i_event[10] => Mux59.IN4
i_event[10] => Mux60.IN4
i_event[10] => Mux61.IN4
i_event[10] => Mux62.IN4
i_event[10] => Mux63.IN4
i_event[10] => Mux64.IN4
i_event[10] => Mux65.IN4
i_event[10] => Mux66.IN4
i_event[10] => Mux67.IN4
i_event[10] => Mux68.IN4
i_event[10] => Mux69.IN4
i_event[10] => Mux70.IN4
i_event[10] => Mux71.IN4
i_event[10] => Mux72.IN4
i_event[10] => Mux73.IN4
i_event[10] => Mux74.IN4
i_event[10] => Mux75.IN4
i_event[10] => Mux76.IN4
i_event[10] => Mux77.IN4
i_event[10] => Mux78.IN4
i_event[10] => Mux79.IN4
i_event[10] => Mux80.IN4
i_event[10] => Mux81.IN4
i_event[10] => Mux82.IN4
i_event[10] => Mux83.IN4
i_event[10] => Decoder0.IN1
i_event[10] => Mux84.IN4
i_event[10] => Mux85.IN4
i_event[10] => Mux86.IN4
i_event[10] => Mux87.IN4
i_event[10] => Mux88.IN4
i_event[10] => Mux89.IN4
i_event[10] => Mux90.IN4
i_event[10] => Mux91.IN4
i_event[10] => Mux92.IN4
i_event[10] => Mux93.IN4
i_event[10] => Mux94.IN4
i_event[10] => Mux95.IN4
i_event[10] => Mux96.IN4
i_event[10] => Mux97.IN4
i_event[10] => Mux98.IN4
i_event[10] => Mux99.IN4
i_event[10] => Mux100.IN4
i_event[10] => Mux101.IN4
i_event[10] => Mux102.IN4
i_event[10] => Mux103.IN4
i_event[10] => Mux104.IN4
i_event[10] => Mux105.IN4
i_event[10] => Mux106.IN4
i_event[10] => Mux107.IN4
i_event[10] => Mux108.IN4
i_event[10] => Mux109.IN4
i_event[10] => Mux110.IN4
i_event[10] => Mux111.IN4
i_event[10] => Mux112.IN4
i_event[10] => Mux113.IN4
i_event[10] => Mux114.IN4
i_event[10] => Mux115.IN4
i_event[11] => Mux0.IN4
i_event[11] => Mux1.IN4
i_event[11] => Mux2.IN3
i_event[11] => Mux3.IN3
i_event[11] => Mux4.IN3
i_event[11] => Mux5.IN3
i_event[11] => Mux6.IN3
i_event[11] => Mux7.IN3
i_event[11] => Mux8.IN3
i_event[11] => Mux9.IN3
i_event[11] => Mux10.IN3
i_event[11] => Mux11.IN3
i_event[11] => Mux12.IN3
i_event[11] => Mux13.IN3
i_event[11] => Mux14.IN3
i_event[11] => Mux15.IN3
i_event[11] => Mux16.IN3
i_event[11] => Mux17.IN3
i_event[11] => Mux18.IN3
i_event[11] => Mux19.IN3
i_event[11] => Mux20.IN3
i_event[11] => Mux21.IN3
i_event[11] => Mux22.IN3
i_event[11] => Mux23.IN3
i_event[11] => Mux24.IN3
i_event[11] => Mux25.IN3
i_event[11] => Mux26.IN3
i_event[11] => Mux27.IN3
i_event[11] => Mux28.IN3
i_event[11] => Mux29.IN3
i_event[11] => Mux30.IN3
i_event[11] => Mux31.IN3
i_event[11] => Mux32.IN3
i_event[11] => Mux33.IN3
i_event[11] => Mux34.IN3
i_event[11] => Mux35.IN3
i_event[11] => Mux36.IN3
i_event[11] => Mux37.IN3
i_event[11] => Mux38.IN3
i_event[11] => Mux39.IN3
i_event[11] => Mux40.IN3
i_event[11] => Mux41.IN3
i_event[11] => Mux42.IN3
i_event[11] => Mux43.IN3
i_event[11] => Mux44.IN3
i_event[11] => Mux45.IN3
i_event[11] => Mux46.IN3
i_event[11] => Mux47.IN3
i_event[11] => Mux48.IN3
i_event[11] => Mux49.IN3
i_event[11] => Mux50.IN3
i_event[11] => Mux51.IN3
i_event[11] => Mux52.IN3
i_event[11] => Mux53.IN3
i_event[11] => Mux54.IN3
i_event[11] => Mux55.IN3
i_event[11] => Mux56.IN3
i_event[11] => Mux57.IN3
i_event[11] => Mux58.IN3
i_event[11] => Mux59.IN3
i_event[11] => Mux60.IN3
i_event[11] => Mux61.IN3
i_event[11] => Mux62.IN3
i_event[11] => Mux63.IN3
i_event[11] => Mux64.IN3
i_event[11] => Mux65.IN3
i_event[11] => Mux66.IN3
i_event[11] => Mux67.IN3
i_event[11] => Mux68.IN3
i_event[11] => Mux69.IN3
i_event[11] => Mux70.IN3
i_event[11] => Mux71.IN3
i_event[11] => Mux72.IN3
i_event[11] => Mux73.IN3
i_event[11] => Mux74.IN3
i_event[11] => Mux75.IN3
i_event[11] => Mux76.IN3
i_event[11] => Mux77.IN3
i_event[11] => Mux78.IN3
i_event[11] => Mux79.IN3
i_event[11] => Mux80.IN3
i_event[11] => Mux81.IN3
i_event[11] => Mux82.IN3
i_event[11] => Mux83.IN3
i_event[11] => Decoder0.IN0
i_event[11] => Mux84.IN3
i_event[11] => Mux85.IN3
i_event[11] => Mux86.IN3
i_event[11] => Mux87.IN3
i_event[11] => Mux88.IN3
i_event[11] => Mux89.IN3
i_event[11] => Mux90.IN3
i_event[11] => Mux91.IN3
i_event[11] => Mux92.IN3
i_event[11] => Mux93.IN3
i_event[11] => Mux94.IN3
i_event[11] => Mux95.IN3
i_event[11] => Mux96.IN3
i_event[11] => Mux97.IN3
i_event[11] => Mux98.IN3
i_event[11] => Mux99.IN3
i_event[11] => Mux100.IN3
i_event[11] => Mux101.IN3
i_event[11] => Mux102.IN3
i_event[11] => Mux103.IN3
i_event[11] => Mux104.IN3
i_event[11] => Mux105.IN3
i_event[11] => Mux106.IN3
i_event[11] => Mux107.IN3
i_event[11] => Mux108.IN3
i_event[11] => Mux109.IN3
i_event[11] => Mux110.IN3
i_event[11] => Mux111.IN3
i_event[11] => Mux112.IN3
i_event[11] => Mux113.IN3
i_event[11] => Mux114.IN3
i_event[11] => Mux115.IN3
i_event[12] => Equal1.IN63
i_event[12] => Equal2.IN63
i_event[12] => Mux116.IN6
i_event[12] => Mux117.IN6
i_event[12] => Mux118.IN6
i_event[12] => Decoder1.IN3
i_event[12] => Equal9.IN63
i_event[12] => Equal10.IN63
i_event[13] => Equal1.IN62
i_event[13] => Equal2.IN62
i_event[13] => Mux116.IN5
i_event[13] => Mux117.IN5
i_event[13] => Mux118.IN5
i_event[13] => Decoder1.IN2
i_event[13] => Equal9.IN62
i_event[13] => Equal10.IN62
i_event[14] => Equal1.IN61
i_event[14] => Equal2.IN61
i_event[14] => Mux116.IN4
i_event[14] => Mux117.IN4
i_event[14] => Mux118.IN4
i_event[14] => Decoder1.IN1
i_event[14] => Equal9.IN61
i_event[14] => Equal10.IN61
i_event[15] => Equal1.IN60
i_event[15] => Equal2.IN60
i_event[15] => Mux116.IN3
i_event[15] => Mux117.IN3
i_event[15] => Mux118.IN3
i_event[15] => Decoder1.IN0
i_event[15] => Equal9.IN60
i_event[15] => Equal10.IN60
o_time[0] <= data_length_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_time[1] <= data_length_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_time[2] <= data_length_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_time[3] <= data_length_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_time[4] <= data_length_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_time[5] <= data_length_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_time[6] <= data_length_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_time[7] <= data_length_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_time[8] <= data_length_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_time[9] <= data_length_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_time[10] <= data_length_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_time[11] <= data_length_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_time[12] <= data_length_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_time[13] <= data_length_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_time[14] <= data_length_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_time[15] <= data_length_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_time[16] <= data_length_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_time[17] <= data_length_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_time[18] <= data_length_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_time[19] <= data_length_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_time[20] <= data_length_r[20].DB_MAX_OUTPUT_PORT_TYPE
o_time[21] <= data_length_r[21].DB_MAX_OUTPUT_PORT_TYPE
o_time[22] <= data_length_r[22].DB_MAX_OUTPUT_PORT_TYPE
o_time[23] <= data_length_r[23].DB_MAX_OUTPUT_PORT_TYPE
o_time[24] <= data_length_r[24].DB_MAX_OUTPUT_PORT_TYPE
o_time[25] <= data_length_r[25].DB_MAX_OUTPUT_PORT_TYPE
o_time[26] <= data_length_r[26].DB_MAX_OUTPUT_PORT_TYPE
o_time[27] <= data_length_r[27].DB_MAX_OUTPUT_PORT_TYPE
o_time[28] <= data_length_r[28].DB_MAX_OUTPUT_PORT_TYPE
o_time[29] <= data_length_r[29].DB_MAX_OUTPUT_PORT_TYPE
o_time[30] <= data_length_r[30].DB_MAX_OUTPUT_PORT_TYPE
o_time[31] <= data_length_r[31].DB_MAX_OUTPUT_PORT_TYPE
o_time[32] <= play_counter_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_time[33] <= play_counter_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_time[34] <= play_counter_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_time[35] <= play_counter_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_time[36] <= play_counter_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_time[37] <= play_counter_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_time[38] <= play_counter_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_time[39] <= play_counter_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_time[40] <= play_counter_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_time[41] <= play_counter_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_time[42] <= play_counter_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_time[43] <= play_counter_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_time[44] <= play_counter_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_time[45] <= play_counter_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_time[46] <= play_counter_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_time[47] <= play_counter_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_time[48] <= play_counter_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_time[49] <= play_counter_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_time[50] <= play_counter_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_time[51] <= play_counter_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_time[52] <= play_counter_r[20].DB_MAX_OUTPUT_PORT_TYPE
o_time[53] <= play_counter_r[21].DB_MAX_OUTPUT_PORT_TYPE
o_time[54] <= play_counter_r[22].DB_MAX_OUTPUT_PORT_TYPE
o_time[55] <= play_counter_r[23].DB_MAX_OUTPUT_PORT_TYPE
o_time[56] <= play_counter_r[24].DB_MAX_OUTPUT_PORT_TYPE
o_time[57] <= play_counter_r[25].DB_MAX_OUTPUT_PORT_TYPE
o_time[58] <= play_counter_r[26].DB_MAX_OUTPUT_PORT_TYPE
o_time[59] <= play_counter_r[27].DB_MAX_OUTPUT_PORT_TYPE
o_time[60] <= play_counter_r[28].DB_MAX_OUTPUT_PORT_TYPE
o_time[61] <= play_counter_r[29].DB_MAX_OUTPUT_PORT_TYPE
o_time[62] <= play_counter_r[30].DB_MAX_OUTPUT_PORT_TYPE
o_time[63] <= play_counter_r[31].DB_MAX_OUTPUT_PORT_TYPE
o_stop_signal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
from_adc_left_channel_ready <= from_adc_left_channel_ready.DB_MAX_OUTPUT_PORT_TYPE
from_adc_left_channel_data[0] => writedata_w.DATAB
from_adc_left_channel_data[1] => ~NO_FANOUT~
from_adc_left_channel_data[2] => ~NO_FANOUT~
from_adc_left_channel_data[3] => ~NO_FANOUT~
from_adc_left_channel_data[4] => ~NO_FANOUT~
from_adc_left_channel_data[5] => ~NO_FANOUT~
from_adc_left_channel_data[6] => ~NO_FANOUT~
from_adc_left_channel_data[7] => ~NO_FANOUT~
from_adc_left_channel_data[8] => ~NO_FANOUT~
from_adc_left_channel_data[9] => ~NO_FANOUT~
from_adc_left_channel_data[10] => ~NO_FANOUT~
from_adc_left_channel_data[11] => ~NO_FANOUT~
from_adc_left_channel_data[12] => ~NO_FANOUT~
from_adc_left_channel_data[13] => ~NO_FANOUT~
from_adc_left_channel_data[14] => ~NO_FANOUT~
from_adc_left_channel_data[15] => ~NO_FANOUT~
from_adc_left_channel_valid => writedata_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => address_w.OUTPUTSELECT
from_adc_left_channel_valid => from_adc_left_channel_ready.DATAB
from_adc_right_channel_ready <= from_adc_right_channel_ready.DB_MAX_OUTPUT_PORT_TYPE
from_adc_right_channel_data[0] => writedata_w.DATAB
from_adc_right_channel_data[1] => ~NO_FANOUT~
from_adc_right_channel_data[2] => ~NO_FANOUT~
from_adc_right_channel_data[3] => ~NO_FANOUT~
from_adc_right_channel_data[4] => ~NO_FANOUT~
from_adc_right_channel_data[5] => ~NO_FANOUT~
from_adc_right_channel_data[6] => ~NO_FANOUT~
from_adc_right_channel_data[7] => ~NO_FANOUT~
from_adc_right_channel_data[8] => ~NO_FANOUT~
from_adc_right_channel_data[9] => ~NO_FANOUT~
from_adc_right_channel_data[10] => ~NO_FANOUT~
from_adc_right_channel_data[11] => ~NO_FANOUT~
from_adc_right_channel_data[12] => ~NO_FANOUT~
from_adc_right_channel_data[13] => ~NO_FANOUT~
from_adc_right_channel_data[14] => ~NO_FANOUT~
from_adc_right_channel_data[15] => ~NO_FANOUT~
from_adc_right_channel_valid => writedata_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => address_w.OUTPUTSELECT
from_adc_right_channel_valid => from_adc_right_channel_ready.DATAB
to_dac_left_channel_data[0] <= to_dac_left_channel_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[1] <= to_dac_left_channel_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[2] <= to_dac_left_channel_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[3] <= to_dac_left_channel_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[4] <= to_dac_left_channel_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[5] <= to_dac_left_channel_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[6] <= to_dac_left_channel_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[7] <= to_dac_left_channel_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[8] <= to_dac_left_channel_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[9] <= to_dac_left_channel_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[10] <= to_dac_left_channel_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[11] <= to_dac_left_channel_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[12] <= to_dac_left_channel_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[13] <= to_dac_left_channel_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[14] <= to_dac_left_channel_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_data[15] <= to_dac_left_channel_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_valid <= to_dac_left_channel_valid.DB_MAX_OUTPUT_PORT_TYPE
to_dac_left_channel_ready => always1.IN0
to_dac_right_channel_data[0] <= to_dac_right_channel_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[1] <= to_dac_right_channel_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[2] <= to_dac_right_channel_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[3] <= to_dac_right_channel_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[4] <= to_dac_right_channel_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[5] <= to_dac_right_channel_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[6] <= to_dac_right_channel_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[7] <= to_dac_right_channel_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[8] <= to_dac_right_channel_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[9] <= to_dac_right_channel_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[10] <= to_dac_right_channel_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[11] <= to_dac_right_channel_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[12] <= to_dac_right_channel_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[13] <= to_dac_right_channel_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[14] <= to_dac_right_channel_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_data[15] <= to_dac_right_channel_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_valid <= to_dac_right_channel_valid.DB_MAX_OUTPUT_PORT_TYPE
to_dac_right_channel_ready => always1.IN0
address[0] <= address_r[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address_r[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address_r[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address_r[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address_r[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address_r[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address_r[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address_r[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address_r[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address_r[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address_r[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address_r[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address_r[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address_r[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address_r[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address_r[15].DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address_r[16].DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address_r[17].DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address_r[18].DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address_r[19].DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= <VCC>
byteenable[1] <= <GND>
read <= read_r.DB_MAX_OUTPUT_PORT_TYPE
write <= write_r.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata_r.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= <GND>
writedata[2] <= <GND>
writedata[3] <= <GND>
writedata[4] <= <GND>
writedata[5] <= <GND>
writedata[6] <= <GND>
writedata[7] <= <GND>
writedata[8] <= <GND>
writedata[9] <= <GND>
writedata[10] <= <GND>
writedata[11] <= <GND>
writedata[12] <= <GND>
writedata[13] <= <GND>
writedata[14] <= <GND>
writedata[15] <= <GND>
readdata[0] => data_length_w.DATAB
readdata[0] => data_length_w.DATAB
readdata[0] => dacdatLeft_w.DATAB
readdata[0] => dacdatRight_w.DATAB
readdata[1] => data_length_w.DATAB
readdata[1] => data_length_w.DATAB
readdata[1] => dacdatLeft_w.DATAB
readdata[1] => dacdatRight_w.DATAB
readdata[2] => data_length_w.DATAB
readdata[2] => data_length_w.DATAB
readdata[2] => dacdatLeft_w.DATAB
readdata[2] => dacdatRight_w.DATAB
readdata[3] => data_length_w.DATAB
readdata[3] => data_length_w.DATAB
readdata[3] => dacdatLeft_w.DATAB
readdata[3] => dacdatRight_w.DATAB
readdata[4] => data_length_w.DATAB
readdata[4] => data_length_w.DATAB
readdata[4] => dacdatLeft_w.DATAB
readdata[4] => dacdatRight_w.DATAB
readdata[5] => data_length_w.DATAB
readdata[5] => data_length_w.DATAB
readdata[5] => dacdatLeft_w.DATAB
readdata[5] => dacdatRight_w.DATAB
readdata[6] => data_length_w.DATAB
readdata[6] => data_length_w.DATAB
readdata[6] => dacdatLeft_w.DATAB
readdata[6] => dacdatRight_w.DATAB
readdata[7] => data_length_w.DATAB
readdata[7] => data_length_w.DATAB
readdata[7] => dacdatLeft_w.DATAB
readdata[7] => dacdatRight_w.DATAB
readdata[8] => data_length_w.DATAB
readdata[8] => data_length_w.DATAB
readdata[8] => dacdatLeft_w.DATAB
readdata[8] => dacdatRight_w.DATAB
readdata[9] => data_length_w.DATAB
readdata[9] => data_length_w.DATAB
readdata[9] => dacdatLeft_w.DATAB
readdata[9] => dacdatRight_w.DATAB
readdata[10] => data_length_w.DATAB
readdata[10] => data_length_w.DATAB
readdata[10] => dacdatLeft_w.DATAB
readdata[10] => dacdatRight_w.DATAB
readdata[11] => data_length_w.DATAB
readdata[11] => data_length_w.DATAB
readdata[11] => dacdatLeft_w.DATAB
readdata[11] => dacdatRight_w.DATAB
readdata[12] => data_length_w.DATAB
readdata[12] => data_length_w.DATAB
readdata[12] => dacdatLeft_w.DATAB
readdata[12] => dacdatRight_w.DATAB
readdata[13] => data_length_w.DATAB
readdata[13] => data_length_w.DATAB
readdata[13] => dacdatLeft_w.DATAB
readdata[13] => dacdatRight_w.DATAB
readdata[14] => data_length_w.DATAB
readdata[14] => data_length_w.DATAB
readdata[14] => dacdatLeft_w.DATAB
readdata[14] => dacdatRight_w.DATAB
readdata[15] => data_length_w.DATAB
readdata[15] => data_length_w.DATAB
readdata[15] => dacdatLeft_w.DATAB
readdata[15] => dacdatRight_w.DATAB
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => data_length_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => address_w.OUTPUTSELECT
readdatavalid => always1.IN1
readdatavalid => always1.IN1


|DE2_115|Recorder:recorder|AudioCore:audioCore|AudioCoreInterpolation:interpolLeft
i_data_prev[0] => Add0.IN16
i_data_prev[1] => Add0.IN15
i_data_prev[2] => Add0.IN14
i_data_prev[3] => Add0.IN13
i_data_prev[4] => Add0.IN12
i_data_prev[5] => Add0.IN11
i_data_prev[6] => Add0.IN10
i_data_prev[7] => Add0.IN9
i_data_prev[8] => Add0.IN8
i_data_prev[9] => Add0.IN7
i_data_prev[10] => Add0.IN6
i_data_prev[11] => Add0.IN5
i_data_prev[12] => Add0.IN4
i_data_prev[13] => Add0.IN3
i_data_prev[14] => Add0.IN2
i_data_prev[15] => Add0.IN1
i_data[0] => Add0.IN32
i_data[1] => Add0.IN31
i_data[2] => Add0.IN30
i_data[3] => Add0.IN29
i_data[4] => Add0.IN28
i_data[5] => Add0.IN27
i_data[6] => Add0.IN26
i_data[7] => Add0.IN25
i_data[8] => Add0.IN24
i_data[9] => Add0.IN23
i_data[10] => Add0.IN22
i_data[11] => Add0.IN21
i_data[12] => Add0.IN20
i_data[13] => Add0.IN19
i_data[14] => Add0.IN18
i_data[15] => Add0.IN17
i_divisor[0] => Mux0.IN18
i_divisor[0] => Mux1.IN18
i_divisor[0] => Mux2.IN18
i_divisor[0] => Mux3.IN18
i_divisor[0] => Mux4.IN18
i_divisor[0] => Mux5.IN18
i_divisor[0] => Mux6.IN18
i_divisor[0] => Mux7.IN18
i_divisor[0] => Mux8.IN18
i_divisor[0] => Mux9.IN18
i_divisor[0] => Mux10.IN18
i_divisor[0] => Mux11.IN18
i_divisor[0] => Mux12.IN18
i_divisor[0] => Mux13.IN18
i_divisor[0] => Mux14.IN18
i_divisor[0] => Mux15.IN18
i_divisor[1] => Mux0.IN17
i_divisor[1] => Mux1.IN17
i_divisor[1] => Mux2.IN17
i_divisor[1] => Mux3.IN17
i_divisor[1] => Mux4.IN17
i_divisor[1] => Mux5.IN17
i_divisor[1] => Mux6.IN17
i_divisor[1] => Mux7.IN17
i_divisor[1] => Mux8.IN17
i_divisor[1] => Mux9.IN17
i_divisor[1] => Mux10.IN17
i_divisor[1] => Mux11.IN17
i_divisor[1] => Mux12.IN17
i_divisor[1] => Mux13.IN17
i_divisor[1] => Mux14.IN17
i_divisor[1] => Mux15.IN17
i_divisor[2] => Mux0.IN16
i_divisor[2] => Mux1.IN16
i_divisor[2] => Mux2.IN16
i_divisor[2] => Mux3.IN16
i_divisor[2] => Mux4.IN16
i_divisor[2] => Mux5.IN16
i_divisor[2] => Mux6.IN16
i_divisor[2] => Mux7.IN16
i_divisor[2] => Mux8.IN16
i_divisor[2] => Mux9.IN16
i_divisor[2] => Mux10.IN16
i_divisor[2] => Mux11.IN16
i_divisor[2] => Mux12.IN16
i_divisor[2] => Mux13.IN16
i_divisor[2] => Mux14.IN16
i_divisor[2] => Mux15.IN16
i_divisor[3] => Mux0.IN15
i_divisor[3] => Mux1.IN15
i_divisor[3] => Mux2.IN15
i_divisor[3] => Mux3.IN15
i_divisor[3] => Mux4.IN15
i_divisor[3] => Mux5.IN15
i_divisor[3] => Mux6.IN15
i_divisor[3] => Mux7.IN15
i_divisor[3] => Mux8.IN15
i_divisor[3] => Mux9.IN15
i_divisor[3] => Mux10.IN15
i_divisor[3] => Mux11.IN15
i_divisor[3] => Mux12.IN15
i_divisor[3] => Mux13.IN15
i_divisor[3] => Mux14.IN15
i_divisor[3] => Mux15.IN15
o_quotient[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|Recorder:recorder|AudioCore:audioCore|AudioCoreInterpolation:interpolRight
i_data_prev[0] => Add0.IN16
i_data_prev[1] => Add0.IN15
i_data_prev[2] => Add0.IN14
i_data_prev[3] => Add0.IN13
i_data_prev[4] => Add0.IN12
i_data_prev[5] => Add0.IN11
i_data_prev[6] => Add0.IN10
i_data_prev[7] => Add0.IN9
i_data_prev[8] => Add0.IN8
i_data_prev[9] => Add0.IN7
i_data_prev[10] => Add0.IN6
i_data_prev[11] => Add0.IN5
i_data_prev[12] => Add0.IN4
i_data_prev[13] => Add0.IN3
i_data_prev[14] => Add0.IN2
i_data_prev[15] => Add0.IN1
i_data[0] => Add0.IN32
i_data[1] => Add0.IN31
i_data[2] => Add0.IN30
i_data[3] => Add0.IN29
i_data[4] => Add0.IN28
i_data[5] => Add0.IN27
i_data[6] => Add0.IN26
i_data[7] => Add0.IN25
i_data[8] => Add0.IN24
i_data[9] => Add0.IN23
i_data[10] => Add0.IN22
i_data[11] => Add0.IN21
i_data[12] => Add0.IN20
i_data[13] => Add0.IN19
i_data[14] => Add0.IN18
i_data[15] => Add0.IN17
i_divisor[0] => Mux0.IN18
i_divisor[0] => Mux1.IN18
i_divisor[0] => Mux2.IN18
i_divisor[0] => Mux3.IN18
i_divisor[0] => Mux4.IN18
i_divisor[0] => Mux5.IN18
i_divisor[0] => Mux6.IN18
i_divisor[0] => Mux7.IN18
i_divisor[0] => Mux8.IN18
i_divisor[0] => Mux9.IN18
i_divisor[0] => Mux10.IN18
i_divisor[0] => Mux11.IN18
i_divisor[0] => Mux12.IN18
i_divisor[0] => Mux13.IN18
i_divisor[0] => Mux14.IN18
i_divisor[0] => Mux15.IN18
i_divisor[1] => Mux0.IN17
i_divisor[1] => Mux1.IN17
i_divisor[1] => Mux2.IN17
i_divisor[1] => Mux3.IN17
i_divisor[1] => Mux4.IN17
i_divisor[1] => Mux5.IN17
i_divisor[1] => Mux6.IN17
i_divisor[1] => Mux7.IN17
i_divisor[1] => Mux8.IN17
i_divisor[1] => Mux9.IN17
i_divisor[1] => Mux10.IN17
i_divisor[1] => Mux11.IN17
i_divisor[1] => Mux12.IN17
i_divisor[1] => Mux13.IN17
i_divisor[1] => Mux14.IN17
i_divisor[1] => Mux15.IN17
i_divisor[2] => Mux0.IN16
i_divisor[2] => Mux1.IN16
i_divisor[2] => Mux2.IN16
i_divisor[2] => Mux3.IN16
i_divisor[2] => Mux4.IN16
i_divisor[2] => Mux5.IN16
i_divisor[2] => Mux6.IN16
i_divisor[2] => Mux7.IN16
i_divisor[2] => Mux8.IN16
i_divisor[2] => Mux9.IN16
i_divisor[2] => Mux10.IN16
i_divisor[2] => Mux11.IN16
i_divisor[2] => Mux12.IN16
i_divisor[2] => Mux13.IN16
i_divisor[2] => Mux14.IN16
i_divisor[2] => Mux15.IN16
i_divisor[3] => Mux0.IN15
i_divisor[3] => Mux1.IN15
i_divisor[3] => Mux2.IN15
i_divisor[3] => Mux3.IN15
i_divisor[3] => Mux4.IN15
i_divisor[3] => Mux5.IN15
i_divisor[3] => Mux6.IN15
i_divisor[3] => Mux7.IN15
i_divisor[3] => Mux8.IN15
i_divisor[3] => Mux9.IN15
i_divisor[3] => Mux10.IN15
i_divisor[3] => Mux11.IN15
i_divisor[3] => Mux12.IN15
i_divisor[3] => Mux13.IN15
i_divisor[3] => Mux14.IN15
i_divisor[3] => Mux15.IN15
o_quotient[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_quotient[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


