
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,0,0,hint,8}                      Premise(F2)
	S3= ICache[addr]={0,rS,0,0,hint,8}                          Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={0,rS,0,0,hint,8}                           ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={0,rS,0,0,hint,8}                                Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={0,rS,0,0,hint,8}                         Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CtrlEPCIn=0                                            Premise(F15)
	S31= CtrlExCodeIn=0                                         Premise(F16)
	S32= CtrlIMMU=0                                             Premise(F17)
	S33= CtrlPC=0                                               Premise(F18)
	S34= CtrlPCInc=1                                            Premise(F19)
	S35= PC[Out]=addr+4                                         PC-Inc(S1,S33,S34)
	S36= PC[CIA]=addr                                           PC-Inc(S1,S33,S34)
	S37= CtrlIAddrReg=0                                         Premise(F20)
	S38= CtrlICache=0                                           Premise(F21)
	S39= ICache[addr]={0,rS,0,0,hint,8}                         ICache-Hold(S3,S38)
	S40= CtrlIR=1                                               Premise(F22)
	S41= [IR]={0,rS,0,0,hint,8}                                 IR-Write(S22,S40)
	S42= CtrlICacheReg=0                                        Premise(F23)
	S43= CtrlIMem=0                                             Premise(F24)
	S44= IMem[{pid,addr}]={0,rS,0,0,hint,8}                     IMem-Hold(S2,S43)
	S45= CtrlIRMux=0                                            Premise(F25)
	S46= CtrlGPR=0                                              Premise(F26)
	S47= GPR[rS]=a                                              GPR-Hold(S4,S46)

ID	S48= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S49= PC.Out=addr+4                                          PC-Out(S35)
	S50= PC.CIA=addr                                            PC-Out(S36)
	S51= PC.CIA31_28=addr[31:28]                                PC-Out(S36)
	S52= IR.Out={0,rS,0,0,hint,8}                               IR-Out(S41)
	S53= IR.Out31_26=0                                          IR-Out(S41)
	S54= IR.Out25_21=rS                                         IR-Out(S41)
	S55= IR.Out20_16=0                                          IR-Out(S41)
	S56= IR.Out15_11=0                                          IR-Out(S41)
	S57= IR.Out10_6=hint                                        IR-Out(S41)
	S58= IR.Out5_0=8                                            IR-Out(S41)
	S59= IR.Out31_26=>CU.Op                                     Premise(F41)
	S60= CU.Op=0                                                Path(S53,S59)
	S61= IR.Out25_21=>GPR.RReg1                                 Premise(F42)
	S62= GPR.RReg1=rS                                           Path(S54,S61)
	S63= GPR.Rdata1=a                                           GPR-Read(S62,S47)
	S64= IR.Out5_0=>CU.IRFunc                                   Premise(F43)
	S65= CU.IRFunc=8                                            Path(S58,S64)
	S66= GPR.Rdata1=>PC.In                                      Premise(F44)
	S67= PC.In=a                                                Path(S63,S66)
	S68= CtrlASIDIn=0                                           Premise(F45)
	S69= CtrlCP0=0                                              Premise(F46)
	S70= CP0[ASID]=pid                                          CP0-Hold(S29,S69)
	S71= CtrlEPCIn=0                                            Premise(F47)
	S72= CtrlExCodeIn=0                                         Premise(F48)
	S73= CtrlIMMU=0                                             Premise(F49)
	S74= CtrlPC=1                                               Premise(F50)
	S75= CtrlPCInc=0                                            Premise(F51)
	S76= PC[CIA]=addr                                           PC-Hold(S36,S75)
	S77= PC[Out]=a                                              PC-Write(S67,S74,S75)
	S78= CtrlIAddrReg=0                                         Premise(F52)
	S79= CtrlICache=0                                           Premise(F53)
	S80= ICache[addr]={0,rS,0,0,hint,8}                         ICache-Hold(S39,S79)
	S81= CtrlIR=0                                               Premise(F54)
	S82= [IR]={0,rS,0,0,hint,8}                                 IR-Hold(S41,S81)
	S83= CtrlICacheReg=0                                        Premise(F55)
	S84= CtrlIMem=0                                             Premise(F56)
	S85= IMem[{pid,addr}]={0,rS,0,0,hint,8}                     IMem-Hold(S44,S84)
	S86= CtrlIRMux=0                                            Premise(F57)
	S87= CtrlGPR=0                                              Premise(F58)
	S88= GPR[rS]=a                                              GPR-Hold(S47,S87)

EX	S89= CP0.ASID=pid                                           CP0-Read-ASID(S70)
	S90= PC.CIA=addr                                            PC-Out(S76)
	S91= PC.CIA31_28=addr[31:28]                                PC-Out(S76)
	S92= PC.Out=a                                               PC-Out(S77)
	S93= IR.Out={0,rS,0,0,hint,8}                               IR-Out(S82)
	S94= IR.Out31_26=0                                          IR-Out(S82)
	S95= IR.Out25_21=rS                                         IR-Out(S82)
	S96= IR.Out20_16=0                                          IR-Out(S82)
	S97= IR.Out15_11=0                                          IR-Out(S82)
	S98= IR.Out10_6=hint                                        IR-Out(S82)
	S99= IR.Out5_0=8                                            IR-Out(S82)
	S100= CtrlASIDIn=0                                          Premise(F59)
	S101= CtrlCP0=0                                             Premise(F60)
	S102= CP0[ASID]=pid                                         CP0-Hold(S70,S101)
	S103= CtrlEPCIn=0                                           Premise(F61)
	S104= CtrlExCodeIn=0                                        Premise(F62)
	S105= CtrlIMMU=0                                            Premise(F63)
	S106= CtrlPC=0                                              Premise(F64)
	S107= CtrlPCInc=0                                           Premise(F65)
	S108= PC[CIA]=addr                                          PC-Hold(S76,S107)
	S109= PC[Out]=a                                             PC-Hold(S77,S106,S107)
	S110= CtrlIAddrReg=0                                        Premise(F66)
	S111= CtrlICache=0                                          Premise(F67)
	S112= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S80,S111)
	S113= CtrlIR=0                                              Premise(F68)
	S114= [IR]={0,rS,0,0,hint,8}                                IR-Hold(S82,S113)
	S115= CtrlICacheReg=0                                       Premise(F69)
	S116= CtrlIMem=0                                            Premise(F70)
	S117= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S85,S116)
	S118= CtrlIRMux=0                                           Premise(F71)
	S119= CtrlGPR=0                                             Premise(F72)
	S120= GPR[rS]=a                                             GPR-Hold(S88,S119)

MEM	S121= CP0.ASID=pid                                          CP0-Read-ASID(S102)
	S122= PC.CIA=addr                                           PC-Out(S108)
	S123= PC.CIA31_28=addr[31:28]                               PC-Out(S108)
	S124= PC.Out=a                                              PC-Out(S109)
	S125= IR.Out={0,rS,0,0,hint,8}                              IR-Out(S114)
	S126= IR.Out31_26=0                                         IR-Out(S114)
	S127= IR.Out25_21=rS                                        IR-Out(S114)
	S128= IR.Out20_16=0                                         IR-Out(S114)
	S129= IR.Out15_11=0                                         IR-Out(S114)
	S130= IR.Out10_6=hint                                       IR-Out(S114)
	S131= IR.Out5_0=8                                           IR-Out(S114)
	S132= CtrlASIDIn=0                                          Premise(F73)
	S133= CtrlCP0=0                                             Premise(F74)
	S134= CP0[ASID]=pid                                         CP0-Hold(S102,S133)
	S135= CtrlEPCIn=0                                           Premise(F75)
	S136= CtrlExCodeIn=0                                        Premise(F76)
	S137= CtrlIMMU=0                                            Premise(F77)
	S138= CtrlPC=0                                              Premise(F78)
	S139= CtrlPCInc=0                                           Premise(F79)
	S140= PC[CIA]=addr                                          PC-Hold(S108,S139)
	S141= PC[Out]=a                                             PC-Hold(S109,S138,S139)
	S142= CtrlIAddrReg=0                                        Premise(F80)
	S143= CtrlICache=0                                          Premise(F81)
	S144= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S112,S143)
	S145= CtrlIR=0                                              Premise(F82)
	S146= [IR]={0,rS,0,0,hint,8}                                IR-Hold(S114,S145)
	S147= CtrlICacheReg=0                                       Premise(F83)
	S148= CtrlIMem=0                                            Premise(F84)
	S149= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S117,S148)
	S150= CtrlIRMux=0                                           Premise(F85)
	S151= CtrlGPR=0                                             Premise(F86)
	S152= GPR[rS]=a                                             GPR-Hold(S120,S151)

WB	S153= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S154= PC.CIA=addr                                           PC-Out(S140)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S140)
	S156= PC.Out=a                                              PC-Out(S141)
	S157= IR.Out={0,rS,0,0,hint,8}                              IR-Out(S146)
	S158= IR.Out31_26=0                                         IR-Out(S146)
	S159= IR.Out25_21=rS                                        IR-Out(S146)
	S160= IR.Out20_16=0                                         IR-Out(S146)
	S161= IR.Out15_11=0                                         IR-Out(S146)
	S162= IR.Out10_6=hint                                       IR-Out(S146)
	S163= IR.Out5_0=8                                           IR-Out(S146)
	S164= CtrlASIDIn=0                                          Premise(F115)
	S165= CtrlCP0=0                                             Premise(F116)
	S166= CP0[ASID]=pid                                         CP0-Hold(S134,S165)
	S167= CtrlEPCIn=0                                           Premise(F117)
	S168= CtrlExCodeIn=0                                        Premise(F118)
	S169= CtrlIMMU=0                                            Premise(F119)
	S170= CtrlPC=0                                              Premise(F120)
	S171= CtrlPCInc=0                                           Premise(F121)
	S172= PC[CIA]=addr                                          PC-Hold(S140,S171)
	S173= PC[Out]=a                                             PC-Hold(S141,S170,S171)
	S174= CtrlIAddrReg=0                                        Premise(F122)
	S175= CtrlICache=0                                          Premise(F123)
	S176= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S144,S175)
	S177= CtrlIR=0                                              Premise(F124)
	S178= [IR]={0,rS,0,0,hint,8}                                IR-Hold(S146,S177)
	S179= CtrlICacheReg=0                                       Premise(F125)
	S180= CtrlIMem=0                                            Premise(F126)
	S181= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S149,S180)
	S182= CtrlIRMux=0                                           Premise(F127)
	S183= CtrlGPR=0                                             Premise(F128)
	S184= GPR[rS]=a                                             GPR-Hold(S152,S183)

POST	S166= CP0[ASID]=pid                                         CP0-Hold(S134,S165)
	S172= PC[CIA]=addr                                          PC-Hold(S140,S171)
	S173= PC[Out]=a                                             PC-Hold(S141,S170,S171)
	S176= ICache[addr]={0,rS,0,0,hint,8}                        ICache-Hold(S144,S175)
	S178= [IR]={0,rS,0,0,hint,8}                                IR-Hold(S146,S177)
	S181= IMem[{pid,addr}]={0,rS,0,0,hint,8}                    IMem-Hold(S149,S180)
	S184= GPR[rS]=a                                             GPR-Hold(S152,S183)

