$date
	Mon Oct 20 17:31:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & i3 $end
$scope module uut $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 % i2 $end
$var wire 1 & i3 $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#10
1"
1$
0#
#20
1!
0"
1%
0$
#30
1"
1&
0%
#40
