

================================================================
== Vitis HLS Report for 'Loop_loop_height_proc14'
================================================================
* Date:           Mon Nov  2 14:21:24 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.707 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height         |        ?|        ?|         ?|          -|          -|  1080|    no    |
        | + loop_width         |        ?|        ?|         2|          1|          1|     ?|    yes   |
        | + loop_wait_for_eol  |        0|        0|         1|          1|          1|     0|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    171|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     126|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     126|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_183_p2                     |     +    |   0|  0|  18|          11|           1|
    |j_1_fu_231_p2                     |     +    |   0|  0|  39|          32|           2|
    |j_3_fu_238_p2                     |     +    |   0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state6                   |    and   |   0|  0|   2|           1|           1|
    |icmp_ln119_fu_177_p2              |   icmp   |   0|  0|  13|          11|          11|
    |icmp_ln122_fu_193_p2              |   icmp   |   0|  0|  20|          32|          11|
    |icmp_ln131_fu_207_p2              |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state4    |    or    |   0|  0|   2|           1|           1|
    |or_ln131_fu_219_p2                |    or    |   0|  0|   2|           1|           1|
    |or_ln134_fu_225_p2                |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln131_fu_213_p2               |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 171|         162|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_j_2_phi_fu_151_p4      |  15|          3|   32|         96|
    |ap_phi_mux_start_2_phi_fu_130_p4  |  15|          3|   32|         96|
    |ap_phi_mux_start_3_phi_fu_140_p4  |  15|          3|   32|         96|
    |eol_2_reg_158                     |   9|          2|    1|          2|
    |eol_reg_104                       |   9|          2|    1|          2|
    |i_reg_93                          |   9|          2|   11|         22|
    |j_reg_116                         |   9|          2|   32|         64|
    |real_start                        |   9|          2|    1|          2|
    |srcImg_data_blk_n                 |   9|          2|    1|          2|
    |src_TDATA_blk_n                   |   9|          2|    1|          2|
    |start_fu_64                       |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         37|  179|        460|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_reg_269       |  24|   0|   24|          0|
    |axi_last_V_1_reg_274     |   1|   0|    1|          0|
    |eol_2_reg_158            |   1|   0|    1|          0|
    |eol_reg_104              |   1|   0|    1|          0|
    |i_1_reg_260              |  11|   0|   11|          0|
    |i_reg_93                 |  11|   0|   11|          0|
    |icmp_ln122_reg_265       |   1|   0|    1|          0|
    |j_reg_116                |  32|   0|   32|          0|
    |or_ln131_reg_279         |   1|   0|    1|          0|
    |or_ln134_reg_283         |   1|   0|    1|          0|
    |start_fu_64              |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 126|   0|  126|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|start_out           | out |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|start_write         | out |    1| ap_ctrl_hs | Loop_loop_height_proc14 | return value |
|src_TDATA           |  in |   24|    axis    |       src_V_data_V      |    pointer   |
|src_TVALID          |  in |    1|    axis    |       src_V_dest_V      |    pointer   |
|src_TREADY          | out |    1|    axis    |       src_V_dest_V      |    pointer   |
|src_TDEST           |  in |    1|    axis    |       src_V_dest_V      |    pointer   |
|src_TKEEP           |  in |    3|    axis    |       src_V_keep_V      |    pointer   |
|src_TSTRB           |  in |    3|    axis    |       src_V_strb_V      |    pointer   |
|src_TUSER           |  in |    1|    axis    |       src_V_user_V      |    pointer   |
|src_TLAST           |  in |    1|    axis    |       src_V_last_V      |    pointer   |
|src_TID             |  in |    1|    axis    |        src_V_id_V       |    pointer   |
|srcImg_data_din     | out |   24|   ap_fifo  |       srcImg_data       |    pointer   |
|srcImg_data_full_n  |  in |    1|   ap_fifo  |       srcImg_data       |    pointer   |
|srcImg_data_write   | out |    1|   ap_fifo  |       srcImg_data       |    pointer   |
+--------------------+-----+-----+------------+-------------------------+--------------+

