[{"name": "\u8cf4\u5efa\u5b8f", "email": "laisan86@gmail.com", "latestUpdate": "2021-01-22 09:58:19", "objective": "Tools We Have for this Course\r\nMicrocomputer Introduction\r\nCentral processor unit(CPU)\r\nMicroprogramming set\r\nAssembly language programming\r\nInterfacing circuits\r\nROM/RAM and memory\r\nI/O operations\r\nInterrupt and direct memory access(DMA)", "schedule": "Week 1~3 : Tools We Have for this Course, Microcomputer Introduction\r\nWeek 4~7 : Central processor unit(CPU), Microprogramming set\r\nWeek 9 : Assembly language programming\r\nWeek 10~11 : Interfacing circuits\r\nWeek 12~13 : ROM/RAM and memory\r\nWeek 15 : I/O operations\r\nWeek 16 : Interrupt and direct memory access(DMA)", "scorePolicy": "Mid-term results briefing (30%)\r\nFinal presentation (30%)\r\nFour Assignments (40%) \uf0e8 One assignment around 4 weeks", "materials": "A. M. Morris, Logic and Computer Design Fundamentals, 3rd Ed.\r\nB. Altera, Verilog HDL Basics, http://www.ee.ic.ac.uk/pcheung/teaching/ee2_digital/Altera%20Tutorial%20-%20Verilog%20HDL%20Basic.pdf [online]\r\nC. NESDev, http://wiki.nesdev.com/w/index.php/Nesdev#NES [online]", "foreignLanguageTextbooks": false}]