read -sv run_verilog_mid/adder_32b_8_92_9d76b6399627e151f242b9ecb46a2075.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_9d76b6399627e151f242b9ecb46a2075_yosys.v
