
---------- Begin Simulation Statistics ----------
final_tick                               534503593000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739808                       # Number of bytes of host memory used
host_op_rate                                    84995                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7241.15                       # Real time elapsed on the host
host_tick_rate                               73814734                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613426257                       # Number of instructions simulated
sim_ops                                     615465038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.534504                       # Number of seconds simulated
sim_ticks                                534503593000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.173427                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76895129                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            87208960                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9239585                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119043205                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10006655                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10099958                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           93303                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152250483                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1055845                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509403                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5964996                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138979937                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14240933                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532393                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40274294                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561815647                       # Number of instructions committed
system.cpu0.commit.committedOps             562326326                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    981990038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304359                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    704343800     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    162766536     16.58%     88.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44387790      4.52%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     39575276      4.03%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10603254      1.08%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2932582      0.30%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       924077      0.09%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2215790      0.23%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14240933      1.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    981990038                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672285                       # Number of function calls committed.
system.cpu0.commit.int_insts                543456112                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174763833                       # Number of loads committed
system.cpu0.commit.membars                    1019962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019968      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311063920     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175273228     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815477     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562326326                       # Class of committed instruction
system.cpu0.commit.refs                     245088733                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561815647                       # Number of Instructions Simulated
system.cpu0.committedOps                    562326326                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.883022                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.883022                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            103483063                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3281410                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76209488                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             615376097                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               452712769                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                427034954                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5972432                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8389860                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2029865                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152250483                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                111887575                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    541580857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2988046                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     632119422                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18494052                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143916                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         440405108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          86901784                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.597517                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         991233083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.917587                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               547733753     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               329502034     33.24%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59526638      6.01%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42031582      4.24%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7605132      0.77%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2614037      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  175636      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041050      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           991233083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       66677939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6017515                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143353683                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555815                       # Inst execution rate
system.cpu0.iew.exec_refs                   259121597                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72357582                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78478126                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190238612                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017052                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1892212                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74910699                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          602585265                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186764015                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4447330                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            588003108                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                527420                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3365094                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5972432                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4415428                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        78516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7968725                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25341                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7835                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2280571                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15474779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4585799                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7835                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       804949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5212566                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244430718                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581800230                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.878064                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214625713                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549952                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581848040                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               716725850                       # number of integer regfile reads
system.cpu0.int_regfile_writes              371014459                       # number of integer regfile writes
system.cpu0.ipc                              0.531061                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.531061                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020981      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324552706     54.78%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139990      0.70%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.17%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           188871927     31.88%     87.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72846735     12.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             592450439                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     801620                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001353                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 152630     19.04%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                552247     68.89%     87.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                96741     12.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             592231023                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2176994401                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581800180                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        642851201                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 599539179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                592450439                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046086                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40258935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            58929                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1513693                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22009546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    991233083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.810343                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          558575753     56.35%     56.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          308628664     31.14%     87.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           96155632      9.70%     97.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21691838      2.19%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5249435      0.53%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             425571      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             299460      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             141198      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              65532      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      991233083                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560019                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10691669                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2126646                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190238612                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74910699                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1041                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1057911022                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11096967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86705868                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357830192                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3474375                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               459441148                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6119944                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7944                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            744521926                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             610281069                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          390882278                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                421717496                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7450044                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5972432                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17303575                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33052081                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       744521882                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92564                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3189                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7540468                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3140                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1570336751                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1214453234                       # The number of ROB writes
system.cpu0.timesIdled                       14508402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1008                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.926483                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2957371                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3700114                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           391786                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4915377                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136556                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140260                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3704                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5546694                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8986                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509188                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           290451                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419881                       # Number of branches committed
system.cpu1.commit.bw_lim_events               526487                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2597517                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245330                       # Number of instructions committed
system.cpu1.commit.committedOps              19754729                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115322375                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171300                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823811                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107163362     92.93%     92.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4047893      3.51%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1390744      1.21%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1271246      1.10%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       292098      0.25%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102016      0.09%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478461      0.41%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        50068      0.04%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       526487      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115322375                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227503                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554059                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320431                       # Number of loads committed
system.cpu1.commit.membars                    1018448                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018448      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646857     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829619     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259667      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19754729                       # Class of committed instruction
system.cpu1.commit.refs                       7089298                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245330                       # Number of Instructions Simulated
system.cpu1.committedOps                     19754729                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.039140                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.039140                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            102290903                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               107311                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2823483                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23397468                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3654897                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8404146                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                290937                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               260889                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1198354                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5546694                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3335617                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111796887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36910                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23925660                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 784544                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047724                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3650044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3093927                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205856                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115839237                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.210948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.642399                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100907068     87.11%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8900636      7.68%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3547687      3.06%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1779197      1.54%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  432841      0.37%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260410      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10879      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     387      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115839237                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         386001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              312086                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4782920                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185602                       # Inst execution rate
system.cpu1.iew.exec_refs                     7771396                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1848762                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86626327                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5997352                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510038                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           247472                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1916828                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22344730                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5922634                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           304459                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21571606                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429202                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1893969                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                290937                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2902348                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          136660                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4142                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1287                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       676921                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       147961                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           461                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94190                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        217896                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12308591                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21300219                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.847184                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10427637                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183267                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21307993                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26885748                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14294282                       # number of integer regfile writes
system.cpu1.ipc                              0.165586                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165586                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018663      4.66%      4.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12990089     59.38%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6512777     29.77%     93.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1354391      6.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21876065                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     612828                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028014                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 135807     22.16%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420370     68.60%     90.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                56649      9.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21470216                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160240354                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21300207                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24935039                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20816098                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21876065                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528632                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2590000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36185                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1106471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115839237                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647894                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102583966     88.56%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8483272      7.32%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2733652      2.36%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             930453      0.80%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             738163      0.64%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             134052      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             166266      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              41682      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27731      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115839237                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188221                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3242953                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          318474                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5997352                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1916828                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu1.numCycles                       116225238                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   952775173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               93215811                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166417                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3413715                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4220515                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                678942                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6210                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28715827                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22968166                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15386295                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8767813                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5095270                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                290937                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9321879                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2219878                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28715815                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22282                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               790                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6684781                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   137147055                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45222620                       # The number of ROB writes
system.cpu1.timesIdled                           4689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.705450                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2491173                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3426391                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           391856                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4738229                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98222                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141167                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           42945                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5203882                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2550                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509165                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           245549                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647089                       # Number of branches committed
system.cpu2.commit.bw_lim_events               475206                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3678224                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504666                       # Number of instructions committed
system.cpu2.commit.committedOps              17014031                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112966668                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150611                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.783148                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106096319     93.92%     93.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3361887      2.98%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1126959      1.00%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1099703      0.97%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       254335      0.23%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        75414      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       434856      0.38%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        41989      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       475206      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112966668                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174047                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892459                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697119                       # Number of loads committed
system.cpu2.commit.membars                    1018414                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018414      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796239     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206284     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992956      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014031                       # Class of committed instruction
system.cpu2.commit.refs                       6199252                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504666                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014031                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.892074                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.892074                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101688988                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               148977                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2300275                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21868945                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2979942                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7567164                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                245866                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               264164                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1095070                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5203882                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2840120                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110054561                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                17450                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23810301                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 784346                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045748                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3130295                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2589395                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.209319                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113577030                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.216226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.679942                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99204511     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8299735      7.31%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3554633      3.13%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1560871      1.37%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  418536      0.37%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  440279      0.39%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   98247      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      85      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113577030                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         174344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              265157                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4109867                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164526                       # Inst execution rate
system.cpu2.iew.exec_refs                     6706397                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525527                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87738754                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5661505                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            611768                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           263403                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1722203                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20685907                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5180870                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           190986                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18715039                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                517389                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1752746                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                245866                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2772397                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18047                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           96444                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3073                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       964386                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       220070                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           195                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       101268                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        163889                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10862744                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18522282                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861477                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9358003                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.162831                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18527316                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23196333                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12483749                       # number of integer regfile writes
system.cpu2.ipc                              0.145094                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145094                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018618      5.39%      5.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11135157     58.90%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5730965     30.31%     94.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021144      5.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18906025                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     589501                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031181                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 129744     22.01%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408844     69.35%     91.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50911      8.64%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18476894                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152020355                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18522270                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24357910                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18843861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18906025                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1842046                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3671875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41800                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        313859                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2160494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113577030                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166460                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.618504                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102282260     90.06%     90.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7207570      6.35%     96.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2263882      1.99%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             756083      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             716551      0.63%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             141684      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             153838      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              36506      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18656      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113577030                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166205                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3652872                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          432666                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5661505                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1722203                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu2.numCycles                       113751374                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   955249036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93471436                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441616                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2859192                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3527953                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                798102                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2981                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26359468                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21352422                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14426622                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7829189                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4750483                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                245866                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8476707                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2985006                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26359456                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25879                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               762                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6141946                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           760                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133182716                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41995173                       # The number of ROB writes
system.cpu2.timesIdled                           2149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.407943                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3412896                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3949748                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           893225                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5700928                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112142                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         205696                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93554                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6522619                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1268                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509152                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           473462                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470603                       # Number of branches committed
system.cpu3.commit.bw_lim_events               403804                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10485045                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860614                       # Number of instructions committed
system.cpu3.commit.committedOps              16369952                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105236313                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155554                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786808                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98494663     93.59%     93.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3356600      3.19%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1147922      1.09%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       994547      0.95%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       248089      0.24%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73731      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       476275      0.45%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        40682      0.04%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       403804      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105236313                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151199                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254820                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568682                       # Number of loads committed
system.cpu3.commit.membars                    1018376                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018376      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353802     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077834     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919802      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369952                       # Class of committed instruction
system.cpu3.commit.refs                       5997648                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860614                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369952                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.747263                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.747263                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             89677093                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               423322                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3015721                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              29069993                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5116363                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10390783                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                473779                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               564057                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1231641                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6522619                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4590352                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    100828769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               163848                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      32679766                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1787084                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.060950                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5167347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3525038                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.305373                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         106889659                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.318078                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.842724                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                87987114     82.32%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10339162      9.67%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4990824      4.67%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2033396      1.90%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  468131      0.44%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  720863      0.67%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  349932      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     109      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           106889659                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         126073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              490721                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4533188                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.181695                       # Inst execution rate
system.cpu3.iew.exec_refs                     6484311                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1443132                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               75357959                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7511532                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            987681                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           109001                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2415937                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26849989                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5041179                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           319703                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19444257                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                590767                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1867734                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                473779                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3008345                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15964                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           79449                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2059                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          126                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2942850                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       986971                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           148                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        45557                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        445164                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11502393                       # num instructions consuming a value
system.cpu3.iew.wb_count                     19271847                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832555                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9576376                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.180084                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      19276852                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                24111528                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12886587                       # number of integer regfile writes
system.cpu3.ipc                              0.148208                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.148208                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018595      5.15%      5.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             12219897     61.83%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5587883     28.27%     95.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937444      4.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19763960                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     581078                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029401                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 127833     22.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                405715     69.82%     91.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47528      8.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              19326429                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147057528                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     19271835                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         37330130                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23888418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19763960                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2961571                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10480036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            58897                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1433413                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7501035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    106889659                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.184901                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.641572                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           94822593     88.71%     88.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7944034      7.43%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2222719      2.08%     98.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             839696      0.79%     99.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             735349      0.69%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116150      0.11%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             151022      0.14%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              37646      0.04%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20450      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      106889659                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.184683                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5483832                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          804660                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7511532                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2415937                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       107015732                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   961985163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               81293252                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036797                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2705410                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6062510                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                840949                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1485                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             33614981                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              27578480                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18820292                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10324207                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4971819                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                473779                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8708627                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7783495                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        33614969                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27284                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5663032                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131686206                       # The number of ROB reads
system.cpu3.rob.rob_writes                   55364406                       # The number of ROB writes
system.cpu3.timesIdled                           1677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1824155                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               346386                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2366219                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4075                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                678161                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3245677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6441622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        78960                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32869213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2836945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65895299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2915905                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1808748                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1608004                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1587845                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              979                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            515                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1435135                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1435109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1808748                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           393                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9685476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9685476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    310519104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               310519104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1372                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3245770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3245770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3245770                       # Request fanout histogram
system.membus.respLayer1.occupancy        17074243089                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13665996641                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3758153988.188976                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22411346159.349876                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        58500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 218460971000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57218036500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 477285556500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2836618                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2836618                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2836618                       # number of overall hits
system.cpu2.icache.overall_hits::total        2836618                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3502                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3502                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3502                       # number of overall misses
system.cpu2.icache.overall_misses::total         3502                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    189388000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    189388000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    189388000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    189388000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2840120                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2840120                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2840120                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2840120                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001233                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001233                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001233                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001233                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 54079.954312                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54079.954312                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 54079.954312                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54079.954312                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    41.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2969                       # number of writebacks
system.cpu2.icache.writebacks::total             2969                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          501                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          501                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          501                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          501                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3001                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3001                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3001                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3001                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    165810500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    165810500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    165810500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    165810500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001057                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001057                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001057                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001057                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 55251.749417                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55251.749417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 55251.749417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55251.749417                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2969                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2836618                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2836618                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3502                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3502                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    189388000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    189388000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2840120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2840120                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001233                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001233                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 54079.954312                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54079.954312                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          501                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          501                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3001                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3001                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    165810500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    165810500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001057                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001057                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 55251.749417                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55251.749417                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979171                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2704661                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2969                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           910.966992                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        342427000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979171                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999349                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5683241                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5683241                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4612059                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4612059                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4612059                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4612059                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1379042                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1379042                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1379042                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1379042                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 181679584993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 181679584993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 181679584993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 181679584993                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5991101                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5991101                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5991101                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5991101                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.230182                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.230182                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.230182                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.230182                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 131743.329785                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 131743.329785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 131743.329785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 131743.329785                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1407733                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       121703                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17791                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1643                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.126131                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.073646                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550250                       # number of writebacks
system.cpu2.dcache.writebacks::total           550250                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1035233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1035233                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1035233                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1035233                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343809                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39047881252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39047881252                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39047881252                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39047881252                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057387                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057387                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057387                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057387                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113574.342882                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113574.342882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113574.342882                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113574.342882                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550250                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4168092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4168092                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       830445                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       830445                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  89877375500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  89877375500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4998537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4998537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166138                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108227.968740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108227.968740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       662006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       662006                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168439                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168439                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17730208500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17730208500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033698                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033698                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105261.895998                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105261.895998                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       443967                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        443967                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       548597                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       548597                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  91802209493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  91802209493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.552707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.552707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 167339.977238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 167339.977238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       373227                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       373227                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175370                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175370                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21317672752                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21317672752                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176684                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176684                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121558.263968                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121558.263968                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5121000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5121000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.350195                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.350195                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        28450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        28450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.085603                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.085603                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6420.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6420.454545                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1276500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1276500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470270                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470270                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7336.206897                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7336.206897                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1139500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1139500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454054                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454054                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6782.738095                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6782.738095                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       337500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       337500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       306500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284091                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284091                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225074                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20758902000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20758902000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509165                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509165                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442045                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442045                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92231.452767                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92231.452767                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225074                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20533828000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20533828000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442045                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442045                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91231.452767                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91231.452767                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.880745                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5464077                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568697                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.608064                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        342438500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.880745                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.871273                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.871273                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13571024                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13571024                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4039043491.596639                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23133548125.525208                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     97.48%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 218460933500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53857417500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 480646175500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4587724                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4587724                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4587724                       # number of overall hits
system.cpu3.icache.overall_hits::total        4587724                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2628                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2628                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2628                       # number of overall misses
system.cpu3.icache.overall_misses::total         2628                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    141432000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    141432000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    141432000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    141432000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4590352                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4590352                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4590352                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4590352                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000573                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000573                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000573                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000573                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53817.351598                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53817.351598                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53817.351598                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53817.351598                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.428571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2262                       # number of writebacks
system.cpu3.icache.writebacks::total             2262                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          334                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          334                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2294                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2294                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2294                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2294                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    121389000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    121389000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    121389000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    121389000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000500                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000500                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000500                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000500                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52915.867480                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52915.867480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52915.867480                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52915.867480                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2262                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4587724                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4587724                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2628                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2628                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    141432000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    141432000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4590352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4590352                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000573                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000573                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53817.351598                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53817.351598                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          334                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2294                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2294                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    121389000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    121389000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000500                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000500                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52915.867480                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52915.867480                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978914                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            4559168                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2262                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2015.547303                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        349625000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978914                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999341                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999341                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          9182998                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         9182998                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4479981                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4479981                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4479981                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4479981                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1329858                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1329858                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1329858                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1329858                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 180206278159                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180206278159                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 180206278159                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180206278159                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5809839                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5809839                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5809839                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5809839                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.228898                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.228898                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.228898                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.228898                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135507.909987                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135507.909987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135507.909987                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135507.909987                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1339026                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       145526                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15913                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1697                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    84.146673                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.754862                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513417                       # number of writebacks
system.cpu3.dcache.writebacks::total           513417                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1007319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1007319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1007319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1007319                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322539                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322539                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36792103414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36792103414                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36792103414                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36792103414                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055516                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055516                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055516                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055516                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114070.247052                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114070.247052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114070.247052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114070.247052                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513417                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4079572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4079572                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       810864                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       810864                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86208237500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86208237500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4890436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4890436                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.165806                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.165806                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 106316.518553                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106316.518553                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       647974                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       647974                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       162890                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       162890                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17208847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17208847000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033308                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105647.044017                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105647.044017                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       400409                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        400409                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       518994                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       518994                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93998040659                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93998040659                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.564490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.564490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 181115.852320                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 181115.852320                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       359345                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       359345                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159649                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159649                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19583256414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19583256414                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173644                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122664.447720                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122664.447720                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          186                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4696500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4696500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.352941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.352941                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        25250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        25250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          136                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.094877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         6040                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6040                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1381000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1381000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.457672                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.457672                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7982.658960                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7982.658960                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1233000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1233000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.452381                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7210.526316                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7210.526316                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       252500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       252500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       229500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       229500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305337                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305337                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203815                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203815                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18857045500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18857045500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509152                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400303                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400303                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92520.400854                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92520.400854                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203814                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203814                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18653230500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18653230500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400301                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400301                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91520.849893                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91520.849893                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.910304                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5309570                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526151                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.091343                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        349636500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.910304                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.872197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13165970                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13165970                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    504408090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   759229639.000507                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       529000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2269876000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   528955104000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5548489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94006052                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94006052                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94006052                       # number of overall hits
system.cpu0.icache.overall_hits::total       94006052                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17881523                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17881523                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17881523                       # number of overall misses
system.cpu0.icache.overall_misses::total     17881523                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233934990499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233934990499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233934990499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233934990499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    111887575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    111887575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    111887575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    111887575                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159817                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159817                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159817                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159817                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13082.498090                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13082.498090                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13082.498090                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13082.498090                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1756                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.583333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16866140                       # number of writebacks
system.cpu0.icache.writebacks::total         16866140                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1015349                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1015349                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1015349                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1015349                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16866174                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16866174                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16866174                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16866174                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207083851500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207083851500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207083851500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207083851500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150742                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150742                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150742                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150742                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.057341                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.057341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.057341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.057341                       # average overall mshr miss latency
system.cpu0.icache.replacements              16866140                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94006052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94006052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17881523                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17881523                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233934990499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233934990499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    111887575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    111887575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13082.498090                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13082.498090                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1015349                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1015349                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16866174                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16866174                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207083851500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207083851500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150742                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150742                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.057341                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.057341                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          110872025                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16866140                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.573645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        240641322                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       240641322                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226663583                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226663583                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226663583                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226663583                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19318961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19318961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19318961                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19318961                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 523584441340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 523584441340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 523584441340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 523584441340                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    245982544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    245982544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    245982544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    245982544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.078538                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.078538                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.078538                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.078538                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27102.101471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27102.101471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27102.101471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27102.101471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4186737                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       152993                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            86840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2028                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.212080                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.440335                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14404335                       # number of writebacks
system.cpu0.dcache.writebacks::total         14404335                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5084975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5084975                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5084975                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5084975                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14233986                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14233986                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14233986                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14233986                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 240960510975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 240960510975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 240960510975                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 240960510975                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057866                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057866                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16928.533650                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16928.533650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16928.533650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16928.533650                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14404335                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160583389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160583389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15585672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15585672                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 346818035500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 346818035500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176169061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176169061                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.088470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22252.363292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22252.363292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3410845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3410845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12174827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12174827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 186528699000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 186528699000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069109                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069109                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15320.850062                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15320.850062                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66080194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66080194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3733289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3733289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 176766405840                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 176766405840                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813483                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053475                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053475                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47348.706687                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47348.706687                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1674130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1674130                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2059159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2059159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  54431811975                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  54431811975                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26434.001442                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26434.001442                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8577000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8577000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412015                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9847.301952                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9847.301952                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          845                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          845                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012299                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012299                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1828                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1828                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          185                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1209000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1209000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2013                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.091903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.091903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6535.135135                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6535.135135                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          184                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          184                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1025000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091406                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091406                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5570.652174                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5570.652174                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317868                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191535                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191535                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17200358500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17200358500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509403                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375999                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375999                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89802.691414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89802.691414                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191535                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191535                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17008823500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17008823500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375999                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375999                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88802.691414                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88802.691414                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880779                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241409764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14425238                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.735236                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880779                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996274                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507417418                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507417418                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16824740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13605766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               73230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               64138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               71684                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30645602                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16824740                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13605766                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3389                       # number of overall hits
system.l2.overall_hits::.cpu1.data              73230                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1515                       # number of overall hits
system.l2.overall_hits::.cpu2.data              64138                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1140                       # number of overall hits
system.l2.overall_hits::.cpu3.data              71684                       # number of overall hits
system.l2.overall_hits::total                30645602                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            797334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3213                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            489295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1486                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            486157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            441988                       # number of demand (read+write) misses
system.l2.demand_misses::total                2262060                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41433                       # number of overall misses
system.l2.overall_misses::.cpu0.data           797334                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3213                       # number of overall misses
system.l2.overall_misses::.cpu1.data           489295                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1486                       # number of overall misses
system.l2.overall_misses::.cpu2.data           486157                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1154                       # number of overall misses
system.l2.overall_misses::.cpu3.data           441988                       # number of overall misses
system.l2.overall_misses::total               2262060                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3552043496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  86892691119                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    312660497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58451486131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    143311497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57627007140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    104212997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53518946674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     260602359551                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3552043496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  86892691119                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    312660497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58451486131                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    143311497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57627007140                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    104212997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53518946674                       # number of overall miss cycles
system.l2.overall_miss_latency::total    260602359551                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16866173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14403100                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          550295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32907662                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16866173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14403100                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         550295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32907662                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.486671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.869819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.495168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.883448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.503051                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.860448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.486671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.869819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.495168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.883448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.503051                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.860448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85729.816716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108979.036538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97311.079054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119460.624227                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96441.115074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118535.796337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90305.889948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121086.877187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115205.767995                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85729.816716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108979.036538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97311.079054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119460.624227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96441.115074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118535.796337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90305.889948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121086.877187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115205.767995                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             181729                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6033                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.122493                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    806770                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1608004                       # number of writebacks
system.l2.writebacks::total                   1608004                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25076                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30857                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25076                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30857                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        41415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       772258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       484610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       440448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2231203                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        41415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       772258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       484610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       440448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1033639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3264842                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3137206996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77420564188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    264440498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53428766658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    111492497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52651926163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79431497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48988155198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 236081983695                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3137206996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77420564188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    264440498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53428766658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    111492497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52651926163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79431497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48988155198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  92233869502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 328315853197                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.442290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.866543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.396201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.880637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.397123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.857450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.442290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.866543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.396201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.880637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.397123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.857450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75750.500930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100252.200933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90561.814384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109608.262266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93769.972246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108648.038965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87191.544457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111223.470644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105809.280328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75750.500930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100252.200933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90561.814384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109608.262266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93769.972246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108648.038965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87191.544457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111223.470644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89232.187932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100561.023534                       # average overall mshr miss latency
system.l2.replacements                        6077497                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3588759                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3588759                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3588759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3588759                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29192978                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29192978                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29192978                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29192978                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1033639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1033639                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  92233869502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  92233869502                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89232.187932                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89232.187932                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   81                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1355000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1355000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.088235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.222222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.537143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16524.390244                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14414.893617                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1650500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1892500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.976190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.088235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.222222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.537143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.048780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20132.978723                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.266667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.425000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.452381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.381295                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1552.631579                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   556.603774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       339000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       385500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1069999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.266667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.425000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.452381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.381295                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19888.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19941.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20289.473684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20188.660377                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1798888                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            29582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            36157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1895860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         433977                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         348543                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         352855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         315256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1450631                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  48402563833                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40733544371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40682042376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37082200907                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  166900351487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2232865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       351413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3346491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.194359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.922649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.897110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111532.555488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116868.060386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115293.937668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117625.678518                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115053.622518                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12987                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          993                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          846                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          941                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            15767                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       420990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       347550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       352009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       314315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1434864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  43196209367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37171950886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37086051894                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33855226922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 151309439069                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.188543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.915145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.920437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.894432                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.428767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102606.259928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106954.253736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105355.408225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107711.139850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105452.111886                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16824740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16830784                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3552043496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    312660497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    143311497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    104212997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4112228487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16866173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16878070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.486671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.495168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.503051                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85729.816716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97311.079054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96441.115074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90305.889948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86965.031658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          293                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          297                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          243                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        41415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2920                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        46435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3137206996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    264440498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    111492497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79431497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3592571488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.442290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.396201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.397123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75750.500930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90561.814384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93769.972246                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87191.544457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77367.750361                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11806878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        41997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        34556                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        35527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11918958                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       363357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       133302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       126732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          764143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38490127286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17717941760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16944964764                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16436745767                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89589779577                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12170235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12683101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.770193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.794136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.781048                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105929.230168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125880.568376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 127117.108250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129696.886082                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117242.164853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          850                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          701                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          599                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       351268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       132601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       126133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       749904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34224354821                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16256815772                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15565874269                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15132928276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81179973138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.765542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.789959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.777356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97430.892712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116201.453675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117388.815084                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 119975.964070                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108253.820673                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          222                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               238                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             460                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4957496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       181998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        25999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       239997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5405490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          595                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           35                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           698                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.626891                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.828571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.659026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13290.873995                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5352.882353                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data   896.517241                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9999.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11751.065217                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          313                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          393                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6214492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       642991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       577991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       428498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7863972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.526050                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.815789                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.563037                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19854.607029                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20741.645161                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20642.535714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20404.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20010.106870                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    66671517                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6077802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.969676                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.877853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.665334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.579378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.934551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.939409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.856911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.129045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.314516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 531601162                       # Number of tag accesses
system.l2.tags.data_accesses                531601162                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2650496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49441856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        186880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31198272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         76096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31016128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28189568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     64789248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          207606848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2650496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       186880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        76096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2971776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102912256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102912256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          41414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         772529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         484627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         440462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1012332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3243857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1608004                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1608004                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4958799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         92500512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           349633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58368685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           142368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58027913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           109081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52739717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    121213868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             388410575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4958799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       349633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       142368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       109081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5559880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192538006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192538006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192538006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4958799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        92500512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          349633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58368685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          142368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58027913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          109081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52739717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    121213868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            580948581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1580270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     41414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    733875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    481548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    478167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    434032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1010670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002616022250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6184928                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1488558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3243857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1608004                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3243857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1608004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            159937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            154132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            148829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            452822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            242078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            215818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            187845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            211958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           161663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           211444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           191048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           144026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           104934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95497                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 143642539226                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15923630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            203356151726                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45103.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63853.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1904923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  978125                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3243857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1608004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  757220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  705162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  497652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  292432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  152292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  120195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  106728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   79902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  68243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  74834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  41207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  22160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  10814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 100707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1881914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.046427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.962721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.460034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1205209     64.04%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       388790     20.66%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        89595      4.76%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47361      2.52%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31143      1.65%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21778      1.16%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15574      0.83%     95.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11199      0.60%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71265      3.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1881914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.724454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.906756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97311     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87927     90.35%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1011      1.04%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5260      5.41%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1876      1.93%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              705      0.72%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              294      0.30%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              126      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               29      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              203822464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3784384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101135616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               207606848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102912256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       381.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    388.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  534503497000                       # Total gap between requests
system.mem_ctrls.avgGap                     110164.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2650496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46968000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       186880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30819072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        76096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30602688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27778048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     64682880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101135616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4958799.219895982184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87872187.605668708682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 349632.822767573001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57659241.965095631778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 142367.611736522027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57254410.261747293174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 109080.651212759942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51969805.935429878533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 121014864.721405148506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189214099.445726245642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        41414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       772529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487473                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       484627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       440462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1012332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1608004                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1420523707                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45543389759                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    141240578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33073334810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     61383533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32427318674                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41128770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30634708324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  60013123571                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12833958975059                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34300.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58953.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48370.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67846.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     51626.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66911.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45146.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69551.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59282.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7981297.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6849094980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3640365135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10383944760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4305816180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42193192080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92084755140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127704323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       287161491315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.248945                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330809960746                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17848220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 185845412254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6587828100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3501498495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12354998880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3943057500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42193192080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     150689448780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      78353002080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       297623025915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.821376                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 201906840238                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17848220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 314748532762                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3606482553.030303                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21984852641.788090                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          129     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        56500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 218460905500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58447896000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 476055697000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3327635                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3327635                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3327635                       # number of overall hits
system.cpu1.icache.overall_hits::total        3327635                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         7982                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7982                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         7982                       # number of overall misses
system.cpu1.icache.overall_misses::total         7982                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    426411498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    426411498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    426411498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    426411498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3335617                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3335617                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3335617                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3335617                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002393                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002393                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002393                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002393                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53421.635931                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53421.635931                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53421.635931                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53421.635931                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.538462                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6570                       # number of writebacks
system.cpu1.icache.writebacks::total             6570                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1380                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1380                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1380                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1380                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6602                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6602                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6602                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6602                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    361597498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    361597498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    361597498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    361597498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001979                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001979                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001979                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001979                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54770.902454                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54770.902454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54770.902454                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54770.902454                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6570                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3327635                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3327635                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         7982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7982                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    426411498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    426411498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3335617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3335617                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002393                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002393                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53421.635931                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53421.635931                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1380                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1380                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6602                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6602                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    361597498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    361597498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001979                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54770.902454                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54770.902454                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979431                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3271729                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6570                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           497.980061                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335357000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979431                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6677836                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6677836                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5457581                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5457581                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5457581                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5457581                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1486405                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1486405                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1486405                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1486405                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 192410686636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192410686636                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 192410686636                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192410686636                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6943986                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6943986                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6943986                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6943986                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214056                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214056                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214056                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214056                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129447.012514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129447.012514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129447.012514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129447.012514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1495238                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       121235                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20150                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1620                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.205360                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.836420                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562352                       # number of writebacks
system.cpu1.dcache.writebacks::total           562352                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1119933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1119933                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1119933                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1119933                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366472                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366472                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366472                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  41001876619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  41001876619                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  41001876619                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  41001876619                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052775                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052775                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052775                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052775                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111882.699412                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111882.699412                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111882.699412                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111882.699412                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4791707                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4791707                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       893016                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       893016                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  91614338000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  91614338000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5684723                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5684723                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102589.805782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102589.805782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       709682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       709682                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18613688000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18613688000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032250                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032250                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101528.838077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101528.838077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       665874                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        665874                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       593389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       593389                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 100796348636                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100796348636                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259263                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259263                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471219                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471219                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169865.549641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169865.549641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       410251                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       410251                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22388188619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22388188619                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 122247.641773                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 122247.641773                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6325000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6325000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.416357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.416357                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28236.607143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28236.607143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.148699                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.148699                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7731.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7731.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       977500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       977500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.448468                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.448468                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6071.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6071.428571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       845500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       845500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.417827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.417827                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5636.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5636.666667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       171500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       171500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       153500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       153500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291872                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291872                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217316                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19772403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19772403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509188                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426789                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90984.570855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90984.570855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217316                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19555087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19555087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426789                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89984.570855                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89984.570855                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.970722                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6332403                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583586                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.850848                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335368500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.970722                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936585                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936585                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15491758                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15491758                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534503593000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29563672                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5196763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29319502                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4469493                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1841857                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1059                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           601                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1660                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3417413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3417413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16878070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12685605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          698                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          698                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50598485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43233867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        19774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1708986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         8971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1669750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1553769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98800452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158867968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1843675328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       843008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71991424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       382080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70434304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       291584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65733312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4212219008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7994198                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107616128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         40904581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.328097                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               37687222     92.13%     92.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3023687      7.39%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55673      0.14%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 105362      0.26%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32630      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           40904581                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65857628038                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853932081                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4655611                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         790078168                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3567180                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21639106831                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25299887733                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         876326476                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10061594                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               607848795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752096                       # Number of bytes of host memory used
host_op_rate                                   307607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2522.76                       # Real time elapsed on the host
host_tick_rate                               29073344                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771542803                       # Number of instructions simulated
sim_ops                                     776019089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073345                       # Number of seconds simulated
sim_ticks                                 73345202000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.146290                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8014121                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9196170                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           589180                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11465307                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            869778                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         886463                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16685                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15740823                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7290                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8789                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           512500                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11459417                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2424119                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1420929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12564865                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46445121                       # Number of instructions committed
system.cpu0.commit.committedOps              47146372                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    137315354                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.343344                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.252968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    120402017     87.68%     87.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7464671      5.44%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3707643      2.70%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1710695      1.25%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       858818      0.63%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       298829      0.22%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       327973      0.24%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       120589      0.09%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2424119      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    137315354                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1398177                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44400734                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10657012                       # Number of loads committed
system.cpu0.commit.membars                    1053808                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1054467      2.24%      2.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33850125     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10665409     22.62%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1481099      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47146372                       # Class of committed instruction
system.cpu0.commit.refs                      12146966                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46445121                       # Number of Instructions Simulated
system.cpu0.committedOps                     47146372                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.135120                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.135120                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             99464940                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77332                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7491638                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              61656909                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11977171                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26115681                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                513576                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               139516                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1154963                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15740823                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10194538                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    122576049                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               171399                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64692888                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1180512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108102                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16059819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8883899                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.444286                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         139226331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.470410                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                97003512     69.67%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25389268     18.24%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13424496      9.64%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2162005      1.55%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  310954      0.22%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  502952      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   27130      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  400251      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5763      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           139226331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1776                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1206                       # number of floating regfile writes
system.cpu0.idleCycles                        6384708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              544787                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13424941                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.386555                       # Inst execution rate
system.cpu0.iew.exec_refs                    14752617                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1737390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6641619                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13628457                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            414410                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           219029                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1899417                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59656619                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13015227                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           489978                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56286740                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 72887                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11644118                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                513576                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11778692                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       117916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66079                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4124                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2971445                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       409463                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           505                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       273665                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        271122                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42208144                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55472647                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748709                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31601609                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.380965                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55577700                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72686366                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40631029                       # number of integer regfile writes
system.cpu0.ipc                              0.318967                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.318967                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1055191      1.86%      1.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40675453     71.64%     73.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29967      0.05%     73.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67292      0.12%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 65      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                713      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13209523     23.27%     96.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1737311      3.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            531      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56776717                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2057                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4037                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1916                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2357                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     270488                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004764                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 201002     74.31%     74.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.02%     74.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     93      0.03%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 52633     19.46%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16635      6.15%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               61      0.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              55989957                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         253072096                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55470731                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72164968                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58122761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56776717                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533858                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12510250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            25879                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        112929                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5400938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    139226331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.948075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          106757268     76.68%     76.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19112686     13.73%     90.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8320946      5.98%     96.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1904907      1.37%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1655840      1.19%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             540302      0.39%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             671073      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             150362      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112947      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      139226331                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389920                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           600501                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          137529                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13628457                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1899417                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2934                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       145611039                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1079480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20131884                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34212190                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                332934                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12691287                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8239895                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                51041                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79140725                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              60760184                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44495699                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26364300                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1317082                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                513576                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10547828                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10283514                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2016                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79138709                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      68977456                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            407824                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3352423                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        407732                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   194593697                       # The number of ROB reads
system.cpu0.rob.rob_writes                  121366777                       # The number of ROB writes
system.cpu0.timesIdled                         209163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  724                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.412228                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7742415                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8563460                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           547533                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10881335                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            707557                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         711979                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4422                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14825728                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1829                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1063                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           545753                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9921962                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1993465                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1257751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14470431                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            38968045                       # Number of instructions committed
system.cpu1.commit.committedOps              39595988                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109557965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361416                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.271101                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95031279     86.74%     86.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6507888      5.94%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3195648      2.92%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1591675      1.45%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       671767      0.61%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       214488      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247734      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       104021      0.09%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1993465      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109557965                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              988772                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37085510                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8868931                       # Number of loads committed
system.cpu1.commit.membars                     941873                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       941873      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29034477     73.33%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             62      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8869994     22.40%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749486      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39595988                       # Class of committed instruction
system.cpu1.commit.refs                       9619480                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   38968045                       # Number of Instructions Simulated
system.cpu1.committedOps                     39595988                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.876213                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.876213                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79163670                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1892                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7132530                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56151343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6745511                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24224277                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                546291                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3738                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1009566                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14825728                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9261403                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101562987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95050                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      59743858                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1096142                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132278                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9578257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8449972                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.533045                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111689315                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.541786                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                72926411     65.29%     65.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22747854     20.37%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12955976     11.60%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2018304      1.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  172151      0.15%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  485943      0.44%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     456      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  381798      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     422      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111689315                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         391086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              588940                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12149693                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443998                       # Inst execution rate
system.cpu1.iew.exec_refs                    12266607                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800046                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6687216                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12382066                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            372224                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           177415                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              937093                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           53993650                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11466561                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           506597                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49763494                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 83842                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8587291                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                546291                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8720902                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43800                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             414                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3513135                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186544                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            34                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       326263                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        262677                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38359548                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49051010                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742027                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28463807                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.437641                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49179034                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64450733                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36309251                       # number of integer regfile writes
system.cpu1.ipc                              0.347679                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.347679                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           942390      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             36886435     73.38%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  76      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11639600     23.15%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801494      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50270091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     218699                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004350                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 198641     90.83%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20045      9.17%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   13      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49546400                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         212480812                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49051010                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68391340                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52567621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50270091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1426029                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14397662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168278                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6444415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111689315                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.450089                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998059                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83800846     75.03%     75.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15463964     13.85%     88.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7816624      7.00%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1811784      1.62%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1405691      1.26%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             536844      0.48%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             637389      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123175      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              92998      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111689315                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.448518                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           563701                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          108909                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12382066                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             937093                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    517                       # number of misc regfile reads
system.cpu1.numCycles                       112080401                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    34474950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17533876                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28791494                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                340571                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7336128                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5130117                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                51047                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72250063                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55153815                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40749403                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24417451                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1189040                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                546291                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7242999                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11957909                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72250063                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54612570                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374054                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2573705                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374049                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   161628137                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110313941                       # The number of ROB writes
system.cpu1.timesIdled                           4546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.614376                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8016015                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8655260                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           556685                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         10895688                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            549972                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         554845                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4873                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14610058                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1060                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           551607                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9369172                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1819312                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1124905                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15305439                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36825326                       # Number of instructions committed
system.cpu2.commit.committedOps              37386879                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     97918914                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.381815                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.288500                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83800701     85.58%     85.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6533863      6.67%     92.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3039193      3.10%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1604882      1.64%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       610094      0.62%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       210486      0.21%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       189999      0.19%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       110384      0.11%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1819312      1.86%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     97918914                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              773790                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34982829                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8234419                       # Number of loads committed
system.cpu2.commit.membars                     842322                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       842322      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27597166     73.82%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             64      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8235479     22.03%     98.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        711752      1.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37386879                       # Class of committed instruction
system.cpu2.commit.refs                       8947231                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36825326                       # Number of Instructions Simulated
system.cpu2.committedOps                     37386879                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.731646                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.731646                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             67211821                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5196                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7333474                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54866274                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6780472                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24678706                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                552082                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 5092                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               936211                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14610058                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8917011                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90371883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                98828                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58618866                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1114320                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.145238                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9230237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8565987                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.582729                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         100159292                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.593321                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.943587                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62141154     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22237296     22.20%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12838640     12.82%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1899846      1.90%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  168604      0.17%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  475014      0.47%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   28613      0.03%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  369662      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     463      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           100159292                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         434463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              597682                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11710604                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.478539                       # Inst execution rate
system.cpu2.iew.exec_refs                    11663227                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    764356                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6804454                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11823237                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            356664                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           199500                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              911702                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52643970                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10898871                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           501209                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48138078                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                107142                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5821520                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                552082                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5985794                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             323                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3588818                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       198890                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       310152                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        287530                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36865549                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47455044                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.743053                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27393046                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.471749                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47581673                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                62586798                       # number of integer regfile reads
system.cpu2.int_regfile_writes               35106461                       # number of integer regfile writes
system.cpu2.ipc                              0.366080                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.366080                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           842785      1.73%      1.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35968890     73.95%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  78      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11062245     22.74%     98.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             765193      1.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48639287                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     267140                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005492                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 241193     90.29%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25912      9.70%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   35      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              48063642                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         197763929                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47455044                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67901077                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  51298399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48639287                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1345571                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15257091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58923                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        220666                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6790186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    100159292                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.485619                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.031544                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73378183     73.26%     73.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14540877     14.52%     87.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7831370      7.82%     95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1772900      1.77%     97.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1202789      1.20%     98.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             587067      0.59%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             639457      0.64%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             119455      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87194      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      100159292                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.483522                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           543563                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           96851                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11823237                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             911702                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    463                       # number of misc regfile reads
system.cpu2.numCycles                       100593755                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    45961215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15851810                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27131725                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                353763                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7320244                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3471726                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                32641                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             70855583                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53827221                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39662315                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 24845329                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1185637                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                552082                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5554923                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12530590                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        70855583                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      46034904                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            361985                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2242079                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        362009                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148789762                       # The number of ROB reads
system.cpu2.rob.rob_writes                  107677424                       # The number of ROB writes
system.cpu2.timesIdled                           4789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.306297                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7444484                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7978544                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           455955                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10153627                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            472337                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         474830                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2493                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13471885                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1669                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           997                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           454240                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9142645                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1820169                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1095224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12654867                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35878054                       # Number of instructions committed
system.cpu3.commit.committedOps              36424812                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     93731207                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.388609                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.307344                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80117355     85.48%     85.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6291319      6.71%     92.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2902061      3.10%     95.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1526811      1.63%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       577635      0.62%     97.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       203063      0.22%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       187827      0.20%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       104967      0.11%     98.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1820169      1.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     93731207                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              684579                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34045065                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7934404                       # Number of loads committed
system.cpu3.commit.membars                     820136                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       820136      2.25%      2.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        26973495     74.05%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             50      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7935401     21.79%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        695634      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36424812                       # Class of committed instruction
system.cpu3.commit.refs                       8631035                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35878054                       # Number of Instructions Simulated
system.cpu3.committedOps                     36424812                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.675828                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.675828                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65490317                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1874                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6862607                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              50923818                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6101326                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22644112                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                454673                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3657                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               879516                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13471885                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8136268                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     86698326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86929                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54024113                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 912776                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140327                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8415191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7916821                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.562731                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          95569944                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.572819                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.935573                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60591195     63.40%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20434739     21.38%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11852990     12.40%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1699429      1.78%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  170200      0.18%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  462711      0.48%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     364      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  357821      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     495      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            95569944                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         433551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              490466                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11001201                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.469884                       # Inst execution rate
system.cpu3.iew.exec_refs                    10848366                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    743000                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6480625                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             10943543                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            346698                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           159855                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              882966                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49045728                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10105366                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           408743                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45110499                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                144262                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4072677                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                454673                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4273582                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             285                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3009139                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186335                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       258535                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        231931                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35065384                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44638070                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.736206                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25815356                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.464963                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44746862                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58874403                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32928888                       # number of integer regfile writes
system.cpu3.ipc                              0.373716                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.373716                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           820560      1.80%      1.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33706454     74.05%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  53      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10248010     22.51%     98.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             744069      1.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45519242                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     318351                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006994                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 306810     96.37%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11522      3.62%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   19      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45017033                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         186974928                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44638070                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61666657                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47736464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45519242                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1309264                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12620916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48149                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        214040                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5798693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     95569944                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.476292                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.036960                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           70760573     74.04%     74.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13461833     14.09%     88.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7158518      7.49%     95.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1645466      1.72%     97.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1117948      1.17%     98.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             517774      0.54%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             698867      0.73%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             121609      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87356      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       95569944                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.474142                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           510955                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95478                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            10943543                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             882966                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    424                       # number of misc regfile reads
system.cpu3.numCycles                        96003495                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    50551604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14797786                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26382474                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                310897                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6560228                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2373572                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                14802                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66036930                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50056069                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36763982                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22870341                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1240072                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                454673                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4454773                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10381508                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66036930                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46432143                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            348662                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2056675                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        348675                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   140988988                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100042025                       # The number of ROB writes
system.cpu3.timesIdled                           4604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           599749                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               192566                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1068903                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 11                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                163416                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2863928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5634771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       372438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        94610                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3164621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2285659                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6637431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2380269                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2771902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       356067                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2415377                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2790                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2143                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86486                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2771903                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8493096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8493096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    205721088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               205721088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3811                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2863327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2863327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2863327                       # Request fanout histogram
system.membus.respLayer1.occupancy        15203730113                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7734872481                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                594                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          298                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    77343869.127517                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   174922502.534808                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          298    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        52500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    583261500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            298                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50296729000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  23048473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8911203                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8911203                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8911203                       # number of overall hits
system.cpu2.icache.overall_hits::total        8911203                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5808                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5808                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5808                       # number of overall misses
system.cpu2.icache.overall_misses::total         5808                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    376970999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    376970999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    376970999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    376970999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8917011                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8917011                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8917011                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8917011                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000651                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000651                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000651                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000651                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64905.475034                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64905.475034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64905.475034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64905.475034                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1591                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.173913                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5529                       # number of writebacks
system.cpu2.icache.writebacks::total             5529                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          279                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          279                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5529                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5529                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5529                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5529                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    357325499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    357325499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    357325499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    357325499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000620                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000620                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000620                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000620                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64627.509315                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64627.509315                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64627.509315                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64627.509315                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5529                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8911203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8911203                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5808                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5808                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    376970999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    376970999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8917011                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8917011                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000651                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000651                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64905.475034                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64905.475034                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          279                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5529                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5529                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    357325499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    357325499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64627.509315                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64627.509315                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9051690                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5561                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1627.709045                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17839551                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17839551                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8739475                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8739475                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8739475                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8739475                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2197655                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2197655                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2197655                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2197655                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170979433991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170979433991                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170979433991                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170979433991                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10937130                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10937130                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10937130                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10937130                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.200935                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.200935                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.200935                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.200935                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 77800.853178                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 77800.853178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 77800.853178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 77800.853178                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2249368                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        24333                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28374                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            320                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.275675                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.040625                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       612590                       # number of writebacks
system.cpu2.dcache.writebacks::total           612590                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1590245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1590245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1590245                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1590245                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       607410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       607410                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       607410                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       607410                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55728901497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55728901497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55728901497                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55728901497                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055537                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055537                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055537                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055537                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91748.409636                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91748.409636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91748.409636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91748.409636                       # average overall mshr miss latency
system.cpu2.dcache.replacements                612590                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8606742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8606742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1899696                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1899696                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 142221766500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142221766500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10506438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10506438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.180813                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.180813                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74865.539802                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74865.539802                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1312113                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1312113                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       587583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       587583                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  53169603500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53169603500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055926                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055926                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90488.668835                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90488.668835                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       132733                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        132733                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297959                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297959                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  28757667491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  28757667491                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.691815                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.691815                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 96515.518883                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96515.518883                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       278132                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       278132                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2559297997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2559297997                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129081.454431                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129081.454431                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       273522                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       273522                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7838                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7838                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    136342000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    136342000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       281360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       281360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.027858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027858                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17394.998724                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17394.998724                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7686                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7686                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    116382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    116382500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.027317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.027317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15142.141556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15142.141556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       280391                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       280391                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          627                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          627                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6958000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6958000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       281018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       281018                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002231                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11097.288676                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11097.288676                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          614                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          614                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6430000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6430000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002185                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002185                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10472.312704                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10472.312704                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       980500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       980500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          328                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            328                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          732                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          732                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14434000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14434000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1060                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1060                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.690566                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.690566                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19718.579235                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19718.579235                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          732                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          732                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13702000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13702000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.690566                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.690566                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18718.579235                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18718.579235                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.063110                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9912595                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           615242                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.111701                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.063110                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.970722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23616351                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23616351                       # Number of data accesses
system.cpu3.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          292                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    86793150.684932                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   179491074.395198                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          292    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        96000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    582834000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            292                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48001602000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  25343600000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8130597                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8130597                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8130597                       # number of overall hits
system.cpu3.icache.overall_hits::total        8130597                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5671                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5671                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5671                       # number of overall misses
system.cpu3.icache.overall_misses::total         5671                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    373076996                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    373076996                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    373076996                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    373076996                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8136268                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8136268                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8136268                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8136268                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000697                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000697                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000697                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000697                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65786.809381                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65786.809381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65786.809381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65786.809381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2091                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    52.275000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5447                       # number of writebacks
system.cpu3.icache.writebacks::total             5447                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          224                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5447                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5447                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5447                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5447                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    356537996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    356537996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    356537996                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    356537996                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65455.846521                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65455.846521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65455.846521                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65455.846521                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5447                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8130597                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8130597                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5671                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5671                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    373076996                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    373076996                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8136268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8136268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000697                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000697                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65786.809381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65786.809381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5447                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5447                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    356537996                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    356537996                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65455.846521                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65455.846521                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8166894                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5479                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1490.581128                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16277983                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16277983                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8066656                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8066656                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8066656                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8066656                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2154553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2154553                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2154553                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2154553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 171915394498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 171915394498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 171915394498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 171915394498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10221209                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10221209                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10221209                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10221209                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.210792                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.210792                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.210792                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.210792                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79791.675813                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79791.675813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79791.675813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79791.675813                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       948344                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20686                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10964                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            282                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.496169                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.354610                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       537046                       # number of writebacks
system.cpu3.dcache.writebacks::total           537046                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1623235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1623235                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1623235                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1623235                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       531318                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       531318                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       531318                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       531318                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48605394500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48605394500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48605394500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48605394500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.051982                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051982                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.051982                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051982                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91480.797752                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91480.797752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91480.797752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91480.797752                       # average overall mshr miss latency
system.cpu3.dcache.replacements                537046                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7939543                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7939543                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1859699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1859699                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 142406689000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 142406689000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9799242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9799242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.189780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.189780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76575.128018                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76575.128018                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1348212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1348212                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511487                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511487                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  45971580000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  45971580000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89878.296027                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89878.296027                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       127113                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        127113                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       294854                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       294854                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  29508705498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  29508705498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       421967                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       421967                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.698761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.698761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100079.040807                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100079.040807                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275023                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19831                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19831                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2633814500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2633814500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046997                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046997                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132812.994806                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132812.994806                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       265591                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       265591                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8411                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8411                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    149654500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    149654500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       274002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       274002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.030697                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.030697                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17792.711925                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17792.711925                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          184                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          184                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8227                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8227                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    124191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    124191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030025                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030025                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15095.599854                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15095.599854                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       273079                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       273079                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          532                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          532                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4376000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4376000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       273611                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       273611                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001944                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8225.563910                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8225.563910                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          516                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          516                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3931000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3931000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7618.217054                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7618.217054                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       762500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       762500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       691500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       691500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          332                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            332                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          665                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          665                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13887000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13887000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          997                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          997                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.667001                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.667001                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20882.706767                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20882.706767                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          665                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          665                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13222000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13222000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.667001                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.667001                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19882.706767                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19882.706767                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.927927                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9149826                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           539604                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.956557                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.927927                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966498                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966498                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22079215                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22079215                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11245083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9489425.598793                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       572500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43743000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72805438000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    539764000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9879390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9879390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9879390                       # number of overall hits
system.cpu0.icache.overall_hits::total        9879390                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       315147                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        315147                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       315147                       # number of overall misses
system.cpu0.icache.overall_misses::total       315147                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7617398997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7617398997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7617398997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7617398997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10194537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10194537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10194537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10194537                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030913                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030913                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030913                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030913                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24170.939266                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24170.939266                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24170.939266                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24170.939266                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4556                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       277190                       # number of writebacks
system.cpu0.icache.writebacks::total           277190                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37944                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37944                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37944                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37944                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       277203                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       277203                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       277203                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       277203                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6665000497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6665000497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6665000497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6665000497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027191                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027191                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027191                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027191                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24043.753123                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24043.753123                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24043.753123                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24043.753123                       # average overall mshr miss latency
system.cpu0.icache.replacements                277190                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9879390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9879390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       315147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       315147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7617398997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7617398997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10194537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10194537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24170.939266                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24170.939266                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37944                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37944                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       277203                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       277203                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6665000497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6665000497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027191                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24043.753123                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24043.753123                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999116                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10156792                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           277235                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.636038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999116                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20666277                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20666277                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10619224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10619224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10619224                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10619224                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2736115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2736115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2736115                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2736115                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 195188206232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 195188206232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 195188206232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 195188206232                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13355339                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13355339                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13355339                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13355339                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.204871                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.204871                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.204871                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.204871                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71337.720173                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71337.720173                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71337.720173                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71337.720173                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8450035                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5223                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           139576                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             46                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.540745                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   113.543478                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1126924                       # number of writebacks
system.cpu0.dcache.writebacks::total          1126924                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1620128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1620128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1620128                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1620128                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1115987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1115987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1115987                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1115987                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  88725635999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  88725635999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  88725635999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  88725635999                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083561                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79504.184188                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79504.184188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79504.184188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79504.184188                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1126924                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9882952                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9882952                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2348171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2348171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 162678396000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 162678396000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12231123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12231123                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.191983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.191983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69278.768880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69278.768880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1277598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1277598                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1070573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1070573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  85118048000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  85118048000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79507.000457                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79507.000457                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       736272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        736272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       387944                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       387944                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  32509810232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  32509810232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124216                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124216                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.345080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.345080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83800.265585                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83800.265585                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       342530                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       342530                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3607587999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3607587999                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040396                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79437.794491                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79437.794491                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       353100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       353100                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17924                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17924                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    236526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    236526500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       371024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       371024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048310                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13196.077884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13196.077884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5767                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12157                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    182608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    182608000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15020.811055                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15020.811055                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       355766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       355766                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21702000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21702000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       356937                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       356937                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003281                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18532.877882                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18532.877882                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20537000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20537000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003264                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17628.326180                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17628.326180                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7913                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21295500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21295500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8789                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099670                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099670                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24309.931507                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24309.931507                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20419500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20419500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099670                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099670                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23309.931507                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23309.931507                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.991054                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12468036                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1128042                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.052812                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.991054                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999720                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999720                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29312188                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29312188                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              237479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              290580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              110060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               92353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               79324                       # number of demand (read+write) hits
system.l2.demand_hits::total                   815596                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             237479                       # number of overall hits
system.l2.overall_hits::.cpu0.data             290580                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2078                       # number of overall hits
system.l2.overall_hits::.cpu1.data             110060                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1911                       # number of overall hits
system.l2.overall_hits::.cpu2.data              92353                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1811                       # number of overall hits
system.l2.overall_hits::.cpu3.data              79324                       # number of overall hits
system.l2.overall_hits::total                  815596                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            835583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            630758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            520559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            458005                       # number of demand (read+write) misses
system.l2.demand_misses::total                2495154                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39712                       # number of overall misses
system.l2.overall_misses::.cpu0.data           835583                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3283                       # number of overall misses
system.l2.overall_misses::.cpu1.data           630758                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3618                       # number of overall misses
system.l2.overall_misses::.cpu2.data           520559                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3636                       # number of overall misses
system.l2.overall_misses::.cpu3.data           458005                       # number of overall misses
system.l2.overall_misses::total               2495154                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3298264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  83251180939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287876000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64141100298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    325670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53382106837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    326263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46573998831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     251586460405                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3298264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  83251180939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287876000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64141100298                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    325670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53382106837                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    326263000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46573998831                       # number of overall miss cycles
system.l2.overall_miss_latency::total    251586460405                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          277191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1126163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          740818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          612912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          537329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310750                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         277191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1126163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         740818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         612912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         537329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310750                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.143266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.741973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.612386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.654368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.849321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.667523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.852373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.753652                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.143266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.741973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.612386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.654368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.849321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.667523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.852373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.753652                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83054.593070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99632.449366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87686.871764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101688.920787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90013.957988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102547.659030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89731.298130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101688.843639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100830.033098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83054.593070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99632.449366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87686.871764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101688.920787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90013.957988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102547.659030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89731.298130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101688.843639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100830.033098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              45229                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1928                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.459025                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    287671                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              356068                       # number of writebacks
system.l2.writebacks::total                    356068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           7177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1409                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            656                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            512                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               12244                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          7177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1409                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           656                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           512                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              12244                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       828406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       629349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       519578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       457340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2482910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       828406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       629349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       519578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       457340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       379567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2862477                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2898856501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  74566231954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    208221000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  57760729802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    249219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48122342840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    261538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41958628834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 226025767931                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2898856501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  74566231954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    208221000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  57760729802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    249219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48122342840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    261538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41958628834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  32659812042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 258685579973                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.143082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.735600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.849533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.535721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.847720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.573527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.851136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.143082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.735600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.849533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.535721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.847720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.573527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.851136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864601                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73090.857543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90011.699522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83622.891566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91778.535919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84138.757596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92618.130175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83718.950064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91744.935571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91032.606067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73090.857543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90011.699522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83622.891566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91778.535919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84138.757596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92618.130175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83718.950064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91744.935571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86044.919716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90371.234414                       # average overall mshr miss latency
system.l2.replacements                        5137127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465773                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       465773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2641871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2641871                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2641871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2641871                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       379567                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         379567                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  32659812042                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  32659812042                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86044.919716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86044.919716                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             124                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  383                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                381                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7858000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      1007500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10520000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              764                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.668329                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.303371                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.366972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.498691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 29320.895522                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 22277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 25187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 23763.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27611.548556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           381                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5388500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1090500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       822000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       382500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7683500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.668329                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.303371                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.366972                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.498691                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20106.343284                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20194.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20550                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           261                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                503                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           60                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              801                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7221500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1745500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2127500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       538500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     11633000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          760                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1304                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.656579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.642424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.583691                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.410959                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.614264                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14471.943888                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16466.981132                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15643.382353                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         8975                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14523.096130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          499                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          136                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           60                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          801                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10124000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2131000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2696500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1196500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16148000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.656579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.642424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.583691                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.410959                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.614264                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20288.577154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20103.773585                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19827.205882                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19941.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20159.800250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          29534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88008                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3333817000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2528293000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2536049500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2610815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11008975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.657905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.988741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.992504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.847225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112880.646035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129689.304950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129947.197172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134142.501156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125090.616762                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1566                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1582                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2993600500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2333283000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2340751500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2415548500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10083183500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.623020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.991994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107036.631150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119716.931760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119946.272098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124173.572200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116668.404184                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        237479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             243279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3298264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287876000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    325670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    326263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4238073500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       277191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         293528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.143266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.612386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.654368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.667523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.171190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83054.593070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87686.871764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90013.957988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89731.298130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84341.449581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          656                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          512                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2012                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2898856501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    208221000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    249219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    261538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3617834501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.143082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.535721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.573527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.164335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73090.857543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83622.891566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84138.757596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83718.950064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75001.233514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       275223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       109838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        92209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        79177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            556447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       806049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       611263                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       501043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       438542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2356897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79917363939                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61612807298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50846057337                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43963183331                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236339411905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1081272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       721101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       517719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2913344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.745464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.844570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.847066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.809001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99147.029447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100795.905033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 101480.426504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100248.512870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100275.664106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8650                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       800438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       609859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       500063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       437887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2348247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71572631454                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55427446802                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45781591340                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39543080334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 212324749930                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.740274                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.845733                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.845801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.806031                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89416.833601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90885.674889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91551.647172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90304.303014                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90418.405700                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           49                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              74                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2988000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2988000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.601626                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.601626                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40378.378378                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 40378.378378                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           69                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        92500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        92500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.040650                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.040650                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999969                       # Cycle average of tags in use
system.l2.tags.total_refs                     6783371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5137309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.320413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.493630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.784432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.113370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.815660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.046365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.278035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.046537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.858989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.523315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.082469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.075922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.101927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56501981                       # Number of tag accesses
system.l2.tags.data_accesses                 56501981                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2538240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      53023872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        159360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40279424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        189568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33253248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        199936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29269824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     24019328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          182932800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2538240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       159360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       189568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       199936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3087104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22788288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22788288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         828498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         629366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         519582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         457341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       375302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2858325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       356067                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             356067                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34606763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        722935796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2172739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        549175991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2584600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        453380004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2725959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        399069376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    327483289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2494134517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34606763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2172739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2584600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2725959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42090061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      310699097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            310699097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      310699097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34606763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       722935796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2172739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       549175991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2584600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       453380004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2725959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       399069376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    327483289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2804833614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    350784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    815933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    628053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    517998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    455717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    372841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000330917750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21626                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21626                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5000107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             330655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2858326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     356067                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2858326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   356067                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5283                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            136907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            136106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            143139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            286047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            264178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            199481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            185222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            232582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           218647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           215539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           170071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           140078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           137888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90790075503                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14193895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144017181753                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31982.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50732.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1708023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319741                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2858326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               356067                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  617954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  466909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  329826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  232631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   81219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   42602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1161799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.701415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.129409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.995237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       704780     60.66%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       256809     22.10%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60170      5.18%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31834      2.74%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21502      1.85%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15456      1.33%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11172      0.96%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8453      0.73%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51623      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1161799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     131.271294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.925531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.195096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14131     65.34%     65.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5646     26.11%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          244      1.13%     92.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          424      1.96%     94.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          497      2.30%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          312      1.44%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          214      0.99%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           79      0.37%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           15      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21626                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.220799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.721228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19452     89.95%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              352      1.63%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1295      5.99%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              363      1.68%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              110      0.51%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21626                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              181681856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1251008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22450624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               182932864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22788288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2477.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       306.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2494.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    310.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73345274500                       # Total gap between requests
system.mem_ctrls.avgGap                      22817.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2538304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     52219712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       159360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40195392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       189568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     33151872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       199936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29165888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     23861824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22450624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34607635.275174513459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 711971752.426286935806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2172739.261117585003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 548030285.607503056526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2584599.876076420303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 451997828.024251699448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2725958.815956359264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 397652296.328804194927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 325335854.961582899094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 306095332.589035630226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       828498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       629366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       519582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       457341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       375302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       356067                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1259876756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40347211941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    103546526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31682113469                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    124822794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26595144860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    130499537                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23021953600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  20752012270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1807789661524                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31766.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48699.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41584.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50339.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42141.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51185.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41773.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50338.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55294.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5077105.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4269491520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2269277175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10081323000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          944224920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5789294160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33076561920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        310610400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56740783095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        773.612746                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    522232230                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2448940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70374029770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4025796180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2139750030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10187551920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886904100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5789294160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32742092190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        592269120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56363657700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        768.470959                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1267357341                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2448940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69628904659                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    56924845.394737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   137639134.949228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    552206500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56040049000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17305153000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9255743                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9255743                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9255743                       # number of overall hits
system.cpu1.icache.overall_hits::total        9255743                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5660                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5660                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5660                       # number of overall misses
system.cpu1.icache.overall_misses::total         5660                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    342062500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    342062500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    342062500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    342062500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9261403                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9261403                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9261403                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9261403                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000611                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000611                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000611                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000611                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60435.070671                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60435.070671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60435.070671                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60435.070671                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          730                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   104.285714                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5361                       # number of writebacks
system.cpu1.icache.writebacks::total             5361                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          299                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5361                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5361                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    321385000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    321385000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    321385000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    321385000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59948.703600                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59948.703600                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59948.703600                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59948.703600                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5361                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9255743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9255743                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5660                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5660                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    342062500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    342062500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9261403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9261403                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000611                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60435.070671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60435.070671                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5361                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5361                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    321385000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    321385000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59948.703600                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59948.703600                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9323612                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5393                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1728.835898                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18528167                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18528167                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9199743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9199743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9199743                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9199743                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2261752                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2261752                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2261752                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2261752                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 175312213992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 175312213992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 175312213992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 175312213992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11461495                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11461495                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11461495                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11461495                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197335                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197335                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197335                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197335                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77511.687396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77511.687396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77511.687396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77511.687396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3853994                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52303                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            178                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.685907                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.342697                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       740658                       # number of writebacks
system.cpu1.dcache.writebacks::total           740658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1527354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1527354                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1527354                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1527354                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       734398                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       734398                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       734398                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       734398                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  66912311496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  66912311496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  66912311496                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  66912311496                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064075                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91111.783387                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91111.783387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91111.783387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91111.783387                       # average overall mshr miss latency
system.cpu1.dcache.replacements                740658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9060603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9060603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1965704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1965704                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 146665871000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 146665871000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11026307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11026307                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74612.388742                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74612.388742                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1251264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1251264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       714440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       714440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64357718500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64357718500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064794                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064794                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90081.348329                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90081.348329                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       139140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        139140                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       296048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       296048                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28646342992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28646342992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435188                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.680276                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.680276                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96762.494568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96762.494568                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276090                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276090                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19958                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19958                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2554592996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2554592996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045861                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045861                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127998.446538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127998.446538                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       305503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       305503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9189                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9189                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    146815000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    146815000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       314692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       314692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029200                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029200                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15977.255414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15977.255414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9033                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9033                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    128085000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    128085000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028704                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028704                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14179.674527                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14179.674527                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       313631                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       313631                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          590                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          590                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5681500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5681500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314221                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001878                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001878                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9629.661017                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9629.661017                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          577                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          577                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5173500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5173500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001836                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001836                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8966.204506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8966.204506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       839500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       839500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       770500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       770500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          322                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            322                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          741                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          741                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14698500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14698500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1063                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1063                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.697084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.697084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19836.032389                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19836.032389                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          741                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          741                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13957500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13957500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.697084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.697084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18836.032389                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18836.032389                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.429623                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10566256                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           743537                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.210801                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.429623                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982176                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982176                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24926449                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24926449                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73345202000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3214450                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       821841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2844972                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4781059                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           678187                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3170                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2646                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           105049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          105049                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        293541                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2920911                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       831584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3384559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2226576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1842294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1615329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9949353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35480320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144197696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       686208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94814464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       707712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     78432128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       697216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68760000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423775744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5828041                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23363008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9141548                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.338136                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.625527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6536757     71.51%     71.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2353922     25.75%     97.26% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59248      0.65%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 147815      1.62%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  43805      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9141548                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6629991456                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         924603572                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8630116                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         810956391                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8439310                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1694765916                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         415928229                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1117381399                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8444451                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3022                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
