<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file universalus_universalus.ncd.
Design name: UNIVERSALUSPLIS
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Apr 24 20:51:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Universalus_Universalus.twr -gui -msgset C:/Users/Labas/Desktop/Skaitmenine logika/3 LD/promote.xml Universalus_Universalus.ncd Universalus_Universalus.prf 
Design file:     universalus_universalus.ncd
Preference file: universalus_universalus.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "Clk_c" 851.064000 MHz (15 errors)</FONT></A></LI>
</FONT>            19 items scored, 15 timing errors detected.
Warning: 630.915MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "Clk_c" 851.064000 MHz ;
            19 items scored, 15 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I11  (from Clk_c +)
   Destination:    FF         Data in        I10  (to Clk_c +)

   Delay:               1.508ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_2 to SLICE_1 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.410ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C12A.CLK to     R25C12A.Q0 SLICE_2 (from Clk_c)
ROUTE         4     0.746     R25C12A.Q0 to     R25C12B.B1 N_11
CTOOFX_DEL  ---     0.399     R25C12B.B1 to   R25C12B.OFX0 SLICE_1
ROUTE         1     0.000   R25C12B.OFX0 to    R25C12B.DI0 N_2 (to Clk_c)
                  --------
                    1.508   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I11  (from Clk_c +)
   Destination:    FF         Data in        I11  (to Clk_c +)

   Delay:               1.508ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_2 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.410ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C12A.CLK to     R25C12A.Q0 SLICE_2 (from Clk_c)
ROUTE         4     0.746     R25C12A.Q0 to     R25C12A.B0 N_11
CTOOFX_DEL  ---     0.399     R25C12A.B0 to   R25C12A.OFX0 SLICE_2
ROUTE         1     0.000   R25C12A.OFX0 to    R25C12A.DI0 N_3 (to Clk_c)
                  --------
                    1.508   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I8  (from Clk_c +)
   Destination:    FF         Data in        I12  (to Clk_c +)

   Delay:               1.508ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_3 to SLICE_4 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.410ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C13C.CLK to     R25C13C.Q0 SLICE_3 (from Clk_c)
ROUTE         4     0.746     R25C13C.Q0 to     R25C13A.B0 N_12
CTOOFX_DEL  ---     0.399     R25C13A.B0 to   R25C13A.OFX0 SLICE_4
ROUTE         1     0.000   R25C13A.OFX0 to    R25C13A.DI0 N_4 (to Clk_c)
                  --------
                    1.508   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I13  (from Clk_c +)
   Destination:    FF         Data in        I13  (to Clk_c +)

   Delay:               1.508ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_5 to SLICE_5 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.410ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14A.CLK to     R25C14A.Q0 SLICE_5 (from Clk_c)
ROUTE         4     0.746     R25C14A.Q0 to     R25C14A.B0 N_14
CTOOFX_DEL  ---     0.399     R25C14A.B0 to   R25C14A.OFX0 SLICE_5
ROUTE         1     0.000   R25C14A.OFX0 to    R25C14A.DI0 N_5 (to Clk_c)
                  --------
                    1.508   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I13  (from Clk_c +)
   Destination:    FF         Data in        I14  (to Clk_c +)

   Delay:               1.508ns  (50.5% logic, 49.5% route), 2 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_5 to SLICE_6 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.410ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C14A.CLK to     R25C14A.Q0 SLICE_5 (from Clk_c)
ROUTE         4     0.746     R25C14A.Q0 to     R25C14B.B0 N_14
CTOOFX_DEL  ---     0.399     R25C14B.B0 to   R25C14B.OFX0 SLICE_6
ROUTE         1     0.000   R25C14B.OFX0 to    R25C14B.DI0 N_7 (to Clk_c)
                  --------
                    1.508   (50.5% logic, 49.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C14B.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I9  (from Clk_c +)
   Destination:    FF         Data in        I10  (to Clk_c +)

   Delay:               1.499ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      1.499ns physical path delay SLICE_0 to SLICE_1 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.401ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C12C.CLK to     R25C12C.Q0 SLICE_0 (from Clk_c)
ROUTE         3     0.737     R25C12C.Q0 to     R25C12B.B0 N_8
CTOOFX_DEL  ---     0.399     R25C12B.B0 to   R25C12B.OFX0 SLICE_1
ROUTE         1     0.000   R25C12B.OFX0 to    R25C12B.DI0 N_2 (to Clk_c)
                  --------
                    1.499   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I10  (from Clk_c +)
   Destination:    FF         Data in        I11  (to Clk_c +)

   Delay:               1.481ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      1.481ns physical path delay SLICE_1 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.383ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C12B.CLK to     R25C12B.Q0 SLICE_1 (from Clk_c)
ROUTE         4     0.719     R25C12B.Q0 to     R25C12A.D0 N_9
CTOOFX_DEL  ---     0.399     R25C12A.D0 to   R25C12A.OFX0 SLICE_2
ROUTE         1     0.000   R25C12A.OFX0 to    R25C12A.DI0 N_3 (to Clk_c)
                  --------
                    1.481   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I10  (from Clk_c +)
   Destination:    FF         Data in        I9  (to Clk_c +)

   Delay:               1.445ns  (52.7% logic, 47.3% route), 2 logic levels.

 Constraint Details:

      1.445ns physical path delay SLICE_1 to SLICE_0 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.347ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C12B.CLK to     R25C12B.Q0 SLICE_1 (from Clk_c)
ROUTE         4     0.683     R25C12B.Q0 to     R25C12C.C1 N_9
CTOOFX_DEL  ---     0.399     R25C12C.C1 to   R25C12C.OFX0 SLICE_0
ROUTE         1     0.000   R25C12C.OFX0 to    R25C12C.DI0 N_1 (to Clk_c)
                  --------
                    1.445   (52.7% logic, 47.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I8  (from Clk_c +)
   Destination:    FF         Data in        I11  (to Clk_c +)

   Delay:               1.436ns  (53.1% logic, 46.9% route), 2 logic levels.

 Constraint Details:

      1.436ns physical path delay SLICE_3 to SLICE_2 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.338ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C13C.CLK to     R25C13C.Q0 SLICE_3 (from Clk_c)
ROUTE         4     0.674     R25C13C.Q0 to     R25C12A.C1 N_12
CTOOFX_DEL  ---     0.399     R25C12A.C1 to   R25C12A.OFX0 SLICE_2
ROUTE         1     0.000   R25C12A.OFX0 to    R25C12A.DI0 N_3 (to Clk_c)
                  --------
                    1.436   (53.1% logic, 46.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I8  (from Clk_c +)
   Destination:    FF         Data in        I8  (to Clk_c +)

   Delay:               1.388ns  (54.9% logic, 45.1% route), 2 logic levels.

 Constraint Details:

      1.388ns physical path delay SLICE_3 to SLICE_3 exceeds
      1.175ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 1.098ns) by 0.290ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R25C13C.CLK to     R25C13C.Q0 SLICE_3 (from Clk_c)
ROUTE         4     0.626     R25C13C.Q0 to     R25C13C.C0 N_12
CTOOFX_DEL  ---     0.399     R25C13C.C0 to   R25C13C.OFX0 SLICE_3
ROUTE         1     0.000   R25C13C.OFX0 to    R25C13C.DI0 N_6 (to Clk_c)
                  --------
                    1.388   (54.9% logic, 45.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.909       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    1.909   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 630.915MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "Clk_c" 851.064000 MHz ;  |  851.064 MHz|  630.915 MHz|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_5">N_5</a>                                     |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_3">N_3</a>                                     |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_6">N_6</a>                                     |       1|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_11">N_11</a>                                    |       4|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_12">N_12</a>                                    |       4|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_14">N_14</a>                                    |       4|       3|     20.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_4">N_4</a>                                     |       1|       2|     13.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_2">N_2</a>                                     |       1|       2|     13.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_9">N_9</a>                                     |       4|       2|     13.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=N_13">N_13</a>                                    |       4|       2|     13.33%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: Clk_c   Source: Clk.PAD   Loads: 7
   Covered under: FREQUENCY NET "Clk_c" 851.064000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 15  Score: 4293
Cumulative negative slack: 4293

Constraints cover 19 paths, 1 nets, and 34 connections (47.89% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Apr 24 20:51:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Universalus_Universalus.twr -gui -msgset C:/Users/Labas/Desktop/Skaitmenine logika/3 LD/promote.xml Universalus_Universalus.ncd Universalus_Universalus.prf 
Design file:     universalus_universalus.ncd
Preference file: universalus_universalus.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "Clk_c" 851.064000 MHz (0 errors)</A></LI>            19 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "Clk_c" 851.064000 MHz ;
            19 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I9  (from Clk_c +)
   Destination:    FF         Data in        I9  (to Clk_c +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_0 to SLICE_0 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12C.CLK to     R25C12C.Q0 SLICE_0 (from Clk_c)
ROUTE         3     0.057     R25C12C.Q0 to     R25C12C.D0 N_8
CTOOFX_DEL  ---     0.115     R25C12C.D0 to   R25C12C.OFX0 SLICE_0
ROUTE         1     0.000   R25C12C.OFX0 to    R25C12C.DI0 N_1 (to Clk_c)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C12C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C12C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I10  (from Clk_c +)
   Destination:    FF         Data in        I10  (to Clk_c +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_1 to SLICE_1 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12B.CLK to     R25C12B.Q0 SLICE_1 (from Clk_c)
ROUTE         4     0.057     R25C12B.Q0 to     R25C12B.D0 N_9
CTOOFX_DEL  ---     0.115     R25C12B.D0 to   R25C12B.OFX0 SLICE_1
ROUTE         1     0.000   R25C12B.OFX0 to    R25C12B.DI0 N_2 (to Clk_c)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C12B.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I12  (from Clk_c +)
   Destination:    FF         Data in        I12  (to Clk_c +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_4 to SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13A.CLK to     R25C13A.Q0 SLICE_4 (from Clk_c)
ROUTE         4     0.057     R25C13A.Q0 to     R25C13A.D0 N_13
CTOOFX_DEL  ---     0.115     R25C13A.D0 to   R25C13A.OFX0 SLICE_4
ROUTE         1     0.000   R25C13A.OFX0 to    R25C13A.DI0 N_4 (to Clk_c)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I14  (from Clk_c +)
   Destination:    FF         Data in        I14  (to Clk_c +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_6 to SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14B.CLK to     R25C14B.Q0 SLICE_6 (from Clk_c)
ROUTE         3     0.057     R25C14B.Q0 to     R25C14B.D0 N_15
CTOOFX_DEL  ---     0.115     R25C14B.D0 to   R25C14B.OFX0 SLICE_6
ROUTE         1     0.000   R25C14B.OFX0 to    R25C14B.DI0 N_7 (to Clk_c)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14B.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14B.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I12  (from Clk_c +)
   Destination:    FF         Data in        I8  (to Clk_c +)

   Delay:               0.333ns  (70.6% logic, 29.4% route), 2 logic levels.

 Constraint Details:

      0.333ns physical path delay SLICE_4 to SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.332ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13A.CLK to     R25C13A.Q0 SLICE_4 (from Clk_c)
ROUTE         4     0.098     R25C13A.Q0 to     R25C13C.D1 N_13
CTOOFX_DEL  ---     0.115     R25C13C.D1 to   R25C13C.OFX0 SLICE_3
ROUTE         1     0.000   R25C13C.OFX0 to    R25C13C.DI0 N_6 (to Clk_c)
                  --------
                    0.333   (70.6% logic, 29.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I14  (from Clk_c +)
   Destination:    FF         Data in        I13  (to Clk_c +)

   Delay:               0.333ns  (70.6% logic, 29.4% route), 2 logic levels.

 Constraint Details:

      0.333ns physical path delay SLICE_6 to SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.332ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14B.CLK to     R25C14B.Q0 SLICE_6 (from Clk_c)
ROUTE         3     0.098     R25C14B.Q0 to     R25C14A.D1 N_15
CTOOFX_DEL  ---     0.115     R25C14A.D1 to   R25C14A.OFX0 SLICE_5
ROUTE         1     0.000   R25C14A.OFX0 to    R25C14A.DI0 N_5 (to Clk_c)
                  --------
                    0.333   (70.6% logic, 29.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14B.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I11  (from Clk_c +)
   Destination:    FF         Data in        I8  (to Clk_c +)

   Delay:               0.361ns  (65.1% logic, 34.9% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_2 to SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.360ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C12A.CLK to     R25C12A.Q0 SLICE_2 (from Clk_c)
ROUTE         4     0.126     R25C12A.Q0 to     R25C13C.D0 N_11
CTOOFX_DEL  ---     0.115     R25C13C.D0 to   R25C13C.OFX0 SLICE_3
ROUTE         1     0.000   R25C13C.OFX0 to    R25C13C.DI0 N_6 (to Clk_c)
                  --------
                    0.361   (65.1% logic, 34.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C12A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.361ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I12  (from Clk_c +)
   Destination:    FF         Data in        I13  (to Clk_c +)

   Delay:               0.362ns  (64.9% logic, 35.1% route), 2 logic levels.

 Constraint Details:

      0.362ns physical path delay SLICE_4 to SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.361ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13A.CLK to     R25C13A.Q0 SLICE_4 (from Clk_c)
ROUTE         4     0.127     R25C13A.Q0 to     R25C14A.D0 N_13
CTOOFX_DEL  ---     0.115     R25C14A.D0 to   R25C14A.OFX0 SLICE_5
ROUTE         1     0.000   R25C14A.OFX0 to    R25C14A.DI0 N_5 (to Clk_c)
                  --------
                    0.362   (64.9% logic, 35.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.361ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I13  (from Clk_c +)
   Destination:    FF         Data in        I12  (to Clk_c +)

   Delay:               0.362ns  (64.9% logic, 35.1% route), 2 logic levels.

 Constraint Details:

      0.362ns physical path delay SLICE_5 to SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.361ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C14A.CLK to     R25C14A.Q0 SLICE_5 (from Clk_c)
ROUTE         4     0.127     R25C14A.Q0 to     R25C13A.D1 N_14
CTOOFX_DEL  ---     0.115     R25C13A.D1 to   R25C13A.OFX0 SLICE_4
ROUTE         1     0.000   R25C13A.OFX0 to    R25C13A.DI0 N_4 (to Clk_c)
                  --------
                    0.362   (64.9% logic, 35.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C14A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13A.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I8  (from Clk_c +)
   Destination:    FF         Data in        I8  (to Clk_c +)

   Delay:               0.376ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_3 to SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.375ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R25C13C.CLK to     R25C13C.Q0 SLICE_3 (from Clk_c)
ROUTE         4     0.141     R25C13C.Q0 to     R25C13C.C0 N_12
CTOOFX_DEL  ---     0.115     R25C13C.C0 to   R25C13C.OFX0 SLICE_3
ROUTE         1     0.000   R25C13C.OFX0 to    R25C13C.DI0 N_6 (to Clk_c)
                  --------
                    0.376   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.621       52.PADDI to    R25C13C.CLK Clk_c
                  --------
                    0.621   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "Clk_c" 851.064000 MHz ;  |     0.000 ns|     0.291 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: Clk_c   Source: Clk.PAD   Loads: 7
   Covered under: FREQUENCY NET "Clk_c" 851.064000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19 paths, 1 nets, and 34 connections (47.89% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 15 (setup), 0 (hold)
Score: 4293 (setup), 0 (hold)
Cumulative negative slack: 4293 (4293+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
