============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:25 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:26 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:26 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9272 ps) Setup Check with Pin neo430_wb32_if_inst_true.neo430_wb32_inst/pending_reg/clk->sena
          Group: I2C
     Startpoint: (R) wb_ack_i
          Clock: (R) clk_i
       Endpoint: (R) neo430_wb32_if_inst_true.neo430_wb32_inst/pending_reg/sena
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     279                  
     Required Time:=    9721                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     249                  
             Slack:=    9272                  

#----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  wb_ack_i                                                   (u)     -       R     (arrival)            1  5.3   160     0     200 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g53/z            (u)     in_0->z R     unmapped_and2       33 47.7     0   179     379 
  neo430_wb32_if_inst_true.neo430_wb32_inst/g55/z            (u)     in_0->z R     unmapped_or2         1 10.6     0    70     449 
  neo430_wb32_if_inst_true.neo430_wb32_inst/pending_reg/sena -       -       R     unmapped_d_flop      1    -     -     0     449 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:27 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:27 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5319 ps) Setup Check with Pin neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/clk->d
          Group: C2C
     Startpoint: (R) neo430_cpu_inst/neo430_control_inst/ctrl_reg[18]/clk
          Clock: (R) clk_i
       Endpoint: (R) neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/d
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     279                  
     Required Time:=    9721                  
      Launch Clock:-       0                  
         Data Path:-    4402                  
             Slack:=    5319                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[18]/clk      -       -         R     (arrival)        50664    -     0     -       0 
  neo430_cpu_inst/neo430_control_inst/ctrl_reg[18]/q        (u)     clk->q    F     unmapped_d_flop     25 26.5     0   329     329 
  neo430_cpu_inst/neo430_alu_inst/g168/z                    (u)     in_0->z   R     unmapped_not         3 15.9     0    56     385 
  neo430_cpu_inst/neo430_alu_inst/g175/z                    (u)     in_0->z   F     unmapped_nand4       1  5.3     0   145     529 
  neo430_cpu_inst/neo430_alu_inst/g176/z                    (u)     in_0->z   R     unmapped_not         2 10.6     0    46     575 
  neo430_cpu_inst/neo430_alu_inst/g76/z                     (u)     in_1->z   R     unmapped_or2        17 26.5     0   134     710 
  neo430_cpu_inst/neo430_alu_inst/mux_op_a_v_108_69/g15/z   (u)     sel0->z   R     unmapped_bmux3       2 10.6     0   148     857 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g6/z           (u)     in_0->z   F     unmapped_nor2        1  5.3     0    60     918 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g22/z          (u)     in_0->z   R     unmapped_not         2 10.6     0    46     964 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g23/z          (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1024 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g24/z          (u)     in_1->z   R     unmapped_nand2       3 15.9     0    80    1104 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g40/z          (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1165 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g41/z          (u)     in_1->z   R     unmapped_nand2       5 26.5     0    98    1263 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g53/z          (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1323 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g54/z          (u)     in_1->z   R     unmapped_nand2       1  5.3     0    60    1384 
  neo430_cpu_inst/neo430_alu_inst/add_132_52/g77/z          (u)     in_0->z   R     unmapped_xnor2       1  5.3     0   138    1522 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g90/z          (u)     in_0->z   F     unmapped_not         2 10.6     0    46    1568 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g32/z          (u)     in_1->z   R     unmapped_nor2        3 15.9     0    80    1648 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g51/z          (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    1708 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g60/z          (u)     in_0->z   R     unmapped_not         1  5.3     0    36    1744 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g61/z          (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    1805 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g103/z         (u)     in_0->z   R     unmapped_not         1  5.3     0    36    1841 
  neo430_cpu_inst/neo430_alu_inst/add_132_71/g84/z          (u)     in_0->z   R     unmapped_xnor2       3 15.9     0   158    1999 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g2/z           (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    2059 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g94/z          (u)     in_0->z   R     unmapped_not         2 10.6     0    46    2105 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g23/z          (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    2166 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g97/z          (u)     in_0->z   R     unmapped_not         3 15.9     0    56    2222 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g40/z          (u)     in_1->z   F     unmapped_nand2       1  5.3     0    60    2282 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g99/z          (u)     in_0->z   R     unmapped_not         5 26.5     0    74    2356 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g58/z          (u)     in_0->z   F     unmapped_nand2       1  5.3     0    60    2416 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g102/z         (u)     in_0->z   R     unmapped_not         1  5.3     0    36    2453 
  neo430_cpu_inst/neo430_alu_inst/add_133_71/g82/z          (u)     in_0->z   F     unmapped_xnor2       7 37.1     0   191    2643 
  neo430_cpu_inst/neo430_alu_inst/mux_alu_res_164_5/g1/z    (u)     data9->z  F     unmapped_bmux20      1  5.3     0   502    3145 
  neo430_cpu_inst/neo430_alu_inst/mux_data_res_263_77/g1/z  (u)     data1->z  F     unmapped_bmux3       5 26.5     0   175    3320 
  neo430_cpu_inst/neo430_alu_inst/g159/z                    (u)     in_3->z   F     unmapped_or4         1  5.3     0   145    3465 
  neo430_cpu_inst/neo430_alu_inst/g160/z                    (u)     in_3->z   F     unmapped_or4         5 26.5     0   182    3647 
  neo430_cpu_inst/neo430_alu_inst/g34/z                     (u)     in_0->z   R     unmapped_not        11 58.3     0   115    3762 
  neo430_cpu_inst/neo430_alu_inst/mux_flag_o_164_5/g3/z     (u)     data15->z R     unmapped_bmux20      1  5.3     0   502    4264 
  neo430_cpu_inst/neo430_reg_file_inst/mux_sreg_102_69/g6/z (u)     data0->z  R     unmapped_bmux3       1  5.3     0   138    4402 
  neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/d        -       -         R     unmapped_d_flop      1    -     -     0    4402 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:04:27 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

