

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_217_16'
================================================================
* Date:           Sat May 11 11:31:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.726 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_217_16  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body590.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_10 = load i8 %i" [receiver.cpp:217]   --->   Operation 9 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln813_7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %i_10, i32 3, i32 7"   --->   Operation 10 'partselect' 'lshr_ln813_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i5 %lshr_ln813_7"   --->   Operation 11 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_4_I_V_addr = getelementptr i27 %arr_4_I_V, i64 0, i64 %zext_ln813"   --->   Operation 12 'getelementptr' 'arr_4_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_4_I_V_addr"   --->   Operation 13 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_4_I_V_1_addr = getelementptr i27 %arr_4_I_V_1, i64 0, i64 %zext_ln813"   --->   Operation 14 'getelementptr' 'arr_4_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%rhs = load i5 %arr_4_I_V_1_addr"   --->   Operation 15 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_4_Q_V_addr = getelementptr i27 %arr_4_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 16 'getelementptr' 'arr_4_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%lhs_V_7 = load i5 %arr_4_Q_V_addr"   --->   Operation 17 'load' 'lhs_V_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_4_Q_V_1_addr = getelementptr i27 %arr_4_Q_V_1, i64 0, i64 %zext_ln813"   --->   Operation 18 'getelementptr' 'arr_4_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%rhs_7 = load i5 %arr_4_Q_V_1_addr"   --->   Operation 19 'load' 'rhs_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_4_I_V_2_addr = getelementptr i27 %arr_4_I_V_2, i64 0, i64 %zext_ln813"   --->   Operation 20 'getelementptr' 'arr_4_I_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%lhs_V_8 = load i5 %arr_4_I_V_2_addr"   --->   Operation 21 'load' 'lhs_V_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_4_I_V_3_addr = getelementptr i27 %arr_4_I_V_3, i64 0, i64 %zext_ln813"   --->   Operation 22 'getelementptr' 'arr_4_I_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%rhs_8 = load i5 %arr_4_I_V_3_addr"   --->   Operation 23 'load' 'rhs_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arr_4_Q_V_2_addr = getelementptr i27 %arr_4_Q_V_2, i64 0, i64 %zext_ln813"   --->   Operation 24 'getelementptr' 'arr_4_Q_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%lhs_V_9 = load i5 %arr_4_Q_V_2_addr"   --->   Operation 25 'load' 'lhs_V_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_4_Q_V_3_addr = getelementptr i27 %arr_4_Q_V_3, i64 0, i64 %zext_ln813"   --->   Operation 26 'getelementptr' 'arr_4_Q_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%rhs_9 = load i5 %arr_4_Q_V_3_addr"   --->   Operation 27 'load' 'rhs_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%or_ln217 = or i8 %i_10, i8 4" [receiver.cpp:217]   --->   Operation 28 'or' 'or_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln217 = icmp_ult  i8 %or_ln217, i8 140" [receiver.cpp:217]   --->   Operation 29 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.end611.exitStub, void %for.body590.2" [receiver.cpp:217]   --->   Operation 30 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_4_I_V_4_addr = getelementptr i27 %arr_4_I_V_4, i64 0, i64 %zext_ln813"   --->   Operation 31 'getelementptr' 'arr_4_I_V_4_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%lhs_V_10 = load i5 %arr_4_I_V_4_addr"   --->   Operation 32 'load' 'lhs_V_10' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_4_I_V_5_addr = getelementptr i27 %arr_4_I_V_5, i64 0, i64 %zext_ln813"   --->   Operation 33 'getelementptr' 'arr_4_I_V_5_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%rhs_10 = load i5 %arr_4_I_V_5_addr"   --->   Operation 34 'load' 'rhs_10' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_4_Q_V_4_addr = getelementptr i27 %arr_4_Q_V_4, i64 0, i64 %zext_ln813"   --->   Operation 35 'getelementptr' 'arr_4_Q_V_4_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%lhs_V_11 = load i5 %arr_4_Q_V_4_addr"   --->   Operation 36 'load' 'lhs_V_11' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arr_4_Q_V_5_addr = getelementptr i27 %arr_4_Q_V_5, i64 0, i64 %zext_ln813"   --->   Operation 37 'getelementptr' 'arr_4_Q_V_5_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%rhs_11 = load i5 %arr_4_Q_V_5_addr"   --->   Operation 38 'load' 'rhs_11' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_4_I_V_6_addr = getelementptr i27 %arr_4_I_V_6, i64 0, i64 %zext_ln813"   --->   Operation 39 'getelementptr' 'arr_4_I_V_6_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%lhs_V_12 = load i5 %arr_4_I_V_6_addr"   --->   Operation 40 'load' 'lhs_V_12' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_4_I_V_7_addr = getelementptr i27 %arr_4_I_V_7, i64 0, i64 %zext_ln813"   --->   Operation 41 'getelementptr' 'arr_4_I_V_7_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%rhs_12 = load i5 %arr_4_I_V_7_addr"   --->   Operation 42 'load' 'rhs_12' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arr_4_Q_V_6_addr = getelementptr i27 %arr_4_Q_V_6, i64 0, i64 %zext_ln813"   --->   Operation 43 'getelementptr' 'arr_4_Q_V_6_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%lhs_V_13 = load i5 %arr_4_Q_V_6_addr"   --->   Operation 44 'load' 'lhs_V_13' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arr_4_Q_V_7_addr = getelementptr i27 %arr_4_Q_V_7, i64 0, i64 %zext_ln813"   --->   Operation 45 'getelementptr' 'arr_4_Q_V_7_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%rhs_13 = load i5 %arr_4_Q_V_7_addr"   --->   Operation 46 'load' 'rhs_13' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_1 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln217 = add i8 %i_10, i8 8" [receiver.cpp:217]   --->   Operation 47 'add' 'add_ln217' <Predicate = (icmp_ln217)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln217 = store i8 %add_ln217, i8 %i" [receiver.cpp:217]   --->   Operation 48 'store' 'store_ln217' <Predicate = (icmp_ln217)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%lhs_V = load i5 %arr_4_I_V_addr"   --->   Operation 49 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i27 %lhs_V"   --->   Operation 50 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%rhs = load i5 %arr_4_I_V_1_addr"   --->   Operation 51 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i27 %rhs"   --->   Operation 52 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.40ns)   --->   "%ret_V = add i28 %sext_ln813_17, i28 %sext_ln813"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%lhs_V_7 = load i5 %arr_4_Q_V_addr"   --->   Operation 54 'load' 'lhs_V_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i27 %lhs_V_7"   --->   Operation 55 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%rhs_7 = load i5 %arr_4_Q_V_1_addr"   --->   Operation 56 'load' 'rhs_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln813_19 = sext i27 %rhs_7"   --->   Operation 57 'sext' 'sext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.40ns)   --->   "%ret_V_38 = add i28 %sext_ln813_19, i28 %sext_ln813_18"   --->   Operation 58 'add' 'ret_V_38' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%lhs_V_8 = load i5 %arr_4_I_V_2_addr"   --->   Operation 59 'load' 'lhs_V_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i27 %lhs_V_8"   --->   Operation 60 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%rhs_8 = load i5 %arr_4_I_V_3_addr"   --->   Operation 61 'load' 'rhs_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln813_21 = sext i27 %rhs_8"   --->   Operation 62 'sext' 'sext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.40ns)   --->   "%ret_V_39 = add i28 %sext_ln813_21, i28 %sext_ln813_20"   --->   Operation 63 'add' 'ret_V_39' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%lhs_V_9 = load i5 %arr_4_Q_V_2_addr"   --->   Operation 64 'load' 'lhs_V_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln813_22 = sext i27 %lhs_V_9"   --->   Operation 65 'sext' 'sext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%rhs_9 = load i5 %arr_4_Q_V_3_addr"   --->   Operation 66 'load' 'rhs_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln813_23 = sext i27 %rhs_9"   --->   Operation 67 'sext' 'sext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.40ns)   --->   "%ret_V_40 = add i28 %sext_ln813_23, i28 %sext_ln813_22"   --->   Operation 68 'add' 'ret_V_40' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%lhs_V_10 = load i5 %arr_4_I_V_4_addr"   --->   Operation 69 'load' 'lhs_V_10' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln813_24 = sext i27 %lhs_V_10"   --->   Operation 70 'sext' 'sext_ln813_24' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%rhs_10 = load i5 %arr_4_I_V_5_addr"   --->   Operation 71 'load' 'rhs_10' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln813_25 = sext i27 %rhs_10"   --->   Operation 72 'sext' 'sext_ln813_25' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.40ns)   --->   "%ret_V_41 = add i28 %sext_ln813_25, i28 %sext_ln813_24"   --->   Operation 73 'add' 'ret_V_41' <Predicate = (icmp_ln217)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%lhs_V_11 = load i5 %arr_4_Q_V_4_addr"   --->   Operation 74 'load' 'lhs_V_11' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln813_26 = sext i27 %lhs_V_11"   --->   Operation 75 'sext' 'sext_ln813_26' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%rhs_11 = load i5 %arr_4_Q_V_5_addr"   --->   Operation 76 'load' 'rhs_11' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln813_27 = sext i27 %rhs_11"   --->   Operation 77 'sext' 'sext_ln813_27' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.40ns)   --->   "%ret_V_42 = add i28 %sext_ln813_27, i28 %sext_ln813_26"   --->   Operation 78 'add' 'ret_V_42' <Predicate = (icmp_ln217)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%lhs_V_12 = load i5 %arr_4_I_V_6_addr"   --->   Operation 79 'load' 'lhs_V_12' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i27 %lhs_V_12"   --->   Operation 80 'sext' 'sext_ln813_28' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%rhs_12 = load i5 %arr_4_I_V_7_addr"   --->   Operation 81 'load' 'rhs_12' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i27 %rhs_12"   --->   Operation 82 'sext' 'sext_ln813_29' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.40ns)   --->   "%ret_V_43 = add i28 %sext_ln813_29, i28 %sext_ln813_28"   --->   Operation 83 'add' 'ret_V_43' <Predicate = (icmp_ln217)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%lhs_V_13 = load i5 %arr_4_Q_V_6_addr"   --->   Operation 84 'load' 'lhs_V_13' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i27 %lhs_V_13"   --->   Operation 85 'sext' 'sext_ln813_30' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%rhs_13 = load i5 %arr_4_Q_V_7_addr"   --->   Operation 86 'load' 'rhs_13' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i27 %rhs_13"   --->   Operation 87 'sext' 'sext_ln813_31' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.40ns)   --->   "%ret_V_44 = add i28 %sext_ln813_31, i28 %sext_ln813_30"   --->   Operation 88 'add' 'ret_V_44' <Predicate = (icmp_ln217)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [receiver.cpp:217]   --->   Operation 90 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%arr_5_I_V_addr = getelementptr i28 %arr_5_I_V, i64 0, i64 %zext_ln813" [receiver.cpp:219]   --->   Operation 91 'getelementptr' 'arr_5_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln219 = store i28 %ret_V, i5 %arr_5_I_V_addr" [receiver.cpp:219]   --->   Operation 92 'store' 'store_ln219' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%arr_5_Q_V_addr = getelementptr i28 %arr_5_Q_V, i64 0, i64 %zext_ln813" [receiver.cpp:220]   --->   Operation 93 'getelementptr' 'arr_5_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln220 = store i28 %ret_V_38, i5 %arr_5_Q_V_addr" [receiver.cpp:220]   --->   Operation 94 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%arr_5_I_V_1_addr = getelementptr i28 %arr_5_I_V_1, i64 0, i64 %zext_ln813" [receiver.cpp:219]   --->   Operation 95 'getelementptr' 'arr_5_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln219 = store i28 %ret_V_39, i5 %arr_5_I_V_1_addr" [receiver.cpp:219]   --->   Operation 96 'store' 'store_ln219' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%arr_5_Q_V_1_addr = getelementptr i28 %arr_5_Q_V_1, i64 0, i64 %zext_ln813" [receiver.cpp:220]   --->   Operation 97 'getelementptr' 'arr_5_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln220 = store i28 %ret_V_40, i5 %arr_5_Q_V_1_addr" [receiver.cpp:220]   --->   Operation 98 'store' 'store_ln220' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%arr_5_I_V_2_addr = getelementptr i28 %arr_5_I_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:219]   --->   Operation 100 'getelementptr' 'arr_5_I_V_2_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln219 = store i28 %ret_V_41, i5 %arr_5_I_V_2_addr" [receiver.cpp:219]   --->   Operation 101 'store' 'store_ln219' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%arr_5_Q_V_2_addr = getelementptr i28 %arr_5_Q_V_2, i64 0, i64 %zext_ln813" [receiver.cpp:220]   --->   Operation 102 'getelementptr' 'arr_5_Q_V_2_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln220 = store i28 %ret_V_42, i5 %arr_5_Q_V_2_addr" [receiver.cpp:220]   --->   Operation 103 'store' 'store_ln220' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%arr_5_I_V_3_addr = getelementptr i28 %arr_5_I_V_3, i64 0, i64 %zext_ln813" [receiver.cpp:219]   --->   Operation 104 'getelementptr' 'arr_5_I_V_3_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln219 = store i28 %ret_V_43, i5 %arr_5_I_V_3_addr" [receiver.cpp:219]   --->   Operation 105 'store' 'store_ln219' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%arr_5_Q_V_3_addr = getelementptr i28 %arr_5_Q_V_3, i64 0, i64 %zext_ln813" [receiver.cpp:220]   --->   Operation 106 'getelementptr' 'arr_5_Q_V_3_addr' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln220 = store i28 %ret_V_44, i5 %arr_5_Q_V_3_addr" [receiver.cpp:220]   --->   Operation 107 'store' 'store_ln220' <Predicate = (icmp_ln217)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 18> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.body590.0.split" [receiver.cpp:217]   --->   Operation 108 'br' 'br_ln217' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (!icmp_ln217)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_4_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_I_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_I_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_4_Q_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_5_Q_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_10               (load             ) [ 0000]
lshr_ln813_7       (partselect       ) [ 0000]
zext_ln813         (zext             ) [ 0111]
arr_4_I_V_addr     (getelementptr    ) [ 0110]
arr_4_I_V_1_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_addr     (getelementptr    ) [ 0110]
arr_4_Q_V_1_addr   (getelementptr    ) [ 0110]
arr_4_I_V_2_addr   (getelementptr    ) [ 0110]
arr_4_I_V_3_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_2_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_3_addr   (getelementptr    ) [ 0110]
or_ln217           (or               ) [ 0000]
icmp_ln217         (icmp             ) [ 0111]
br_ln217           (br               ) [ 0000]
arr_4_I_V_4_addr   (getelementptr    ) [ 0110]
arr_4_I_V_5_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_4_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_5_addr   (getelementptr    ) [ 0110]
arr_4_I_V_6_addr   (getelementptr    ) [ 0110]
arr_4_I_V_7_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_6_addr   (getelementptr    ) [ 0110]
arr_4_Q_V_7_addr   (getelementptr    ) [ 0110]
add_ln217          (add              ) [ 0000]
store_ln217        (store            ) [ 0000]
lhs_V              (load             ) [ 0000]
sext_ln813         (sext             ) [ 0000]
rhs                (load             ) [ 0000]
sext_ln813_17      (sext             ) [ 0000]
ret_V              (add              ) [ 0101]
lhs_V_7            (load             ) [ 0000]
sext_ln813_18      (sext             ) [ 0000]
rhs_7              (load             ) [ 0000]
sext_ln813_19      (sext             ) [ 0000]
ret_V_38           (add              ) [ 0101]
lhs_V_8            (load             ) [ 0000]
sext_ln813_20      (sext             ) [ 0000]
rhs_8              (load             ) [ 0000]
sext_ln813_21      (sext             ) [ 0000]
ret_V_39           (add              ) [ 0101]
lhs_V_9            (load             ) [ 0000]
sext_ln813_22      (sext             ) [ 0000]
rhs_9              (load             ) [ 0000]
sext_ln813_23      (sext             ) [ 0000]
ret_V_40           (add              ) [ 0101]
lhs_V_10           (load             ) [ 0000]
sext_ln813_24      (sext             ) [ 0000]
rhs_10             (load             ) [ 0000]
sext_ln813_25      (sext             ) [ 0000]
ret_V_41           (add              ) [ 0101]
lhs_V_11           (load             ) [ 0000]
sext_ln813_26      (sext             ) [ 0000]
rhs_11             (load             ) [ 0000]
sext_ln813_27      (sext             ) [ 0000]
ret_V_42           (add              ) [ 0101]
lhs_V_12           (load             ) [ 0000]
sext_ln813_28      (sext             ) [ 0000]
rhs_12             (load             ) [ 0000]
sext_ln813_29      (sext             ) [ 0000]
ret_V_43           (add              ) [ 0101]
lhs_V_13           (load             ) [ 0000]
sext_ln813_30      (sext             ) [ 0000]
rhs_13             (load             ) [ 0000]
sext_ln813_31      (sext             ) [ 0000]
ret_V_44           (add              ) [ 0101]
specpipeline_ln0   (specpipeline     ) [ 0000]
specloopname_ln217 (specloopname     ) [ 0000]
arr_5_I_V_addr     (getelementptr    ) [ 0000]
store_ln219        (store            ) [ 0000]
arr_5_Q_V_addr     (getelementptr    ) [ 0000]
store_ln220        (store            ) [ 0000]
arr_5_I_V_1_addr   (getelementptr    ) [ 0000]
store_ln219        (store            ) [ 0000]
arr_5_Q_V_1_addr   (getelementptr    ) [ 0000]
store_ln220        (store            ) [ 0000]
empty              (speclooptripcount) [ 0000]
arr_5_I_V_2_addr   (getelementptr    ) [ 0000]
store_ln219        (store            ) [ 0000]
arr_5_Q_V_2_addr   (getelementptr    ) [ 0000]
store_ln220        (store            ) [ 0000]
arr_5_I_V_3_addr   (getelementptr    ) [ 0000]
store_ln219        (store            ) [ 0000]
arr_5_Q_V_3_addr   (getelementptr    ) [ 0000]
store_ln220        (store            ) [ 0000]
br_ln217           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_4_I_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_4_I_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_5_I_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_4_Q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_4_Q_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_5_Q_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arr_4_I_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arr_4_I_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arr_5_I_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arr_4_Q_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_4_Q_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_5_Q_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_4_I_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_4_I_V_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_5_I_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_4_Q_V_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_4_Q_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_5_Q_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_4_I_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arr_4_I_V_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_I_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="arr_5_I_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_I_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="arr_4_Q_V_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="arr_4_Q_V_7">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_Q_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="arr_5_Q_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_Q_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arr_4_I_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="27" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="arr_4_I_V_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="27" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_1_addr/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_4_Q_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="27" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_7/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="arr_4_Q_V_1_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="27" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_1_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arr_4_I_V_2_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="27" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_2_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="arr_4_I_V_3_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="27" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_3_addr/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_8/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arr_4_Q_V_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="27" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_2_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_9/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="arr_4_Q_V_3_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="27" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_3_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_4_I_V_4_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="27" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_4_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_10/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="arr_4_I_V_5_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="27" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_5_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_10/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="arr_4_Q_V_4_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="27" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_4_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_11/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="arr_4_Q_V_5_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="27" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_5_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_11/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="arr_4_I_V_6_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="27" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_6_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_12/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="arr_4_I_V_7_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="27" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_I_V_7_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_12/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="arr_4_Q_V_6_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="27" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_6_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_13/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="arr_4_Q_V_7_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="27" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_4_Q_V_7_addr/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_13/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="arr_5_I_V_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="28" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="2"/>
<pin id="298" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_addr/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln219_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="28" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="arr_5_Q_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="28" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="2"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_addr/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln220_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="28" slack="1"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="arr_5_I_V_1_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="2"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_1_addr/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln219_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="28" slack="1"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="arr_5_Q_V_1_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="28" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="2"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_1_addr/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln220_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="28" slack="1"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="arr_5_I_V_2_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="28" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="2"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_2_addr/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln219_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="28" slack="1"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="arr_5_Q_V_2_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="28" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="2"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_2_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln220_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="28" slack="1"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="arr_5_I_V_3_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="28" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="5" slack="2"/>
<pin id="376" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_I_V_3_addr/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln219_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="28" slack="1"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln219/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="arr_5_Q_V_3_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="28" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="2"/>
<pin id="389" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_5_Q_V_3_addr/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln220_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="28" slack="1"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln0_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_10_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lshr_ln813_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="0" index="3" bw="4" slack="0"/>
<pin id="411" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln813_7/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln813_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln217_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln217/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln217_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln217_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln217_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sext_ln813_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="27" slack="0"/>
<pin id="461" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln813_17_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="27" slack="0"/>
<pin id="465" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_17/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="ret_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="27" slack="0"/>
<pin id="469" dir="0" index="1" bw="27" slack="0"/>
<pin id="470" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln813_18_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="27" slack="0"/>
<pin id="475" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_18/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sext_ln813_19_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="27" slack="0"/>
<pin id="479" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_19/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ret_V_38_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="27" slack="0"/>
<pin id="483" dir="0" index="1" bw="27" slack="0"/>
<pin id="484" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln813_20_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="27" slack="0"/>
<pin id="489" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_20/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln813_21_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="27" slack="0"/>
<pin id="493" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_21/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ret_V_39_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="27" slack="0"/>
<pin id="497" dir="0" index="1" bw="27" slack="0"/>
<pin id="498" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln813_22_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="27" slack="0"/>
<pin id="503" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_22/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln813_23_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="27" slack="0"/>
<pin id="507" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_23/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="ret_V_40_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="27" slack="0"/>
<pin id="511" dir="0" index="1" bw="27" slack="0"/>
<pin id="512" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln813_24_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="27" slack="0"/>
<pin id="517" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_24/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln813_25_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="27" slack="0"/>
<pin id="521" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_25/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ret_V_41_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="27" slack="0"/>
<pin id="525" dir="0" index="1" bw="27" slack="0"/>
<pin id="526" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln813_26_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="27" slack="0"/>
<pin id="531" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_26/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln813_27_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="27" slack="0"/>
<pin id="535" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_27/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ret_V_42_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="27" slack="0"/>
<pin id="539" dir="0" index="1" bw="27" slack="0"/>
<pin id="540" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln813_28_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="27" slack="0"/>
<pin id="545" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_28/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln813_29_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="27" slack="0"/>
<pin id="549" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_29/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ret_V_43_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="27" slack="0"/>
<pin id="553" dir="0" index="1" bw="27" slack="0"/>
<pin id="554" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln813_30_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="27" slack="0"/>
<pin id="559" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_30/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln813_31_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="27" slack="0"/>
<pin id="563" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_31/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="ret_V_44_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="27" slack="0"/>
<pin id="567" dir="0" index="1" bw="27" slack="0"/>
<pin id="568" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="578" class="1005" name="zext_ln813_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="2"/>
<pin id="580" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln813 "/>
</bind>
</comp>

<comp id="590" class="1005" name="arr_4_I_V_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="1"/>
<pin id="592" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="arr_4_I_V_1_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="1"/>
<pin id="597" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_1_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="arr_4_Q_V_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="5" slack="1"/>
<pin id="602" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="arr_4_Q_V_1_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="1"/>
<pin id="607" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_1_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="arr_4_I_V_2_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_2_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="arr_4_I_V_3_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="5" slack="1"/>
<pin id="617" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_3_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="arr_4_Q_V_2_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="1"/>
<pin id="622" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_2_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="arr_4_Q_V_3_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="1"/>
<pin id="627" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_3_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln217_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="634" class="1005" name="arr_4_I_V_4_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="1"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_4_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="arr_4_I_V_5_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="1"/>
<pin id="641" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_5_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="arr_4_Q_V_4_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="1"/>
<pin id="646" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_4_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="arr_4_Q_V_5_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_5_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="arr_4_I_V_6_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="1"/>
<pin id="656" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_6_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="arr_4_I_V_7_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="1"/>
<pin id="661" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_I_V_7_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="arr_4_Q_V_6_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="1"/>
<pin id="666" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_6_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="arr_4_Q_V_7_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="1"/>
<pin id="671" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_4_Q_V_7_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="ret_V_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="28" slack="1"/>
<pin id="676" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="679" class="1005" name="ret_V_38_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="28" slack="1"/>
<pin id="681" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="684" class="1005" name="ret_V_39_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="28" slack="1"/>
<pin id="686" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_39 "/>
</bind>
</comp>

<comp id="689" class="1005" name="ret_V_40_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="28" slack="1"/>
<pin id="691" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_40 "/>
</bind>
</comp>

<comp id="694" class="1005" name="ret_V_41_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="28" slack="1"/>
<pin id="696" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="699" class="1005" name="ret_V_42_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="28" slack="1"/>
<pin id="701" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_42 "/>
</bind>
</comp>

<comp id="704" class="1005" name="ret_V_43_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="28" slack="1"/>
<pin id="706" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="709" class="1005" name="ret_V_44_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="28" slack="1"/>
<pin id="711" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="412"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="428"><net_src comp="416" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="431"><net_src comp="416" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="432"><net_src comp="416" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="433"><net_src comp="416" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="434"><net_src comp="416" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="435"><net_src comp="416" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="440"><net_src comp="403" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="403" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="93" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="106" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="459" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="119" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="132" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="473" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="145" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="158" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="487" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="171" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="184" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="501" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="197" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="210" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="223" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="236" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="249" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="262" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="543" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="275" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="288" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="557" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="82" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="581"><net_src comp="416" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="593"><net_src comp="86" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="598"><net_src comp="99" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="603"><net_src comp="112" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="608"><net_src comp="125" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="613"><net_src comp="138" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="618"><net_src comp="151" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="623"><net_src comp="164" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="628"><net_src comp="177" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="633"><net_src comp="442" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="190" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="642"><net_src comp="203" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="647"><net_src comp="216" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="652"><net_src comp="229" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="657"><net_src comp="242" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="662"><net_src comp="255" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="667"><net_src comp="268" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="672"><net_src comp="281" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="677"><net_src comp="467" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="682"><net_src comp="481" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="687"><net_src comp="495" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="692"><net_src comp="509" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="697"><net_src comp="523" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="702"><net_src comp="537" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="707"><net_src comp="551" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="712"><net_src comp="565" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="392" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_5_I_V | {3 }
	Port: arr_5_Q_V | {3 }
	Port: arr_5_I_V_1 | {3 }
	Port: arr_5_Q_V_1 | {3 }
	Port: arr_5_I_V_2 | {3 }
	Port: arr_5_Q_V_2 | {3 }
	Port: arr_5_I_V_3 | {3 }
	Port: arr_5_Q_V_3 | {3 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_1 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_2 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_3 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_4 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_5 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_I_V_7 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_6 | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_217_16 : arr_4_Q_V_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		lshr_ln813_7 : 2
		zext_ln813 : 3
		arr_4_I_V_addr : 4
		lhs_V : 5
		arr_4_I_V_1_addr : 4
		rhs : 5
		arr_4_Q_V_addr : 4
		lhs_V_7 : 5
		arr_4_Q_V_1_addr : 4
		rhs_7 : 5
		arr_4_I_V_2_addr : 4
		lhs_V_8 : 5
		arr_4_I_V_3_addr : 4
		rhs_8 : 5
		arr_4_Q_V_2_addr : 4
		lhs_V_9 : 5
		arr_4_Q_V_3_addr : 4
		rhs_9 : 5
		or_ln217 : 2
		icmp_ln217 : 2
		br_ln217 : 3
		arr_4_I_V_4_addr : 4
		lhs_V_10 : 5
		arr_4_I_V_5_addr : 4
		rhs_10 : 5
		arr_4_Q_V_4_addr : 4
		lhs_V_11 : 5
		arr_4_Q_V_5_addr : 4
		rhs_11 : 5
		arr_4_I_V_6_addr : 4
		lhs_V_12 : 5
		arr_4_I_V_7_addr : 4
		rhs_12 : 5
		arr_4_Q_V_6_addr : 4
		lhs_V_13 : 5
		arr_4_Q_V_7_addr : 4
		rhs_13 : 5
		add_ln217 : 2
		store_ln217 : 3
	State 2
		sext_ln813 : 1
		sext_ln813_17 : 1
		ret_V : 2
		sext_ln813_18 : 1
		sext_ln813_19 : 1
		ret_V_38 : 2
		sext_ln813_20 : 1
		sext_ln813_21 : 1
		ret_V_39 : 2
		sext_ln813_22 : 1
		sext_ln813_23 : 1
		ret_V_40 : 2
		sext_ln813_24 : 1
		sext_ln813_25 : 1
		ret_V_41 : 2
		sext_ln813_26 : 1
		sext_ln813_27 : 1
		ret_V_42 : 2
		sext_ln813_28 : 1
		sext_ln813_29 : 1
		ret_V_43 : 2
		sext_ln813_30 : 1
		sext_ln813_31 : 1
		ret_V_44 : 2
	State 3
		store_ln219 : 1
		store_ln220 : 1
		store_ln219 : 1
		store_ln220 : 1
		store_ln219 : 1
		store_ln220 : 1
		store_ln219 : 1
		store_ln220 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln217_fu_448   |    0    |    15   |
|          |     ret_V_fu_467     |    0    |    34   |
|          |    ret_V_38_fu_481   |    0    |    34   |
|          |    ret_V_39_fu_495   |    0    |    34   |
|    add   |    ret_V_40_fu_509   |    0    |    34   |
|          |    ret_V_41_fu_523   |    0    |    34   |
|          |    ret_V_42_fu_537   |    0    |    34   |
|          |    ret_V_43_fu_551   |    0    |    34   |
|          |    ret_V_44_fu_565   |    0    |    34   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln217_fu_442  |    0    |    11   |
|----------|----------------------|---------|---------|
|partselect|  lshr_ln813_7_fu_406 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln813_fu_416  |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    or_ln217_fu_436   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln813_fu_459  |    0    |    0    |
|          | sext_ln813_17_fu_463 |    0    |    0    |
|          | sext_ln813_18_fu_473 |    0    |    0    |
|          | sext_ln813_19_fu_477 |    0    |    0    |
|          | sext_ln813_20_fu_487 |    0    |    0    |
|          | sext_ln813_21_fu_491 |    0    |    0    |
|          | sext_ln813_22_fu_501 |    0    |    0    |
|   sext   | sext_ln813_23_fu_505 |    0    |    0    |
|          | sext_ln813_24_fu_515 |    0    |    0    |
|          | sext_ln813_25_fu_519 |    0    |    0    |
|          | sext_ln813_26_fu_529 |    0    |    0    |
|          | sext_ln813_27_fu_533 |    0    |    0    |
|          | sext_ln813_28_fu_543 |    0    |    0    |
|          | sext_ln813_29_fu_547 |    0    |    0    |
|          | sext_ln813_30_fu_557 |    0    |    0    |
|          | sext_ln813_31_fu_561 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   298   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|arr_4_I_V_1_addr_reg_595|    5   |
|arr_4_I_V_2_addr_reg_610|    5   |
|arr_4_I_V_3_addr_reg_615|    5   |
|arr_4_I_V_4_addr_reg_634|    5   |
|arr_4_I_V_5_addr_reg_639|    5   |
|arr_4_I_V_6_addr_reg_654|    5   |
|arr_4_I_V_7_addr_reg_659|    5   |
| arr_4_I_V_addr_reg_590 |    5   |
|arr_4_Q_V_1_addr_reg_605|    5   |
|arr_4_Q_V_2_addr_reg_620|    5   |
|arr_4_Q_V_3_addr_reg_625|    5   |
|arr_4_Q_V_4_addr_reg_644|    5   |
|arr_4_Q_V_5_addr_reg_649|    5   |
|arr_4_Q_V_6_addr_reg_664|    5   |
|arr_4_Q_V_7_addr_reg_669|    5   |
| arr_4_Q_V_addr_reg_600 |    5   |
|        i_reg_571       |    8   |
|   icmp_ln217_reg_630   |    1   |
|    ret_V_38_reg_679    |   28   |
|    ret_V_39_reg_684    |   28   |
|    ret_V_40_reg_689    |   28   |
|    ret_V_41_reg_694    |   28   |
|    ret_V_42_reg_699    |   28   |
|    ret_V_43_reg_704    |   28   |
|    ret_V_44_reg_709    |   28   |
|      ret_V_reg_674     |   28   |
|   zext_ln813_reg_578   |   64   |
+------------------------+--------+
|          Total         |   377  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_184 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_197 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_236 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_262 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_275 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_288 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   298  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   144  |
|  Register |    -   |   377  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   377  |   442  |
+-----------+--------+--------+--------+
