

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Apr 28 18:38:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.367 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9597088|  9597088| 95.971 ms | 95.971 ms |  9597088|  9597088|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |       62|       62|         2|          -|          -|     31|    no    |
        |- Loop 2  |  9597024|  9597024|        96|          -|          -|  99969|    no    |
        | + HConv  |       93|       93|         3|          -|          -|     31|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%hwin_V = alloca [31 x i32], align 4" [demodulation_FM.cpp:5]   --->   Operation 9 'alloca' 'hwin_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:39]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 11 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.11ns)   --->   "%icmp_ln39 = icmp eq i5 %j_0, -1" [demodulation_FM.cpp:39]   --->   Operation 12 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.33ns)   --->   "%j = add i5 %j_0, 1" [demodulation_FM.cpp:39]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.preheader.preheader, label %2" [demodulation_FM.cpp:39]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %j_0 to i64" [demodulation_FM.cpp:41]   --->   Operation 16 'zext' 'zext_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [100000 x i32]* %x_V, i64 0, i64 %zext_ln41" [demodulation_FM.cpp:41]   --->   Operation 17 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.66ns)   --->   "%x_V_load = load i32* %x_V_addr, align 4" [demodulation_FM.cpp:41]   --->   Operation 18 'load' 'x_V_load' <Predicate = (!icmp_ln39)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_2 : Operation 19 [1/1] (1.06ns)   --->   "br label %.preheader" [demodulation_FM.cpp:44]   --->   Operation 19 'br' <Predicate = (icmp_ln39)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 20 [1/2] (2.66ns)   --->   "%x_V_load = load i32* %x_V_addr, align 4" [demodulation_FM.cpp:41]   --->   Operation 20 'load' 'x_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_addr = getelementptr [100000 x i32]* %y_V, i64 0, i64 %zext_ln41" [demodulation_FM.cpp:41]   --->   Operation 21 'getelementptr' 'y_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.66ns)   --->   "store i32 %x_V_load, i32* %y_V_addr, align 4" [demodulation_FM.cpp:41]   --->   Operation 22 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%hwin_V_addr = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln41" [demodulation_FM.cpp:42]   --->   Operation 23 'getelementptr' 'hwin_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.42ns)   --->   "store i32 %x_V_load, i32* %hwin_V_addr, align 4" [demodulation_FM.cpp:42]   --->   Operation 24 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:39]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%l_0 = phi i17 [ %l, %4 ], [ 31, %.preheader.preheader ]"   --->   Operation 26 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.50ns)   --->   "%icmp_ln44 = icmp eq i17 %l_0, -31072" [demodulation_FM.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 99969, i64 99969, i64 99969)"   --->   Operation 28 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %5, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [demodulation_FM.cpp:44]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i17 %l_0 to i64" [demodulation_FM.cpp:46]   --->   Operation 30 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_V_addr_1 = getelementptr [100000 x i32]* %x_V, i64 0, i64 %zext_ln46" [demodulation_FM.cpp:46]   --->   Operation 31 'getelementptr' 'x_V_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.66ns)   --->   "%in_val_V = load i32* %x_V_addr_1, align 4" [demodulation_FM.cpp:46]   --->   Operation 32 'load' 'in_val_V' <Predicate = (!icmp_ln44)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:55]   --->   Operation 33 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 34 [1/2] (2.66ns)   --->   "%in_val_V = load i32* %x_V_addr_1, align 4" [demodulation_FM.cpp:46]   --->   Operation 34 'load' 'in_val_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_5 : Operation 35 [1/1] (1.06ns)   --->   "br label %3" [demodulation_FM.cpp:48]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 4> <Delay = 2.76>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %out_val_V, %_ifconv ]"   --->   Operation 36 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %i, %_ifconv ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.11ns)   --->   "%icmp_ln48 = icmp eq i5 %i_0, -1" [demodulation_FM.cpp:48]   --->   Operation 38 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 39 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.33ns)   --->   "%i = add i5 %i_0, 1" [demodulation_FM.cpp:49]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %4, label %_ifconv" [demodulation_FM.cpp:48]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %i_0 to i64" [demodulation_FM.cpp:49]   --->   Operation 42 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln49 = icmp ult i5 %i_0, -2" [demodulation_FM.cpp:49]   --->   Operation 43 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln48)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i5 %i to i64" [demodulation_FM.cpp:49]   --->   Operation 44 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%hwin_V_addr_1 = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln49_1" [demodulation_FM.cpp:49]   --->   Operation 45 'getelementptr' 'hwin_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (1.42ns)   --->   "%hwin_V_load = load i32* %hwin_V_addr_1, align 4" [demodulation_FM.cpp:49]   --->   Operation 46 'load' 'hwin_V_load' <Predicate = (!icmp_ln48)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [31 x i12]* @coef, i64 0, i64 %zext_ln49" [demodulation_FM.cpp:50]   --->   Operation 47 'getelementptr' 'coef_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.66ns)   --->   "%coef_load = load i12* %coef_addr, align 2" [demodulation_FM.cpp:50]   --->   Operation 48 'load' 'coef_load' <Predicate = (!icmp_ln48)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%y_V_addr_1 = getelementptr [100000 x i32]* %y_V, i64 0, i64 %zext_ln46" [demodulation_FM.cpp:53]   --->   Operation 49 'getelementptr' 'y_V_addr_1' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (2.66ns)   --->   "store i32 %p_Val2_s, i32* %y_V_addr_1, align 4" [demodulation_FM.cpp:53]   --->   Operation 50 'store' <Predicate = (icmp_ln48)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_6 : Operation 51 [1/1] (1.50ns)   --->   "%l = add i17 %l_0, 1" [demodulation_FM.cpp:44]   --->   Operation 51 'add' 'l' <Predicate = (icmp_ln48)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader" [demodulation_FM.cpp:44]   --->   Operation 52 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.48>
ST_7 : Operation 53 [1/2] (1.42ns)   --->   "%hwin_V_load = load i32* %hwin_V_addr_1, align 4" [demodulation_FM.cpp:49]   --->   Operation 53 'load' 'hwin_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_7 : Operation 54 [1/1] (0.63ns)   --->   "%select_ln49 = select i1 %icmp_ln49, i32 %hwin_V_load, i32 %in_val_V" [demodulation_FM.cpp:49]   --->   Operation 54 'select' 'select_ln49' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%hwin_V_addr_2 = getelementptr [31 x i32]* %hwin_V, i64 0, i64 %zext_ln49" [demodulation_FM.cpp:49]   --->   Operation 55 'getelementptr' 'hwin_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.42ns)   --->   "store i32 %select_ln49, i32* %hwin_V_addr_2, align 4" [demodulation_FM.cpp:49]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31> <RAM>
ST_7 : Operation 57 [1/2] (2.66ns)   --->   "%coef_load = load i12* %coef_addr, align 2" [demodulation_FM.cpp:50]   --->   Operation 57 'load' 'coef_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 31> <ROM>

State 8 <SV = 6> <Delay = 8.36>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [demodulation_FM.cpp:48]   --->   Operation 58 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %select_ln49 to i44" [demodulation_FM.cpp:50]   --->   Operation 59 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %coef_load to i44" [demodulation_FM.cpp:50]   --->   Operation 60 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (6.58ns)   --->   "%r_V = mul i44 %zext_ln1118, %sext_ln1116" [demodulation_FM.cpp:50]   --->   Operation 61 'mul' 'r_V' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_s, i16 0)" [demodulation_FM.cpp:50]   --->   Operation 62 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i44 %r_V to i48" [demodulation_FM.cpp:50]   --->   Operation 63 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.78ns)   --->   "%ret_V = add i48 %sext_ln1192, %lhs_V" [demodulation_FM.cpp:50]   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%out_val_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V, i32 16, i32 47)" [demodulation_FM.cpp:50]   --->   Operation 65 'partselect' 'out_val_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [demodulation_FM.cpp:48]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ coef]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hwin_V            (alloca           ) [ 001111111]
br_ln39           (br               ) [ 011100000]
j_0               (phi              ) [ 001000000]
icmp_ln39         (icmp             ) [ 001100000]
empty             (speclooptripcount) [ 000000000]
j                 (add              ) [ 011100000]
br_ln39           (br               ) [ 000000000]
zext_ln41         (zext             ) [ 000100000]
x_V_addr          (getelementptr    ) [ 000100000]
br_ln44           (br               ) [ 001111111]
x_V_load          (load             ) [ 000000000]
y_V_addr          (getelementptr    ) [ 000000000]
store_ln41        (store            ) [ 000000000]
hwin_V_addr       (getelementptr    ) [ 000000000]
store_ln42        (store            ) [ 000000000]
br_ln39           (br               ) [ 011100000]
l_0               (phi              ) [ 000011111]
icmp_ln44         (icmp             ) [ 000011111]
empty_18          (speclooptripcount) [ 000000000]
br_ln44           (br               ) [ 000000000]
zext_ln46         (zext             ) [ 000001111]
x_V_addr_1        (getelementptr    ) [ 000001000]
ret_ln55          (ret              ) [ 000000000]
in_val_V          (load             ) [ 000000111]
br_ln48           (br               ) [ 000011111]
p_Val2_s          (phi              ) [ 000000111]
i_0               (phi              ) [ 000000100]
icmp_ln48         (icmp             ) [ 000011111]
empty_19          (speclooptripcount) [ 000000000]
i                 (add              ) [ 000011111]
br_ln48           (br               ) [ 000000000]
zext_ln49         (zext             ) [ 000000010]
icmp_ln49         (icmp             ) [ 000000010]
zext_ln49_1       (zext             ) [ 000000000]
hwin_V_addr_1     (getelementptr    ) [ 000000010]
coef_addr         (getelementptr    ) [ 000000010]
y_V_addr_1        (getelementptr    ) [ 000000000]
store_ln53        (store            ) [ 000000000]
l                 (add              ) [ 001011111]
br_ln44           (br               ) [ 001011111]
hwin_V_load       (load             ) [ 000000000]
select_ln49       (select           ) [ 000000001]
hwin_V_addr_2     (getelementptr    ) [ 000000000]
store_ln49        (store            ) [ 000000000]
coef_load         (load             ) [ 000000001]
specloopname_ln48 (specloopname     ) [ 000000000]
sext_ln1116       (sext             ) [ 000000000]
zext_ln1118       (zext             ) [ 000000000]
r_V               (mul              ) [ 000000000]
lhs_V             (bitconcatenate   ) [ 000000000]
sext_ln1192       (sext             ) [ 000000000]
ret_V             (add              ) [ 000000000]
out_val_V         (partselect       ) [ 000011111]
br_ln48           (br               ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coef">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="hwin_V_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hwin_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="17" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/2 in_val_V/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="y_V_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="1"/>
<pin id="67" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_V_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 store_ln53/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="hwin_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="1"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hwin_V_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln42/3 hwin_V_load/6 store_ln49/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_V_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="17" slack="0"/>
<pin id="94" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="hwin_V_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hwin_V_addr_1/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="coef_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_load/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="17" slack="2"/>
<pin id="122" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_V_addr_1/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="hwin_V_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="1"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hwin_V_addr_2/7 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="l_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="1"/>
<pin id="146" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="l_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Val2_s_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln39_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln41_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln44_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln46_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="17" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln48_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln49_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln49_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln49_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="l_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="2"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln49_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="2"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1116_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln1118_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="r_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="lhs_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="48" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln1192_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="44" slack="0"/>
<pin id="271" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ret_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="44" slack="0"/>
<pin id="275" dir="0" index="1" bw="48" slack="0"/>
<pin id="276" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="out_val_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="48" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_val_V/8 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="297" class="1005" name="zext_ln41_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="303" class="1005" name="x_V_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="17" slack="1"/>
<pin id="305" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln46_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="2"/>
<pin id="313" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="316" class="1005" name="x_V_addr_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="1"/>
<pin id="318" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="in_val_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_val_V "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln49_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln49_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="344" class="1005" name="hwin_V_addr_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="hwin_V_addr_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="coef_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="coef_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="l_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="17" slack="1"/>
<pin id="356" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln49_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="364" class="1005" name="coef_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="1"/>
<pin id="366" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="coef_load "/>
</bind>
</comp>

<comp id="369" class="1005" name="out_val_V_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_val_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="57" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="57" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="70" pin=1"/></net>

<net id="168"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="137" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="137" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="137" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="201"><net_src comp="148" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="148" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="212"><net_src comp="173" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="173" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="173" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="229"><net_src comp="173" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="214" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="240"><net_src comp="144" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="83" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="3"/><net_sink comp="83" pin=1"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="156" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="261" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="295"><net_src comp="186" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="300"><net_src comp="192" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="306"><net_src comp="50" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="314"><net_src comp="203" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="319"><net_src comp="90" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="324"><net_src comp="57" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="332"><net_src comp="214" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="337"><net_src comp="220" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="342"><net_src comp="225" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="347"><net_src comp="98" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="352"><net_src comp="105" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="357"><net_src comp="236" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="362"><net_src comp="242" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="367"><net_src comp="112" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="372"><net_src comp="279" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {3 6 }
 - Input state : 
	Port: fir : x_V | {2 3 4 5 }
	Port: fir : coef | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln41 : 1
		x_V_addr : 2
		x_V_load : 3
	State 3
		store_ln41 : 1
		store_ln42 : 1
	State 4
		icmp_ln44 : 1
		br_ln44 : 2
		zext_ln46 : 1
		x_V_addr_1 : 2
		in_val_V : 3
	State 5
	State 6
		icmp_ln48 : 1
		i : 1
		br_ln48 : 2
		zext_ln49 : 1
		icmp_ln49 : 1
		zext_ln49_1 : 2
		hwin_V_addr_1 : 3
		hwin_V_load : 4
		coef_addr : 2
		coef_load : 3
		store_ln53 : 1
	State 7
		select_ln49 : 1
		store_ln49 : 2
	State 8
		r_V : 1
		sext_ln1192 : 2
		ret_V : 3
		out_val_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      j_fu_186      |    0    |    0    |    15   |
|    add   |      i_fu_214      |    0    |    0    |    15   |
|          |      l_fu_236      |    0    |    0    |    24   |
|          |    ret_V_fu_273    |    0    |    0    |    55   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln39_fu_180  |    0    |    0    |    11   |
|   icmp   |  icmp_ln44_fu_197  |    0    |    0    |    18   |
|          |  icmp_ln48_fu_208  |    0    |    0    |    11   |
|          |  icmp_ln49_fu_225  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln49_fu_242 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     r_V_fu_255     |    2    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln41_fu_192  |    0    |    0    |    0    |
|          |  zext_ln46_fu_203  |    0    |    0    |    0    |
|   zext   |  zext_ln49_fu_220  |    0    |    0    |    0    |
|          | zext_ln49_1_fu_231 |    0    |    0    |    0    |
|          | zext_ln1118_fu_252 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | sext_ln1116_fu_249 |    0    |    0    |    0    |
|          | sext_ln1192_fu_269 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    lhs_V_fu_261    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  out_val_V_fu_279  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |    0    |   213   |
|----------|--------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|hwin_V|    0   |   64   |   16   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   64   |   16   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  coef_addr_reg_349  |    5   |
|  coef_load_reg_364  |   12   |
|hwin_V_addr_1_reg_344|    5   |
|     i_0_reg_169     |    5   |
|      i_reg_329      |    5   |
|  icmp_ln49_reg_339  |    1   |
|   in_val_V_reg_321  |   32   |
|     j_0_reg_133     |    5   |
|      j_reg_292      |    5   |
|     l_0_reg_144     |   17   |
|      l_reg_354      |   17   |
|  out_val_V_reg_369  |   32   |
|   p_Val2_s_reg_156  |   32   |
| select_ln49_reg_359 |   32   |
|  x_V_addr_1_reg_316 |   17   |
|   x_V_addr_reg_303  |   17   |
|  zext_ln41_reg_297  |   64   |
|  zext_ln46_reg_311  |   64   |
|  zext_ln49_reg_334  |   64   |
+---------------------+--------+
|        Total        |   431  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_57 |  p0  |   4  |  17  |   68   ||    21   |
|  grp_access_fu_70 |  p0  |   2  |  17  |   34   ||    9    |
|  grp_access_fu_70 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_83 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   5  |   10   ||    9    |
|    l_0_reg_144    |  p0  |   2  |  17  |   34   ||    9    |
|  p_Val2_s_reg_156 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   358  ||  8.762  ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   213  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |   16   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   431  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    8   |   495  |   325  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
