<stg><name>receiver_Pipeline_VITIS_LOOP_159_10</name>


<trans_list>

<trans id="355" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 140, i11 %i_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342:0 %i = load i11 %i_9

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body342:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342:2 %icmp_ln159 = icmp_ult  i11 %i, i11 1260

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body342:3 %br_ln159 = br i1 %icmp_ln159, void %for.end365.exitStub, void %for.body342.split

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="11">
<![CDATA[
for.body342.split:0 %empty = trunc i11 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:3 %lshr_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
for.body342.split:4 %zext_ln159 = zext i7 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:5 %add_ln161 = add i11 %i, i11 1908

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:6 %zext_ln161 = zext i11 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:7 %lshr_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:9 %matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:10 %matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:11 %matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_8_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:12 %matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:13 %matched_I_0_load = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="matched_I_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:14 %matched_I_4_load = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="matched_I_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:15 %matched_I_8_load = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="matched_I_8_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:16 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:18 %preamble_upsampled_addr = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:19 %preamble_upsampled_load = load i11 %preamble_upsampled_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:25 %matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:26 %matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_12_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:28 %add_ln161_1 = add i11 %i, i11 1909

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:29 %zext_ln161_2 = zext i11 %add_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:30 %lshr_ln161_2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_1, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:32 %matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:33 %matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:34 %matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_9_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:35 %matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_13_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:36 %preamble_upsampled_addr_1 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:37 %preamble_upsampled_load_1 = load i11 %preamble_upsampled_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:39 %matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_5_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:40 %matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_13_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:42 %add_ln161_2 = add i11 %i, i11 1910

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:43 %zext_ln161_4 = zext i11 %add_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:44 %lshr_ln161_3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_2, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:46 %matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:47 %matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_6_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:48 %matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_10_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:49 %matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_14_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:50 %preamble_upsampled_addr_2 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:51 %preamble_upsampled_load_2 = load i11 %preamble_upsampled_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:53 %matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_6_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:54 %matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_14_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:56 %add_ln161_3 = add i11 %i, i11 1911

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:57 %zext_ln161_6 = zext i11 %add_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:58 %lshr_ln161_4 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_3, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:60 %matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_3_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:61 %matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_7_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:62 %matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_11_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:63 %matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_I_15_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:64 %preamble_upsampled_addr_3 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:65 %preamble_upsampled_load_3 = load i11 %preamble_upsampled_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:67 %matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_7_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:68 %matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="matched_Q_15_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:70 %add_ln159 = add i11 %i, i11 4

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:71 %lshr_ln161_5 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_5"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="7">
<![CDATA[
for.body342.split:72 %zext_ln161_8 = zext i7 %lshr_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:73 %add_ln161_4 = add i11 %i, i11 1912

]]></Node>
<StgValue><ssdm name="add_ln161_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:74 %zext_ln161_9 = zext i11 %add_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_9"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:75 %lshr_ln161_6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_4, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:77 %matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_I_0_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:78 %matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_I_4_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:79 %matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_I_8_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:80 %matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_I_12_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:81 %preamble_upsampled_addr_4 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_9

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:82 %preamble_upsampled_load_4 = load i11 %preamble_upsampled_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:84 %matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_Q_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:85 %matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="matched_Q_8_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:87 %add_ln159_1 = add i11 %i, i11 5

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:88 %lshr_ln161_7 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_1, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="7">
<![CDATA[
for.body342.split:89 %zext_ln161_11 = zext i7 %lshr_ln161_7

]]></Node>
<StgValue><ssdm name="zext_ln161_11"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:90 %add_ln161_5 = add i11 %i, i11 1913

]]></Node>
<StgValue><ssdm name="add_ln161_5"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:91 %zext_ln161_12 = zext i11 %add_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_12"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:92 %lshr_ln161_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_5, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:94 %matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_I_1_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:95 %matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_I_5_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:96 %matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_I_9_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:97 %matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_I_13_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:98 %preamble_upsampled_addr_5 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_12

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:99 %preamble_upsampled_load_5 = load i11 %preamble_upsampled_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:101 %matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_Q_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:102 %matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="matched_Q_9_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:104 %add_ln159_2 = add i11 %i, i11 6

]]></Node>
<StgValue><ssdm name="add_ln159_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:105 %lshr_ln161_9 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_2, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_9"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="7">
<![CDATA[
for.body342.split:106 %zext_ln161_14 = zext i7 %lshr_ln161_9

]]></Node>
<StgValue><ssdm name="zext_ln161_14"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:107 %add_ln161_6 = add i11 %i, i11 1914

]]></Node>
<StgValue><ssdm name="add_ln161_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:108 %zext_ln161_15 = zext i11 %add_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:109 %lshr_ln161_s = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_6, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_s"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:111 %matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_I_2_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:112 %matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_I_6_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:113 %matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_I_10_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:114 %matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_I_14_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:115 %preamble_upsampled_addr_6 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_15

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_6"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:116 %preamble_upsampled_load_6 = load i11 %preamble_upsampled_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_6"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:118 %matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_Q_2_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:119 %matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="matched_Q_10_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:121 %add_ln159_3 = add i11 %i, i11 7

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:122 %lshr_ln161_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln159_3, i32 4, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="7">
<![CDATA[
for.body342.split:123 %zext_ln161_17 = zext i7 %lshr_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_17"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:124 %add_ln161_7 = add i11 %i, i11 1915

]]></Node>
<StgValue><ssdm name="add_ln161_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="11">
<![CDATA[
for.body342.split:125 %zext_ln161_18 = zext i11 %add_ln161_7

]]></Node>
<StgValue><ssdm name="zext_ln161_18"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:126 %lshr_ln161_10 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln161_7, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln161_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:128 %matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_I_3_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:129 %matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_I_7_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:130 %matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_I_11_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:131 %matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_I_15_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:132 %matched_I_1_load = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="matched_I_1_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:133 %matched_I_5_load = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="matched_I_5_load"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:134 %matched_I_9_load = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="matched_I_9_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:135 %matched_I_13_load = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="matched_I_13_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:141 %matched_I_2_load = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="matched_I_2_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:142 %matched_I_6_load = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="matched_I_6_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:143 %matched_I_10_load = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="matched_I_10_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:144 %matched_I_14_load = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="matched_I_14_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:150 %matched_I_3_load = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="matched_I_3_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:151 %matched_I_7_load = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="matched_I_7_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:152 %matched_I_11_load = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="matched_I_11_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:153 %matched_I_15_load = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="matched_I_15_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:159 %matched_I_0_load_1 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_0_load_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:160 %matched_I_4_load_1 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_4_load_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:161 %matched_I_8_load_1 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_8_load_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:162 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:168 %matched_I_1_load_1 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:169 %matched_I_5_load_1 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_5_load_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:170 %matched_I_9_load_1 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_9_load_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:171 %matched_I_13_load_1 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_13_load_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:177 %matched_I_2_load_1 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_2_load_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:178 %matched_I_6_load_1 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_6_load_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:179 %matched_I_10_load_1 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_10_load_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:180 %matched_I_14_load_1 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_14_load_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:186 %matched_I_3_load_1 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_3_load_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:187 %matched_I_7_load_1 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_7_load_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:188 %matched_I_11_load_1 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_11_load_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:189 %matched_I_15_load_1 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_15_load_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:191 %preamble_upsampled_addr_7 = getelementptr i17 %preamble_upsampled, i64 0, i64 %zext_ln161_18

]]></Node>
<StgValue><ssdm name="preamble_upsampled_addr_7"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:192 %preamble_upsampled_load_7 = load i11 %preamble_upsampled_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_7"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:206 %matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_Q_3_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:207 %matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="matched_Q_11_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:208 %matched_Q_4_load = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="matched_Q_4_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:209 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:215 %matched_Q_5_load = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="matched_Q_5_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:216 %matched_Q_13_load = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="matched_Q_13_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:221 %matched_Q_6_load = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="matched_Q_6_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:222 %matched_Q_14_load = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="matched_Q_14_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:227 %matched_Q_7_load = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="matched_Q_7_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:228 %matched_Q_15_load = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="matched_Q_15_load"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:233 %matched_Q_0_load = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="matched_Q_0_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:234 %matched_Q_8_load = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="matched_Q_8_load"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:239 %matched_Q_1_load = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="matched_Q_1_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:240 %matched_Q_9_load = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="matched_Q_9_load"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:245 %matched_Q_2_load = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="matched_Q_2_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:246 %matched_Q_10_load = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="matched_Q_10_load"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:251 %matched_Q_3_load = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="matched_Q_3_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:252 %matched_Q_11_load = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="matched_Q_11_load"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.split:266 %add_ln159_4 = add i11 %i, i11 8

]]></Node>
<StgValue><ssdm name="add_ln159_4"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body342.split:267 %store_ln159 = store i11 %add_ln159_4, i11 %i_9

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:13 %matched_I_0_load = load i8 %matched_I_0_addr

]]></Node>
<StgValue><ssdm name="matched_I_0_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:14 %matched_I_4_load = load i8 %matched_I_4_addr

]]></Node>
<StgValue><ssdm name="matched_I_4_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:15 %matched_I_8_load = load i8 %matched_I_8_addr

]]></Node>
<StgValue><ssdm name="matched_I_8_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:16 %matched_I_12_load_1 = load i8 %matched_I_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_12_load_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:19 %preamble_upsampled_load = load i11 %preamble_upsampled_addr

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:37 %preamble_upsampled_load_1 = load i11 %preamble_upsampled_addr_1

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:51 %preamble_upsampled_load_2 = load i11 %preamble_upsampled_addr_2

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_2"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:65 %preamble_upsampled_load_3 = load i11 %preamble_upsampled_addr_3

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_3"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:82 %preamble_upsampled_load_4 = load i11 %preamble_upsampled_addr_4

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_4"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:99 %preamble_upsampled_load_5 = load i11 %preamble_upsampled_addr_5

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_5"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:116 %preamble_upsampled_load_6 = load i11 %preamble_upsampled_addr_6

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_6"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:132 %matched_I_1_load = load i8 %matched_I_1_addr

]]></Node>
<StgValue><ssdm name="matched_I_1_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:133 %matched_I_5_load = load i8 %matched_I_5_addr

]]></Node>
<StgValue><ssdm name="matched_I_5_load"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:134 %matched_I_9_load = load i8 %matched_I_9_addr

]]></Node>
<StgValue><ssdm name="matched_I_9_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:135 %matched_I_13_load = load i8 %matched_I_13_addr

]]></Node>
<StgValue><ssdm name="matched_I_13_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:141 %matched_I_2_load = load i8 %matched_I_2_addr

]]></Node>
<StgValue><ssdm name="matched_I_2_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:142 %matched_I_6_load = load i8 %matched_I_6_addr

]]></Node>
<StgValue><ssdm name="matched_I_6_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:143 %matched_I_10_load = load i8 %matched_I_10_addr

]]></Node>
<StgValue><ssdm name="matched_I_10_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:144 %matched_I_14_load = load i8 %matched_I_14_addr

]]></Node>
<StgValue><ssdm name="matched_I_14_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:150 %matched_I_3_load = load i8 %matched_I_3_addr

]]></Node>
<StgValue><ssdm name="matched_I_3_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:151 %matched_I_7_load = load i8 %matched_I_7_addr

]]></Node>
<StgValue><ssdm name="matched_I_7_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:152 %matched_I_11_load = load i8 %matched_I_11_addr

]]></Node>
<StgValue><ssdm name="matched_I_11_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:153 %matched_I_15_load = load i8 %matched_I_15_addr

]]></Node>
<StgValue><ssdm name="matched_I_15_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:159 %matched_I_0_load_1 = load i8 %matched_I_0_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_0_load_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:160 %matched_I_4_load_1 = load i8 %matched_I_4_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_4_load_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:161 %matched_I_8_load_1 = load i8 %matched_I_8_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_8_load_1"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:162 %matched_I_12_load_2 = load i8 %matched_I_12_addr_2

]]></Node>
<StgValue><ssdm name="matched_I_12_load_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:168 %matched_I_1_load_1 = load i8 %matched_I_1_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_1_load_1"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:169 %matched_I_5_load_1 = load i8 %matched_I_5_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_5_load_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:170 %matched_I_9_load_1 = load i8 %matched_I_9_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_9_load_1"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:171 %matched_I_13_load_1 = load i8 %matched_I_13_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_13_load_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:177 %matched_I_2_load_1 = load i8 %matched_I_2_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_2_load_1"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:178 %matched_I_6_load_1 = load i8 %matched_I_6_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_6_load_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:179 %matched_I_10_load_1 = load i8 %matched_I_10_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_10_load_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:180 %matched_I_14_load_1 = load i8 %matched_I_14_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_14_load_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:186 %matched_I_3_load_1 = load i8 %matched_I_3_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_3_load_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:187 %matched_I_7_load_1 = load i8 %matched_I_7_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_7_load_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:188 %matched_I_11_load_1 = load i8 %matched_I_11_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_11_load_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:189 %matched_I_15_load_1 = load i8 %matched_I_15_addr_1

]]></Node>
<StgValue><ssdm name="matched_I_15_load_1"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="11">
<![CDATA[
for.body342.split:192 %preamble_upsampled_load_7 = load i11 %preamble_upsampled_addr_7

]]></Node>
<StgValue><ssdm name="preamble_upsampled_load_7"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:208 %matched_Q_4_load = load i8 %matched_Q_4_addr

]]></Node>
<StgValue><ssdm name="matched_Q_4_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:209 %matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1

]]></Node>
<StgValue><ssdm name="matched_Q_12_load_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body342.split:210 %icmp_ln162 = icmp_eq  i4 %empty, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:211 %select_ln162 = select i1 %icmp_ln162, i18 %matched_Q_12_load_1, i18 %matched_Q_4_load

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:215 %matched_Q_5_load = load i8 %matched_Q_5_addr

]]></Node>
<StgValue><ssdm name="matched_Q_5_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:216 %matched_Q_13_load = load i8 %matched_Q_13_addr

]]></Node>
<StgValue><ssdm name="matched_Q_13_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:217 %select_ln162_1 = select i1 %icmp_ln162, i18 %matched_Q_13_load, i18 %matched_Q_5_load

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:221 %matched_Q_6_load = load i8 %matched_Q_6_addr

]]></Node>
<StgValue><ssdm name="matched_Q_6_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:222 %matched_Q_14_load = load i8 %matched_Q_14_addr

]]></Node>
<StgValue><ssdm name="matched_Q_14_load"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:223 %select_ln162_2 = select i1 %icmp_ln162, i18 %matched_Q_14_load, i18 %matched_Q_6_load

]]></Node>
<StgValue><ssdm name="select_ln162_2"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:227 %matched_Q_7_load = load i8 %matched_Q_7_addr

]]></Node>
<StgValue><ssdm name="matched_Q_7_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:228 %matched_Q_15_load = load i8 %matched_Q_15_addr

]]></Node>
<StgValue><ssdm name="matched_Q_15_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:229 %select_ln162_3 = select i1 %icmp_ln162, i18 %matched_Q_15_load, i18 %matched_Q_7_load

]]></Node>
<StgValue><ssdm name="select_ln162_3"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:233 %matched_Q_0_load = load i8 %matched_Q_0_addr

]]></Node>
<StgValue><ssdm name="matched_Q_0_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:234 %matched_Q_8_load = load i8 %matched_Q_8_addr

]]></Node>
<StgValue><ssdm name="matched_Q_8_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:235 %select_ln162_4 = select i1 %icmp_ln162, i18 %matched_Q_0_load, i18 %matched_Q_8_load

]]></Node>
<StgValue><ssdm name="select_ln162_4"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:239 %matched_Q_1_load = load i8 %matched_Q_1_addr

]]></Node>
<StgValue><ssdm name="matched_Q_1_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:240 %matched_Q_9_load = load i8 %matched_Q_9_addr

]]></Node>
<StgValue><ssdm name="matched_Q_9_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:241 %select_ln162_5 = select i1 %icmp_ln162, i18 %matched_Q_1_load, i18 %matched_Q_9_load

]]></Node>
<StgValue><ssdm name="select_ln162_5"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:245 %matched_Q_2_load = load i8 %matched_Q_2_addr

]]></Node>
<StgValue><ssdm name="matched_Q_2_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:246 %matched_Q_10_load = load i8 %matched_Q_10_addr

]]></Node>
<StgValue><ssdm name="matched_Q_10_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:247 %select_ln162_6 = select i1 %icmp_ln162, i18 %matched_Q_2_load, i18 %matched_Q_10_load

]]></Node>
<StgValue><ssdm name="select_ln162_6"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:251 %matched_Q_3_load = load i8 %matched_Q_3_addr

]]></Node>
<StgValue><ssdm name="matched_Q_3_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="18" op_0_bw="8">
<![CDATA[
for.body342.split:252 %matched_Q_11_load = load i8 %matched_Q_11_addr

]]></Node>
<StgValue><ssdm name="matched_Q_11_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.body342.split:253 %select_ln162_7 = select i1 %icmp_ln162, i18 %matched_Q_3_load, i18 %matched_Q_11_load

]]></Node>
<StgValue><ssdm name="select_ln162_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="233" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:17 %tmp_4 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_0_load, i18 0, i18 0, i18 0, i18 %matched_I_4_load, i18 0, i18 0, i18 0, i18 %matched_I_8_load, i18 0, i18 0, i18 0, i18 %matched_I_12_load_1, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:20 %sext_ln161 = sext i17 %preamble_upsampled_load

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:136 %tmp_5 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_1_load, i18 0, i18 0, i18 0, i18 %matched_I_5_load, i18 0, i18 0, i18 0, i18 %matched_I_9_load, i18 0, i18 0, i18 0, i18 %matched_I_13_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:138 %sext_ln161_3 = sext i17 %preamble_upsampled_load_1

]]></Node>
<StgValue><ssdm name="sext_ln161_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:145 %tmp_6 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_2_load, i18 0, i18 0, i18 0, i18 %matched_I_6_load, i18 0, i18 0, i18 0, i18 %matched_I_10_load, i18 0, i18 0, i18 0, i18 %matched_I_14_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:147 %sext_ln161_5 = sext i17 %preamble_upsampled_load_2

]]></Node>
<StgValue><ssdm name="sext_ln161_5"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:154 %tmp_7 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_3_load, i18 0, i18 0, i18 0, i18 %matched_I_7_load, i18 0, i18 0, i18 0, i18 %matched_I_11_load, i18 0, i18 0, i18 0, i18 %matched_I_15_load, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:156 %sext_ln161_7 = sext i17 %preamble_upsampled_load_3

]]></Node>
<StgValue><ssdm name="sext_ln161_7"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:163 %tmp_8 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_4_load_1, i18 0, i18 0, i18 0, i18 %matched_I_8_load_1, i18 0, i18 0, i18 0, i18 %matched_I_12_load_2, i18 0, i18 0, i18 0, i18 %matched_I_0_load_1, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:165 %sext_ln161_9 = sext i17 %preamble_upsampled_load_4

]]></Node>
<StgValue><ssdm name="sext_ln161_9"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:172 %tmp_9 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_5_load_1, i18 0, i18 0, i18 0, i18 %matched_I_9_load_1, i18 0, i18 0, i18 0, i18 %matched_I_13_load_1, i18 0, i18 0, i18 0, i18 %matched_I_1_load_1, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:174 %sext_ln161_11 = sext i17 %preamble_upsampled_load_5

]]></Node>
<StgValue><ssdm name="sext_ln161_11"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:181 %tmp_s = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_6_load_1, i18 0, i18 0, i18 0, i18 %matched_I_10_load_1, i18 0, i18 0, i18 0, i18 %matched_I_14_load_1, i18 0, i18 0, i18 0, i18 %matched_I_2_load_1, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:183 %sext_ln161_13 = sext i17 %preamble_upsampled_load_6

]]></Node>
<StgValue><ssdm name="sext_ln161_13"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="4">
<![CDATA[
for.body342.split:190 %tmp_10 = mux i18 @_ssdm_op_Mux.ap_auto.13i18.i4, i18 %matched_I_7_load_1, i18 0, i18 0, i18 0, i18 %matched_I_11_load_1, i18 0, i18 0, i18 0, i18 %matched_I_15_load_1, i18 0, i18 0, i18 0, i18 %matched_I_3_load_1, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="34" op_0_bw="17">
<![CDATA[
for.body342.split:193 %sext_ln161_14 = sext i17 %preamble_upsampled_load_7

]]></Node>
<StgValue><ssdm name="sext_ln161_14"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:212 %sext_ln162 = sext i18 %select_ln162

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:213 %mul_ln162 = mul i34 %sext_ln162, i34 %sext_ln161

]]></Node>
<StgValue><ssdm name="mul_ln162"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:214 %trunc_ln9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:218 %sext_ln162_1 = sext i18 %select_ln162_1

]]></Node>
<StgValue><ssdm name="sext_ln162_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:219 %mul_ln162_1 = mul i34 %sext_ln162_1, i34 %sext_ln161_3

]]></Node>
<StgValue><ssdm name="mul_ln162_1"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:220 %trunc_ln162_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:224 %sext_ln162_2 = sext i18 %select_ln162_2

]]></Node>
<StgValue><ssdm name="sext_ln162_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:225 %mul_ln162_2 = mul i34 %sext_ln162_2, i34 %sext_ln161_5

]]></Node>
<StgValue><ssdm name="mul_ln162_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:226 %trunc_ln162_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:230 %sext_ln162_3 = sext i18 %select_ln162_3

]]></Node>
<StgValue><ssdm name="sext_ln162_3"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:231 %mul_ln162_3 = mul i34 %sext_ln162_3, i34 %sext_ln161_7

]]></Node>
<StgValue><ssdm name="mul_ln162_3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:232 %trunc_ln162_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_3"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:236 %sext_ln162_4 = sext i18 %select_ln162_4

]]></Node>
<StgValue><ssdm name="sext_ln162_4"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:237 %mul_ln162_4 = mul i34 %sext_ln162_4, i34 %sext_ln161_9

]]></Node>
<StgValue><ssdm name="mul_ln162_4"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:238 %trunc_ln162_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_4"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:242 %sext_ln162_5 = sext i18 %select_ln162_5

]]></Node>
<StgValue><ssdm name="sext_ln162_5"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:243 %mul_ln162_5 = mul i34 %sext_ln162_5, i34 %sext_ln161_11

]]></Node>
<StgValue><ssdm name="mul_ln162_5"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:244 %trunc_ln162_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_5"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:248 %sext_ln162_6 = sext i18 %select_ln162_6

]]></Node>
<StgValue><ssdm name="sext_ln162_6"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:249 %mul_ln162_6 = mul i34 %sext_ln162_6, i34 %sext_ln161_13

]]></Node>
<StgValue><ssdm name="mul_ln162_6"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:250 %trunc_ln162_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_6"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:254 %sext_ln162_7 = sext i18 %select_ln162_7

]]></Node>
<StgValue><ssdm name="sext_ln162_7"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:255 %mul_ln162_7 = mul i34 %sext_ln162_7, i34 %sext_ln161_14

]]></Node>
<StgValue><ssdm name="mul_ln162_7"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:256 %trunc_ln162_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln162_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln162_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:8 %zext_ln161_1 = zext i8 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:21 %sext_ln161_1 = sext i18 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln161_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:22 %mul_ln161 = mul i34 %sext_ln161, i34 %sext_ln161_1

]]></Node>
<StgValue><ssdm name="mul_ln161"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:23 %trunc_ln8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:27 %arr_Q_addr_1 = getelementptr i18 %arr_Q, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="arr_Q_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:31 %zext_ln161_3 = zext i8 %lshr_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:41 %arr_Q_1_addr = getelementptr i18 %arr_Q_1, i64 0, i64 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="arr_Q_1_addr"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:45 %zext_ln161_5 = zext i8 %lshr_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_5"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:55 %arr_Q_2_addr = getelementptr i18 %arr_Q_2, i64 0, i64 %zext_ln161_5

]]></Node>
<StgValue><ssdm name="arr_Q_2_addr"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:59 %zext_ln161_7 = zext i8 %lshr_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_7"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:69 %arr_Q_3_addr = getelementptr i18 %arr_Q_3, i64 0, i64 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="arr_Q_3_addr"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:76 %zext_ln161_10 = zext i8 %lshr_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_10"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:86 %arr_Q_4_addr = getelementptr i18 %arr_Q_4, i64 0, i64 %zext_ln161_10

]]></Node>
<StgValue><ssdm name="arr_Q_4_addr"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:93 %zext_ln161_13 = zext i8 %lshr_ln161_8

]]></Node>
<StgValue><ssdm name="zext_ln161_13"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:103 %arr_Q_5_addr = getelementptr i18 %arr_Q_5, i64 0, i64 %zext_ln161_13

]]></Node>
<StgValue><ssdm name="arr_Q_5_addr"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:110 %zext_ln161_16 = zext i8 %lshr_ln161_s

]]></Node>
<StgValue><ssdm name="zext_ln161_16"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:120 %arr_Q_6_addr = getelementptr i18 %arr_Q_6, i64 0, i64 %zext_ln161_16

]]></Node>
<StgValue><ssdm name="arr_Q_6_addr"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
for.body342.split:127 %zext_ln161_19 = zext i8 %lshr_ln161_10

]]></Node>
<StgValue><ssdm name="zext_ln161_19"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:137 %sext_ln161_2 = sext i18 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln161_2"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:139 %mul_ln161_1 = mul i34 %sext_ln161_2, i34 %sext_ln161_3

]]></Node>
<StgValue><ssdm name="mul_ln161_1"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:140 %trunc_ln161_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_1, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_1"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:146 %sext_ln161_4 = sext i18 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln161_4"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:148 %mul_ln161_2 = mul i34 %sext_ln161_4, i34 %sext_ln161_5

]]></Node>
<StgValue><ssdm name="mul_ln161_2"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:149 %trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_2, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_2"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:155 %sext_ln161_6 = sext i18 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln161_6"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:157 %mul_ln161_3 = mul i34 %sext_ln161_6, i34 %sext_ln161_7

]]></Node>
<StgValue><ssdm name="mul_ln161_3"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:158 %trunc_ln161_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_3, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_3"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:164 %sext_ln161_8 = sext i18 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln161_8"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:166 %mul_ln161_4 = mul i34 %sext_ln161_8, i34 %sext_ln161_9

]]></Node>
<StgValue><ssdm name="mul_ln161_4"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:167 %trunc_ln161_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_4, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_4"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:173 %sext_ln161_10 = sext i18 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln161_10"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:175 %mul_ln161_5 = mul i34 %sext_ln161_10, i34 %sext_ln161_11

]]></Node>
<StgValue><ssdm name="mul_ln161_5"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:176 %trunc_ln161_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_5, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_5"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:182 %sext_ln161_12 = sext i18 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln161_12"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:184 %mul_ln161_6 = mul i34 %sext_ln161_12, i34 %sext_ln161_13

]]></Node>
<StgValue><ssdm name="mul_ln161_6"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:185 %trunc_ln161_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_6, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_6"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="34" op_0_bw="18">
<![CDATA[
for.body342.split:194 %sext_ln161_15 = sext i18 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln161_15"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body342.split:195 %mul_ln161_7 = mul i34 %sext_ln161_14, i34 %sext_ln161_15

]]></Node>
<StgValue><ssdm name="mul_ln161_7"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body342.split:196 %trunc_ln161_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln161_7, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln161_7"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:257 %arr_Q_7_addr = getelementptr i18 %arr_Q_7, i64 0, i64 %zext_ln161_19

]]></Node>
<StgValue><ssdm name="arr_Q_7_addr"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:258 %store_ln162 = store i18 %trunc_ln9, i8 %arr_Q_addr_1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:259 %store_ln162 = store i18 %trunc_ln162_1, i8 %arr_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:260 %store_ln162 = store i18 %trunc_ln162_2, i8 %arr_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:261 %store_ln162 = store i18 %trunc_ln162_3, i8 %arr_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:262 %store_ln162 = store i18 %trunc_ln162_4, i8 %arr_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:263 %store_ln162 = store i18 %trunc_ln162_5, i8 %arr_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:264 %store_ln162 = store i18 %trunc_ln162_6, i8 %arr_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:265 %store_ln162 = store i18 %trunc_ln162_7, i8 %arr_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0">
<![CDATA[
for.end365.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body342.split:1 %speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 140, i64 140, i64 140

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln159"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body342.split:2 %specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:24 %arr_I_addr_1 = getelementptr i18 %arr_I, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="arr_I_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:38 %arr_I_1_addr = getelementptr i18 %arr_I_1, i64 0, i64 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="arr_I_1_addr"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:52 %arr_I_2_addr = getelementptr i18 %arr_I_2, i64 0, i64 %zext_ln161_5

]]></Node>
<StgValue><ssdm name="arr_I_2_addr"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:66 %arr_I_3_addr = getelementptr i18 %arr_I_3, i64 0, i64 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="arr_I_3_addr"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:83 %arr_I_4_addr = getelementptr i18 %arr_I_4, i64 0, i64 %zext_ln161_10

]]></Node>
<StgValue><ssdm name="arr_I_4_addr"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:100 %arr_I_5_addr = getelementptr i18 %arr_I_5, i64 0, i64 %zext_ln161_13

]]></Node>
<StgValue><ssdm name="arr_I_5_addr"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:117 %arr_I_6_addr = getelementptr i18 %arr_I_6, i64 0, i64 %zext_ln161_16

]]></Node>
<StgValue><ssdm name="arr_I_6_addr"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.split:197 %arr_I_7_addr = getelementptr i18 %arr_I_7, i64 0, i64 %zext_ln161_19

]]></Node>
<StgValue><ssdm name="arr_I_7_addr"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:198 %store_ln161 = store i18 %trunc_ln8, i8 %arr_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:199 %store_ln161 = store i18 %trunc_ln161_1, i8 %arr_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:200 %store_ln161 = store i18 %trunc_ln161_2, i8 %arr_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:201 %store_ln161 = store i18 %trunc_ln161_3, i8 %arr_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:202 %store_ln161 = store i18 %trunc_ln161_4, i8 %arr_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:203 %store_ln161 = store i18 %trunc_ln161_5, i8 %arr_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:204 %store_ln161 = store i18 %trunc_ln161_6, i8 %arr_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.body342.split:205 %store_ln161 = store i18 %trunc_ln161_7, i8 %arr_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
for.body342.split:268 %br_ln159 = br void %for.body342

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
