// Seed: 3957335013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_4 = 0;
  output wor id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_6 - -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[-1] = 1 ? 1 : id_1;
  assign id_2 = id_1;
  logic [id_1 : -1] id_3;
  ;
  assign id_3[id_1] = (-1'h0);
  wire [id_1  ==  {  -1  {  -1  }  } : -1] id_4 = 1;
  reg id_5 = -1;
  always @(!{id_1, id_4}) id_5 = id_1;
  logic id_6;
  assign id_5 = id_4;
  wire id_7 = id_3;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_7,
      id_4,
      id_4,
      id_6
  );
  logic id_8;
endmodule
