Release 13.3 - xst O.76xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: spi_host.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spi_host.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spi_host"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : spi_host
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\ipcore_dir\dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\ipcore_dir\dcm\example_design\dcm_exdes.v" into library work
Parsing module <dcm_exdes>.
Analyzing Verilog file "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" into library work
Parsing module <spi_host>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <spi_host>.

Elaborating module <dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=4,CLKFX_MULTIPLY=15,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=83.3333333333,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\ipcore_dir\dcm.v" Line 111: Assignment to clk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\ipcore_dir\dcm.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\ipcore_dir\dcm.v" Line 127: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 86: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 209: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 239: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 367: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 383: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 108: Assignment to clk_sel ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 801: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\yingyu\Desktop\ISEproj\SPI_ctrl\SPI_HOST\spi_host.v" Line 819: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <spi_host>.
    Related source file is "c:/users/yingyu/desktop/iseproj/spi_ctrl/spi_host/spi_host.v".
    Found 8-bit register for signal <state>.
    Found 1-bit register for signal <mosi>.
    Found 10-bit register for signal <bc>.
    Found 4-bit register for signal <ncr>.
    Found 8-bit register for signal <rcmd1>.
    Found 8-bit register for signal <rcmd2>.
    Found 8-bit register for signal <rcmd3>.
    Found 8-bit register for signal <rcmd4>.
    Found 8-bit register for signal <rcmd5>.
    Found 8-bit register for signal <rcmd6>.
    Found 1-bit register for signal <cs>.
    Found 8-bit register for signal <nxt>.
    Found 8-bit register for signal <rcvb>.
    Found 3-bit register for signal <led_control>.
    Found 32-bit register for signal <block>.
    Found 8-bit register for signal <dctr>.
    Found 1-bit register for signal <reset>.
    Found 7-bit register for signal <cntr>.
    Found 7-bit adder for signal <cntr[6]_GND_1_o_add_1_OUT> created at line 86.
    Found 4-bit adder for signal <ncr[3]_GND_1_o_add_6_OUT> created at line 367.
    Found 10-bit adder for signal <bc[9]_GND_1_o_add_10_OUT> created at line 383.
    Found 32-bit adder for signal <block[31]_GND_1_o_add_202_OUT> created at line 797.
    Found 8-bit adder for signal <state[7]_GND_1_o_add_205_OUT> created at line 801.
    Found 8-bit adder for signal <dctr[7]_GND_1_o_add_265_OUT> created at line 819.
    Found 4-bit comparator greater for signal <ncr[3]_PWR_1_o_LessThan_70_o> created at line 513
    Found 4-bit comparator greater for signal <ncr[3]_GND_1_o_LessThan_142_o> created at line 650
    Found 32-bit comparator greater for signal <GND_1_o_block[31]_LessThan_150_o> created at line 672
    Found 4-bit comparator greater for signal <ncr[3]_PWR_1_o_LessThan_167_o> created at line 724
    Found 10-bit comparator greater for signal <bc[9]_PWR_1_o_LessThan_202_o> created at line 792
    Found 8-bit comparator greater for signal <dctr[7]_GND_1_o_LessThan_265_o> created at line 817
    Found 8-bit comparator greater for signal <dctr[7]_GND_1_o_LessThan_268_o> created at line 822
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 139 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 161 Multiplexer(s).
Unit <spi_host> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "c:/users/yingyu/desktop/iseproj/spi_ctrl/spi_host/ipcore_dir/dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 18
 1-bit register                                        : 3
 10-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 7
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 3
 8-bit comparator greater                              : 2
# Multiplexers                                         : 161
 1-bit 2-to-1 multiplexer                              : 107
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 41

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <spi_host>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
The following registers are absorbed into counter <block>: 1 register on signal <block>.
The following registers are absorbed into counter <dctr>: 1 register on signal <dctr>.
Unit <spi_host> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 32-bit up counter                                     : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 7
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 3
 8-bit comparator greater                              : 2
# Multiplexers                                         : 160
 1-bit 2-to-1 multiplexer                              : 107
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 40

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rcmd1_6> (without init value) has a constant value of 1 in block <spi_host>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rcmd1_7> (without init value) has a constant value of 0 in block <spi_host>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rcmd6_0> (without init value) has a constant value of 1 in block <spi_host>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rcmd6_2> (without init value) has a constant value of 1 in block <spi_host>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rcmd6_5> in Unit <spi_host> is equivalent to the following FF/Latch, which will be removed : <rcmd6_6> 
INFO:Xst:2261 - The FF/Latch <rcmd1_1> in Unit <spi_host> is equivalent to the following FF/Latch, which will be removed : <rcmd1_2> 
INFO:Xst:2261 - The FF/Latch <rcmd1_3> in Unit <spi_host> is equivalent to the following FF/Latch, which will be removed : <rcmd6_1> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    state_0 in unit <spi_host>

WARNING:Xst:2016 - Found a loop when searching source clock on port 'sck_inv:O'
Last warning will be issued only once.

Optimizing unit <spi_host> ...
WARNING:Xst:1293 - FF/Latch <led_control_1> has a constant value of 0 in block <spi_host>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rcmd1_5> in Unit <spi_host> is equivalent to the following FF/Latch, which will be removed : <rcmd6_5> 
INFO:Xst:2261 - The FF/Latch <rcmd1_5> in Unit <spi_host> is equivalent to the following FF/Latch, which will be removed : <rcmd6_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block spi_host, actual ratio is 6.
WARNING:Xst:1426 - The value init of the FF/Latch state_0_LD hinder the constant cleaning in the block spi_host.
   You should achieve better results by setting this init to 1.
FlipFlop state_0_C_0 has been replicated 2 time(s)
FlipFlop state_0_P_0 has been replicated 1 time(s)
FlipFlop state_1 has been replicated 5 time(s)
FlipFlop state_2 has been replicated 4 time(s)
FlipFlop state_3 has been replicated 5 time(s)
FlipFlop state_4 has been replicated 6 time(s)
FlipFlop state_5 has been replicated 5 time(s)
FlipFlop state_6 has been replicated 5 time(s)
FlipFlop state_7 has been replicated 5 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 169
 Flip-Flops                                            : 169

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : spi_host.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 490
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 21
#      LUT3                        : 58
#      LUT4                        : 25
#      LUT5                        : 78
#      LUT6                        : 176
#      MUXCY                       : 45
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 170
#      FD                          : 25
#      FD_1                        : 3
#      FDC_1                       : 42
#      FDE                         : 40
#      FDE_1                       : 56
#      FDP_1                       : 2
#      FDR_1                       : 1
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 9
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 7
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  11440     1%  
 Number of Slice LUTs:                  392  out of   5720     6%  
    Number used as Logic:               392  out of   5720     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    444
   Number with an unused Flip Flop:     274  out of    444    61%  
   Number with an unused LUT:            52  out of    444    11%  
   Number of fully used LUT-FF pairs:   118  out of    444    26%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    186     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cntr_6                             | BUFG                   | 162   |
cryst                              | DCM_SP:CLKFX           | 7     |
reset                              | NONE(state_0_LD)       | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.162ns (Maximum Frequency: 89.588MHz)
   Minimum input arrival time before clock: 4.864ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cntr_6'
  Clock period: 11.162ns (frequency: 89.588MHz)
  Total number of paths / destination ports: 6484 / 303
-------------------------------------------------------------------------
Delay:               5.581ns (Levels of Logic = 5)
  Source:            state_4_1 (FF)
  Destination:       nxt_2 (FF)
  Source Clock:      cntr_6 falling
  Destination Clock: cntr_6 rising

  Data Path: state_4_1 to nxt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            3   0.447   0.995  state_4_1 (state_4_1)
     LUT5:I0->O           13   0.203   0.933  state[7]_PWR_1_o_equal_233_o<7>11 (state[7]_PWR_1_o_equal_233_o<7>1)
     LUT6:I5->O            4   0.205   0.684  out4 (out2)
     LUT6:I5->O            5   0.205   0.715  out7 (n0167)
     LUT6:I5->O            1   0.205   0.684  state[7]_GND_1_o_select_253_OUT<6>2 (state[7]_GND_1_o_select_253_OUT<6>2)
     LUT4:I2->O            1   0.203   0.000  state[7]_GND_1_o_select_253_OUT<6>7 (state[7]_GND_1_o_select_253_OUT<2>)
     FD:D                      0.102          nxt_2
    ----------------------------------------
    Total                      5.581ns (1.570ns logic, 4.011ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cryst'
  Clock period: 9.878ns (frequency: 101.236MHz)
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               2.634ns (Levels of Logic = 2)
  Source:            cntr_4 (FF)
  Destination:       cntr_6 (FF)
  Source Clock:      cryst rising 3.8X
  Destination Clock: cryst rising 3.8X

  Data Path: cntr_4 to cntr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  cntr_4 (cntr_4)
     LUT5:I0->O            1   0.203   0.684  Mcount_cntr_cy<4>11 (Mcount_cntr_cy<4>)
     LUT3:I1->O            1   0.203   0.000  Mcount_cntr_xor<6>11 (Result<6>)
     FD:D                      0.102          cntr_6
    ----------------------------------------
    Total                      2.634ns (0.955ns logic, 1.679ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cntr_6'
  Total number of paths / destination ports: 22 / 15
-------------------------------------------------------------------------
Offset:              4.864ns (Levels of Logic = 4)
  Source:            miso (PAD)
  Destination:       nxt_6 (FF)
  Destination Clock: cntr_6 rising

  Data Path: miso to nxt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.437  miso_IBUF (miso_IBUF)
     LUT5:I0->O            1   0.203   0.684  state[7]_GND_1_o_select_253_OUT<2>4 (state[7]_GND_1_o_select_253_OUT<2>6)
     LUT6:I4->O            1   0.203   0.808  state[7]_GND_1_o_select_253_OUT<2>5 (state[7]_GND_1_o_select_253_OUT<2>7)
     LUT6:I3->O            1   0.205   0.000  state[7]_GND_1_o_select_253_OUT<2>7 (state[7]_GND_1_o_select_253_OUT<6>)
     FD:D                      0.102          nxt_6
    ----------------------------------------
    Total                      4.864ns (1.935ns logic, 2.929ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cryst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            cntr_6 (FF)
  Destination:       sck (PAD)
  Source Clock:      cryst rising 3.8X

  Data Path: cntr_6 to sck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  cntr_6 (cntr_6)
     OBUF:I->O                 2.571          sck_OBUF (sck)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cntr_6'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            led_control_2 (FF)
  Destination:       rLED (PAD)
  Source Clock:      cntr_6 rising

  Data Path: led_control_2 to rLED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  led_control_2 (led_control_2)
     OBUF:I->O                 2.571          rLED_OBUF (rLED)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cntr_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cntr_6         |    6.076|    5.581|    6.808|         |
reset          |         |    6.287|    7.143|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cryst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cryst          |    2.634|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.56 secs
 
--> 

Total memory usage is 258396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    6 (   0 filtered)

