#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 18:26:25 2025
# Process ID: 58990
# Current directory: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/vivado.jou
# Running On: hhussien-lx01.engeu1.analog.com, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 6, Host memory: 16494 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.305 ; gain = 116.984 ; free physical = 6802 ; free virtual = 19514
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/adi/apps/xilinx/vivado/2023.1/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2738.914 ; gain = 77.609 ; free physical = 6748 ; free virtual = 19460
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_annd_0_0/design_1_annd_0_0.dcp' for cell 'design_1_i/annd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3105.379 ; gain = 0.000 ; free physical = 6367 ; free virtual = 19079
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [/home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1/new/cons1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.816 ; gain = 0.000 ; free physical = 6217 ; free virtual = 18959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3277.816 ; gain = 538.902 ; free physical = 6217 ; free virtual = 18959
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3304.562 ; gain = 26.746 ; free physical = 6187 ; free virtual = 18928

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12a1f5b45

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3784.422 ; gain = 479.859 ; free physical = 5766 ; free virtual = 18519

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 180dd1f04

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4070.281 ; gain = 0.000 ; free physical = 5475 ; free virtual = 18228
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 180dd1f04

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4070.281 ; gain = 0.000 ; free physical = 5475 ; free virtual = 18228
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150ab3f4e

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4070.281 ; gain = 0.000 ; free physical = 5468 ; free virtual = 18221
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 150ab3f4e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4102.297 ; gain = 32.016 ; free physical = 5475 ; free virtual = 18228
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10cec0e6b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4102.297 ; gain = 32.016 ; free physical = 5475 ; free virtual = 18228
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15a06dde3

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4102.297 ; gain = 32.016 ; free physical = 5475 ; free virtual = 18228
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             103  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4102.297 ; gain = 0.000 ; free physical = 5475 ; free virtual = 18228
Ending Logic Optimization Task | Checksum: 197b90dd0

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4102.297 ; gain = 32.016 ; free physical = 5475 ; free virtual = 18228

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 197b90dd0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4102.297 ; gain = 0.000 ; free physical = 5475 ; free virtual = 18228

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 197b90dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4102.297 ; gain = 0.000 ; free physical = 5475 ; free virtual = 18227

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4102.297 ; gain = 0.000 ; free physical = 5472 ; free virtual = 18225
Ending Netlist Obfuscation Task | Checksum: 197b90dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4102.297 ; gain = 0.000 ; free physical = 5470 ; free virtual = 18223
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4102.297 ; gain = 824.480 ; free physical = 5470 ; free virtual = 18223
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5458 ; free virtual = 18213
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5451 ; free virtual = 18206
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf192540

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5451 ; free virtual = 18206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5451 ; free virtual = 18206

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14368d534

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5440 ; free virtual = 18195

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1263b419b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5440 ; free virtual = 18194

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1263b419b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5440 ; free virtual = 18194
Phase 1 Placer Initialization | Checksum: 1263b419b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5440 ; free virtual = 18194

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e8415da8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5439 ; free virtual = 18194

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ed263ab5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ed263ab5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5439 ; free virtual = 18194

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c34f2f17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 30 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 0 LUT, combined 12 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13a9c982f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191
Phase 2.4 Global Placement Core | Checksum: f0526785

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5434 ; free virtual = 18189
Phase 2 Global Placement | Checksum: f0526785

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5430 ; free virtual = 18185

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ad4d257

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e226f68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18190

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b49b0c3a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18186

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11666cd2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5429 ; free virtual = 18184

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 65479bc8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: de573212

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17c23753d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191
Phase 3 Detail Placement | Checksum: 17c23753d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5436 ; free virtual = 18191

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 196d126b0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.924 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2452b8a59

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2452b8a59

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187
Phase 4.1.1.1 BUFG Insertion | Checksum: 196d126b0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.924. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19de7f907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187
Phase 4.1 Post Commit Optimization | Checksum: 19de7f907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19de7f907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5426 ; free virtual = 18180

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19de7f907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5425 ; free virtual = 18180
Phase 4.3 Placer Reporting | Checksum: 19de7f907

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5432 ; free virtual = 18187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 180cf6861

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5428 ; free virtual = 18182
Ending Placer Task | Checksum: 14f731123

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5425 ; free virtual = 18180
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5424 ; free virtual = 18179
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5409 ; free virtual = 18164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5395 ; free virtual = 18154
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4174.332 ; gain = 0.000 ; free physical = 5396 ; free virtual = 18152
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4187.059 ; gain = 12.727 ; free physical = 5391 ; free virtual = 18150
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 99190a31 ConstDB: 0 ShapeSum: b65a06f2 RouteDB: 0
Post Restoration Checksum: NetGraph: 5be01b3 | NumContArr: ac6afdd4 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: cb335534

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4298.742 ; gain = 78.965 ; free physical = 5261 ; free virtual = 18018

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cb335534

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4298.742 ; gain = 78.965 ; free physical = 5268 ; free virtual = 18025

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cb335534

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4298.742 ; gain = 78.965 ; free physical = 5263 ; free virtual = 18021
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13fbfbb81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5244 ; free virtual = 18002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.985  | TNS=0.000  | WHS=-0.143 | THS=-18.247|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1381
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1381
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 169d42648

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5244 ; free virtual = 18001

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 169d42648

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5244 ; free virtual = 18001
Phase 3 Initial Routing | Checksum: 2273fb578

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21dd34527

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2108ddc6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001
Phase 4 Rip-up And Reroute | Checksum: 2108ddc6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2108ddc6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2108ddc6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999
Phase 5 Delay and Skew Optimization | Checksum: 2108ddc6e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5239 ; free virtual = 17996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a56cc522

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.303  | TNS=0.000  | WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20a3f24bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999
Phase 6 Post Hold Fix | Checksum: 20a3f24bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5239 ; free virtual = 17997

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.162887 %
  Global Horizontal Routing Utilization  = 0.208164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e664a9af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5243 ; free virtual = 18001

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e664a9af

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a21c4bad

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.303  | TNS=0.000  | WHS=0.083  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a21c4bad

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14cb8e09a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4321.625 ; gain = 101.848 ; free physical = 5241 ; free virtual = 17999

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4321.625 ; gain = 134.566 ; free physical = 5241 ; free virtual = 17999
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4422.410 ; gain = 0.000 ; free physical = 5129 ; free virtual = 17892
INFO: [Common 17-1381] The checkpoint '/home/hhussien/fpga_assignment/assignment_2/nand/nand.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 4758.844 ; gain = 336.434 ; free physical = 4790 ; free virtual = 17555
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 18:28:22 2025...
