// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sat Dec 28 14:54:33 2019
// Host        : LAPTOP-DM0QR7AP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Project_design_BCD_Converter_16_0_0_stub.v
// Design      : Project_design_BCD_Converter_16_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "BCD_Converter_16,Vivado 2017.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(I0, I1, I10, I11, I12, I13, I14, I15, I2, I3, I4, I5, I6, I7, I8, I9, O0, 
  O1, O10, O11, O12, O13, O14, O15, O16, O17, O18, O19, O2, O3, O4, O5, O6, O7, O8, O9)
/* synthesis syn_black_box black_box_pad_pin="I0,I1,I10,I11,I12,I13,I14,I15,I2,I3,I4,I5,I6,I7,I8,I9,O0,O1,O10,O11,O12,O13,O14,O15,O16,O17,O18,O19,O2,O3,O4,O5,O6,O7,O8,O9" */;
  input I0;
  input I1;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  output O0;
  output O1;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
endmodule
