{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668696513771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668696513778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 08:48:33 2022 " "Processing started: Thu Nov 17 08:48:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668696513778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696513778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696513778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668696514562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668696514562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRactiCa7-BeHaVioRal " "Found design unit 1: PRactiCa7-BeHaVioRal" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696525365 ""} { "Info" "ISGN_ENTITY_NAME" "1 pRACTica7 " "Found entity 1: pRACTica7" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696525365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/Divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696525371 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696525371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica7 " "Elaborating entity \"practica7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668696525417 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(35) " "VHDL Process Statement warning at practica7.vhd(35): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(135) " "VHDL Process Statement warning at practica7.vhd(135): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(145) " "VHDL Process Statement warning at practica7.vhd(145): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(155) " "VHDL Process Statement warning at practica7.vhd(155): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato_moTOr practica7.vhd(133) " "VHDL Process Statement warning at practica7.vhd(133): inferring latch(es) for signal or variable \"dato_moTOr\", which holds its previous value in one or more paths through the process" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[0\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[0\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[1\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[1\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525419 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[2\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[2\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525420 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[3\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[3\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696525420 "|practica7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:u1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:u1\"" {  } { { "practica7.vhd" "u1" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668696525422 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato_moTOr\[0\]\$latch " "Latch dato_moTOr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seLecTor\[1\] " "Ports D and ENA on the latch are fed by the same signal seLecTor\[1\]" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668696525915 ""}  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668696525915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato_moTOr\[1\]\$latch " "Latch dato_moTOr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seLecTor\[1\] " "Ports D and ENA on the latch are fed by the same signal seLecTor\[1\]" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668696525915 ""}  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668696525915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato_moTOr\[2\]\$latch " "Latch dato_moTOr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seLecTor\[1\] " "Ports D and ENA on the latch are fed by the same signal seLecTor\[1\]" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668696525915 ""}  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668696525915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dato_moTOr\[3\]\$latch " "Latch dato_moTOr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seLecTor\[1\] " "Ports D and ENA on the latch are fed by the same signal seLecTor\[1\]" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1668696525915 ""}  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1668696525915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668696525998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668696526355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668696526524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668696526524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668696526637 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668696526637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668696526637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668696526637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668696526659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 08:48:46 2022 " "Processing ended: Thu Nov 17 08:48:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668696526659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668696526659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668696526659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696526659 ""}
