# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 81
attribute \dynports 1
attribute \src "dut.sv:1.1-30.10"
attribute \top 1
module \uut_forgen02
  parameter \WIDTH 8
  wire $auto$rtlil.cc:2962:ReduceAnd$14
  wire $auto$rtlil.cc:2962:ReduceAnd$24
  wire $auto$rtlil.cc:2962:ReduceAnd$34
  wire $auto$rtlil.cc:2962:ReduceAnd$4
  wire $auto$rtlil.cc:2962:ReduceAnd$44
  wire $auto$rtlil.cc:2962:ReduceAnd$54
  wire $auto$rtlil.cc:2962:ReduceAnd$64
  wire $auto$rtlil.cc:2962:ReduceAnd$74
  wire $auto$rtlil.cc:2964:ReduceXor$16
  wire $auto$rtlil.cc:2964:ReduceXor$26
  wire $auto$rtlil.cc:2964:ReduceXor$36
  wire $auto$rtlil.cc:2964:ReduceXor$46
  wire $auto$rtlil.cc:2964:ReduceXor$56
  wire $auto$rtlil.cc:2964:ReduceXor$6
  wire $auto$rtlil.cc:2964:ReduceXor$66
  wire $auto$rtlil.cc:2964:ReduceXor$76
  wire $auto$rtlil.cc:3006:And$18
  wire $auto$rtlil.cc:3006:And$28
  wire $auto$rtlil.cc:3006:And$38
  wire $auto$rtlil.cc:3006:And$48
  wire $auto$rtlil.cc:3006:And$58
  wire $auto$rtlil.cc:3006:And$68
  wire $auto$rtlil.cc:3006:And$78
  wire $auto$rtlil.cc:3006:And$8
  attribute \src "dut.sv:1.21-1.22"
  wire width 8 input 1 \a
  wire width 3 \adder[0].D
  wire width 3 \adder[1].D
  wire width 3 \adder[2].D
  wire width 3 \adder[3].D
  wire width 3 \adder[4].D
  wire width 3 \adder[5].D
  wire width 3 \adder[6].D
  wire width 3 \adder[7].D
  attribute \src "dut.sv:1.24-1.25"
  wire width 8 input 2 \b
  attribute \src "dut.sv:12.18-12.23"
  wire width 8 \carry
  attribute \src "dut.sv:1.27-1.30"
  wire input 3 \cin
  attribute \src "dut.sv:1.35-1.39"
  wire output 5 \cout
  attribute \src "dut.sv:1.32-1.33"
  wire width 8 output 4 \y
  cell $and $auto$expression.cpp:502:import_operation$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$16
    connect \B \adder[1].D [2]
    connect \Y $auto$rtlil.cc:3006:And$18
  end
  cell $and $auto$expression.cpp:502:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$26
    connect \B \adder[2].D [2]
    connect \Y $auto$rtlil.cc:3006:And$28
  end
  cell $and $auto$expression.cpp:502:import_operation$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$36
    connect \B \adder[3].D [2]
    connect \Y $auto$rtlil.cc:3006:And$38
  end
  cell $and $auto$expression.cpp:502:import_operation$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$46
    connect \B \adder[4].D [2]
    connect \Y $auto$rtlil.cc:3006:And$48
  end
  cell $and $auto$expression.cpp:502:import_operation$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$56
    connect \B \adder[5].D [2]
    connect \Y $auto$rtlil.cc:3006:And$58
  end
  cell $and $auto$expression.cpp:502:import_operation$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$66
    connect \B \adder[6].D [2]
    connect \Y $auto$rtlil.cc:3006:And$68
  end
  cell $and $auto$expression.cpp:502:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$6
    connect \B \cin
    connect \Y $auto$rtlil.cc:3006:And$8
  end
  cell $and $auto$expression.cpp:502:import_operation$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2964:ReduceXor$76
    connect \B \adder[7].D [2]
    connect \Y $auto$rtlil.cc:3006:And$78
  end
  cell $or $auto$expression.cpp:506:import_operation$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$14
    connect \B $auto$rtlil.cc:3006:And$18
    connect \Y \adder[2].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$24
    connect \B $auto$rtlil.cc:3006:And$28
    connect \Y \adder[3].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$34
    connect \B $auto$rtlil.cc:3006:And$38
    connect \Y \adder[4].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$44
    connect \B $auto$rtlil.cc:3006:And$48
    connect \Y \adder[5].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$54
    connect \B $auto$rtlil.cc:3006:And$58
    connect \Y \adder[6].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$64
    connect \B $auto$rtlil.cc:3006:And$68
    connect \Y \adder[7].D [2]
  end
  cell $or $auto$expression.cpp:506:import_operation$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$74
    connect \B $auto$rtlil.cc:3006:And$78
    connect \Y \cout
  end
  cell $or $auto$expression.cpp:506:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2962:ReduceAnd$4
    connect \B $auto$rtlil.cc:3006:And$8
    connect \Y \adder[1].D [2]
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [1] \a [1] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$14
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [2] \a [2] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$24
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [0] \a [0] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$4
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [3] \a [3] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$34
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [4] \a [4] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$44
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [5] \a [5] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$54
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [6] \a [6] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$64
  end
  cell $reduce_and $auto$expression.cpp:522:import_operation$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \b [7] \a [7] }
    connect \Y $auto$rtlil.cc:2962:ReduceAnd$74
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \cin \a [0] \b [0] }
    connect \Y \y [0]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[1].D [2] \a [1] \b [1] }
    connect \Y \y [1]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [1] \b [1] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$16
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[2].D [2] \a [2] \b [2] }
    connect \Y \y [2]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [2] \b [2] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$26
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[3].D [2] \a [3] \b [3] }
    connect \Y \y [3]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [3] \b [3] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$36
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[4].D [2] \a [4] \b [4] }
    connect \Y \y [4]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [4] \b [4] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$46
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [0] \b [0] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$6
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[5].D [2] \a [5] \b [5] }
    connect \Y \y [5]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [5] \b [5] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$56
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[6].D [2] \a [6] \b [6] }
    connect \Y \y [6]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [6] \b [6] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$66
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \adder[7].D [2] \a [7] \b [7] }
    connect \Y \y [7]
  end
  cell $reduce_xor $auto$expression.cpp:530:import_operation$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \a [7] \b [7] }
    connect \Y $auto$rtlil.cc:2964:ReduceXor$76
  end
  connect \adder[0].D { \cin \a [0] \b [0] }
  connect \adder[1].D [1:0] { \a [1] \b [1] }
  connect \adder[2].D [1:0] { \a [2] \b [2] }
  connect \adder[3].D [1:0] { \a [3] \b [3] }
  connect \adder[4].D [1:0] { \a [4] \b [4] }
  connect \adder[5].D [1:0] { \a [5] \b [5] }
  connect \adder[6].D [1:0] { \a [6] \b [6] }
  connect \adder[7].D [1:0] { \a [7] \b [7] }
  connect \carry { \cout \adder[7].D [2] \adder[6].D [2] \adder[5].D [2] \adder[4].D [2] \adder[3].D [2] \adder[2].D [2] \adder[1].D [2] }
end
