#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19028e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1902a70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18fb710 .functor NOT 1, L_0x1934040, C4<0>, C4<0>, C4<0>;
L_0x1933920 .functor XOR 1, L_0x1933cd0, L_0x1933d70, C4<0>, C4<0>;
L_0x1933f30 .functor XOR 1, L_0x1933920, L_0x1933e60, C4<0>, C4<0>;
v0x1930df0_0 .net *"_ivl_10", 0 0, L_0x1933e60;  1 drivers
v0x1930ef0_0 .net *"_ivl_12", 0 0, L_0x1933f30;  1 drivers
v0x1930fd0_0 .net *"_ivl_2", 0 0, L_0x1933c30;  1 drivers
v0x1931090_0 .net *"_ivl_4", 0 0, L_0x1933cd0;  1 drivers
v0x1931170_0 .net *"_ivl_6", 0 0, L_0x1933d70;  1 drivers
v0x19312a0_0 .net *"_ivl_8", 0 0, L_0x1933920;  1 drivers
v0x1931380_0 .var "clk", 0 0;
v0x1931420_0 .net "f_dut", 0 0, L_0x1933a50;  1 drivers
v0x19314c0_0 .net "f_ref", 0 0, L_0x19325a0;  1 drivers
v0x1931560_0 .var/2u "stats1", 159 0;
v0x1931600_0 .var/2u "strobe", 0 0;
v0x19316a0_0 .net "tb_match", 0 0, L_0x1934040;  1 drivers
v0x1931760_0 .net "tb_mismatch", 0 0, L_0x18fb710;  1 drivers
v0x1931820_0 .net "wavedrom_enable", 0 0, v0x192f190_0;  1 drivers
v0x19318c0_0 .net "wavedrom_title", 511 0, v0x192f250_0;  1 drivers
v0x1931990_0 .net "x1", 0 0, v0x192f310_0;  1 drivers
v0x1931a30_0 .net "x2", 0 0, v0x192f3b0_0;  1 drivers
v0x1931be0_0 .net "x3", 0 0, v0x192f4a0_0;  1 drivers
L_0x1933c30 .concat [ 1 0 0 0], L_0x19325a0;
L_0x1933cd0 .concat [ 1 0 0 0], L_0x19325a0;
L_0x1933d70 .concat [ 1 0 0 0], L_0x1933a50;
L_0x1933e60 .concat [ 1 0 0 0], L_0x19325a0;
L_0x1934040 .cmp/eeq 1, L_0x1933c30, L_0x1933f30;
S_0x1902c00 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1902a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18eee70 .functor NOT 1, v0x192f4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1903320 .functor AND 1, L_0x18eee70, v0x192f3b0_0, C4<1>, C4<1>;
L_0x18fb780 .functor NOT 1, v0x192f310_0, C4<0>, C4<0>, C4<0>;
L_0x1931e80 .functor AND 1, L_0x1903320, L_0x18fb780, C4<1>, C4<1>;
L_0x1931f50 .functor NOT 1, v0x192f4a0_0, C4<0>, C4<0>, C4<0>;
L_0x1931fc0 .functor AND 1, L_0x1931f50, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1932070 .functor AND 1, L_0x1931fc0, v0x192f310_0, C4<1>, C4<1>;
L_0x1932130 .functor OR 1, L_0x1931e80, L_0x1932070, C4<0>, C4<0>;
L_0x1932290 .functor NOT 1, v0x192f3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1932300 .functor AND 1, v0x192f4a0_0, L_0x1932290, C4<1>, C4<1>;
L_0x1932420 .functor AND 1, L_0x1932300, v0x192f310_0, C4<1>, C4<1>;
L_0x1932490 .functor OR 1, L_0x1932130, L_0x1932420, C4<0>, C4<0>;
L_0x1932610 .functor AND 1, v0x192f4a0_0, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1932680 .functor AND 1, L_0x1932610, v0x192f310_0, C4<1>, C4<1>;
L_0x19325a0 .functor OR 1, L_0x1932490, L_0x1932680, C4<0>, C4<0>;
v0x18fb980_0 .net *"_ivl_0", 0 0, L_0x18eee70;  1 drivers
v0x18fba20_0 .net *"_ivl_10", 0 0, L_0x1931fc0;  1 drivers
v0x18eeee0_0 .net *"_ivl_12", 0 0, L_0x1932070;  1 drivers
v0x192daf0_0 .net *"_ivl_14", 0 0, L_0x1932130;  1 drivers
v0x192dbd0_0 .net *"_ivl_16", 0 0, L_0x1932290;  1 drivers
v0x192dd00_0 .net *"_ivl_18", 0 0, L_0x1932300;  1 drivers
v0x192dde0_0 .net *"_ivl_2", 0 0, L_0x1903320;  1 drivers
v0x192dec0_0 .net *"_ivl_20", 0 0, L_0x1932420;  1 drivers
v0x192dfa0_0 .net *"_ivl_22", 0 0, L_0x1932490;  1 drivers
v0x192e110_0 .net *"_ivl_24", 0 0, L_0x1932610;  1 drivers
v0x192e1f0_0 .net *"_ivl_26", 0 0, L_0x1932680;  1 drivers
v0x192e2d0_0 .net *"_ivl_4", 0 0, L_0x18fb780;  1 drivers
v0x192e3b0_0 .net *"_ivl_6", 0 0, L_0x1931e80;  1 drivers
v0x192e490_0 .net *"_ivl_8", 0 0, L_0x1931f50;  1 drivers
v0x192e570_0 .net "f", 0 0, L_0x19325a0;  alias, 1 drivers
v0x192e630_0 .net "x1", 0 0, v0x192f310_0;  alias, 1 drivers
v0x192e6f0_0 .net "x2", 0 0, v0x192f3b0_0;  alias, 1 drivers
v0x192e7b0_0 .net "x3", 0 0, v0x192f4a0_0;  alias, 1 drivers
S_0x192e8f0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1902a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x192f0d0_0 .net "clk", 0 0, v0x1931380_0;  1 drivers
v0x192f190_0 .var "wavedrom_enable", 0 0;
v0x192f250_0 .var "wavedrom_title", 511 0;
v0x192f310_0 .var "x1", 0 0;
v0x192f3b0_0 .var "x2", 0 0;
v0x192f4a0_0 .var "x3", 0 0;
E_0x18fd7c0/0 .event negedge, v0x192f0d0_0;
E_0x18fd7c0/1 .event posedge, v0x192f0d0_0;
E_0x18fd7c0 .event/or E_0x18fd7c0/0, E_0x18fd7c0/1;
E_0x18fd550 .event negedge, v0x192f0d0_0;
E_0x18e89f0 .event posedge, v0x192f0d0_0;
S_0x192ebd0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x192e8f0;
 .timescale -12 -12;
v0x192edd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x192eed0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x192e8f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x192f5a0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1902a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x19328b0 .functor AND 1, v0x192f4a0_0, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1932b40 .functor AND 1, L_0x19328b0, v0x192f310_0, C4<1>, C4<1>;
L_0x1932dd0 .functor AND 1, L_0x1932d30, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1932f30 .functor AND 1, L_0x1932dd0, L_0x1932e90, C4<1>, C4<1>;
L_0x1933070 .functor OR 1, L_0x1932b40, L_0x1932f30, C4<0>, C4<0>;
L_0x1933220 .functor AND 1, L_0x1933180, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1933320 .functor AND 1, L_0x1933220, v0x192f310_0, C4<1>, C4<1>;
L_0x19333e0 .functor OR 1, L_0x1933070, L_0x1933320, C4<0>, C4<0>;
L_0x1933610 .functor AND 1, v0x192f4a0_0, L_0x1933540, C4<1>, C4<1>;
L_0x19336d0 .functor AND 1, L_0x1933610, v0x192f310_0, C4<1>, C4<1>;
L_0x19337f0 .functor OR 1, L_0x19333e0, L_0x19336d0, C4<0>, C4<0>;
L_0x19338b0 .functor AND 1, v0x192f4a0_0, v0x192f3b0_0, C4<1>, C4<1>;
L_0x1933990 .functor AND 1, L_0x19338b0, v0x192f310_0, C4<1>, C4<1>;
L_0x1933a50 .functor OR 1, L_0x19337f0, L_0x1933990, C4<0>, C4<0>;
v0x192f7b0_0 .net *"_ivl_0", 0 0, L_0x19328b0;  1 drivers
v0x192f890_0 .net *"_ivl_10", 0 0, L_0x1932f30;  1 drivers
v0x192f970_0 .net *"_ivl_12", 0 0, L_0x1933070;  1 drivers
v0x192fa60_0 .net *"_ivl_15", 0 0, L_0x1933180;  1 drivers
v0x192fb20_0 .net *"_ivl_16", 0 0, L_0x1933220;  1 drivers
v0x192fc50_0 .net *"_ivl_18", 0 0, L_0x1933320;  1 drivers
v0x192fd30_0 .net *"_ivl_2", 0 0, L_0x1932b40;  1 drivers
v0x192fe10_0 .net *"_ivl_20", 0 0, L_0x19333e0;  1 drivers
v0x192fef0_0 .net *"_ivl_23", 0 0, L_0x1933540;  1 drivers
v0x1930040_0 .net *"_ivl_24", 0 0, L_0x1933610;  1 drivers
v0x1930120_0 .net *"_ivl_26", 0 0, L_0x19336d0;  1 drivers
v0x1930200_0 .net *"_ivl_28", 0 0, L_0x19337f0;  1 drivers
v0x19302e0_0 .net *"_ivl_30", 0 0, L_0x19338b0;  1 drivers
v0x19303c0_0 .net *"_ivl_32", 0 0, L_0x1933990;  1 drivers
v0x19304a0_0 .net *"_ivl_5", 0 0, L_0x1932d30;  1 drivers
v0x1930560_0 .net *"_ivl_6", 0 0, L_0x1932dd0;  1 drivers
v0x1930640_0 .net *"_ivl_9", 0 0, L_0x1932e90;  1 drivers
v0x1930810_0 .net "f", 0 0, L_0x1933a50;  alias, 1 drivers
v0x19308d0_0 .net "x1", 0 0, v0x192f310_0;  alias, 1 drivers
v0x1930970_0 .net "x2", 0 0, v0x192f3b0_0;  alias, 1 drivers
v0x1930a60_0 .net "x3", 0 0, v0x192f4a0_0;  alias, 1 drivers
L_0x1932d30 .reduce/nor v0x192f4a0_0;
L_0x1932e90 .reduce/nor v0x192f310_0;
L_0x1933180 .reduce/nor v0x192f4a0_0;
L_0x1933540 .reduce/nor v0x192f3b0_0;
S_0x1930bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1902a70;
 .timescale -12 -12;
E_0x18fda10 .event anyedge, v0x1931600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1931600_0;
    %nor/r;
    %assign/vec4 v0x1931600_0, 0;
    %wait E_0x18fda10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x192e8f0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x192f310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192f3b0_0, 0;
    %assign/vec4 v0x192f4a0_0, 0;
    %wait E_0x18fd550;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18e89f0;
    %load/vec4 v0x192f4a0_0;
    %load/vec4 v0x192f3b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x192f310_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x192f310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192f3b0_0, 0;
    %assign/vec4 v0x192f4a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18fd550;
    %fork TD_tb.stim1.wavedrom_stop, S_0x192eed0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fd7c0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x192f310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x192f3b0_0, 0;
    %assign/vec4 v0x192f4a0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1902a70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1931380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1931600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1902a70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1931380_0;
    %inv;
    %store/vec4 v0x1931380_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1902a70;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x192f0d0_0, v0x1931760_0, v0x1931be0_0, v0x1931a30_0, v0x1931990_0, v0x19314c0_0, v0x1931420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1902a70;
T_7 ;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1931560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1902a70;
T_8 ;
    %wait E_0x18fd7c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1931560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931560_0, 4, 32;
    %load/vec4 v0x19316a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1931560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x19314c0_0;
    %load/vec4 v0x19314c0_0;
    %load/vec4 v0x1931420_0;
    %xor;
    %load/vec4 v0x19314c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1931560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1931560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/truthtable1/iter0/response14/top_module.sv";
