Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 75bd149384dc40bc8252e62c01933515 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_wrap_sim_behav xil_defaultlib.uart_wrap_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_read_Test
Compiling module xil_defaultlib.uart_wrap_test
Compiling module xil_defaultlib.uart_wrap_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_wrap_sim_behav
