

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_104_3'
================================================================
* Date:           Tue Feb  8 11:02:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      20|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     101|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     101|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln105_1_fu_146_p2  |         +|   0|  0|  10|           3|           1|
    |ap_condition_78        |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_140_p2   |      icmp|   0|  0|   8|           3|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  20|           7|           5|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_base     |   9|          2|    3|          6|
    |base_9_fu_46              |   9|          2|    3|          6|
    |res_num_load990_fu_50     |   9|          2|   32|         64|
    |res_num_load_1996_fu_54   |   9|          2|   32|         64|
    |res_num_load_21002_fu_58  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|  103|        206|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |base_9_fu_46              |   3|   0|    3|          0|
    |res_num_load990_fu_50     |  32|   0|   32|          0|
    |res_num_load_1996_fu_54   |  32|   0|   32|          0|
    |res_num_load_21002_fu_58  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 101|   0|  101|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_104_3|  return value|
|res_num_load_21003             |   in|   32|     ap_none|              res_num_load_21003|        scalar|
|res_num_load_1997              |   in|   32|     ap_none|               res_num_load_1997|        scalar|
|res_num_load991                |   in|   32|     ap_none|                 res_num_load991|        scalar|
|zext_ln104_7                   |   in|    2|     ap_none|                    zext_ln104_7|        scalar|
|select_ln104_1                 |   in|    3|     ap_none|                  select_ln104_1|        scalar|
|res_num_load_21002_out         |  out|   32|      ap_vld|          res_num_load_21002_out|       pointer|
|res_num_load_21002_out_ap_vld  |  out|    1|      ap_vld|          res_num_load_21002_out|       pointer|
|res_num_load_1996_out          |  out|   32|      ap_vld|           res_num_load_1996_out|       pointer|
|res_num_load_1996_out_ap_vld   |  out|    1|      ap_vld|           res_num_load_1996_out|       pointer|
|res_num_load990_out            |  out|   32|      ap_vld|             res_num_load990_out|       pointer|
|res_num_load990_out_ap_vld     |  out|    1|      ap_vld|             res_num_load990_out|       pointer|
+-------------------------------+-----+-----+------------+--------------------------------+--------------+

