

================================================================
== Vitis HLS Report for 'compute_tile_Loop_ITRowcomp_proc_Pipeline_Conv1_ky'
================================================================
* Date:           Tue Oct 21 03:21:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv1_ky  |       35|       35|        12|          3|          3|     9|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51241_i_i = alloca i32 1"   --->   Operation 15 'alloca' 'add51241_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_1242_i_i = alloca i32 1"   --->   Operation 16 'alloca' 'add51_1242_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add51_2243_i_i = alloca i32 1"   --->   Operation 17 'alloca' 'add51_2243_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add51_3244_i_i = alloca i32 1"   --->   Operation 18 'alloca' 'add51_3244_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add51_4245_i_i = alloca i32 1"   --->   Operation 19 'alloca' 'add51_4245_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add51_5246_i_i = alloca i32 1"   --->   Operation 20 'alloca' 'add51_5246_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add51_6247_i_i = alloca i32 1"   --->   Operation 21 'alloca' 'add51_6247_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add51_7248_i_i = alloca i32 1"   --->   Operation 22 'alloca' 'add51_7248_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add51_8249_i_i = alloca i32 1"   --->   Operation 23 'alloca' 'add51_8249_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 24 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast26_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast26_i_i"   --->   Operation 25 'read' 'p_cast26_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast25_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast25_i_i"   --->   Operation 26 'read' 'p_cast25_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast24_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast24_i_i"   --->   Operation 27 'read' 'p_cast24_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast23_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast23_i_i"   --->   Operation 28 'read' 'p_cast23_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast22_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast22_i_i"   --->   Operation 29 'read' 'p_cast22_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast21_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast21_i_i"   --->   Operation 30 'read' 'p_cast21_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast20_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast20_i_i"   --->   Operation 31 'read' 'p_cast20_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast19_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast19_i_i"   --->   Operation 32 'read' 'p_cast19_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_smodpost_i_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_smodpost_i_i"   --->   Operation 33 'read' 'p_smodpost_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast18_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast18_i_i"   --->   Operation 34 'read' 'p_cast18_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %p_read4"   --->   Operation 35 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%y0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y0"   --->   Operation 36 'read' 'y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln168_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln168"   --->   Operation 37 'read' 'add_ln168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast26_i_i_cast = zext i8 %p_cast26_i_i_read"   --->   Operation 38 'zext' 'p_cast26_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast25_i_i_cast = zext i8 %p_cast25_i_i_read"   --->   Operation 39 'zext' 'p_cast25_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast24_i_i_cast = zext i8 %p_cast24_i_i_read"   --->   Operation 40 'zext' 'p_cast24_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast23_i_i_cast = zext i8 %p_cast23_i_i_read"   --->   Operation 41 'zext' 'p_cast23_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast22_i_i_cast = zext i8 %p_cast22_i_i_read"   --->   Operation 42 'zext' 'p_cast22_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast21_i_i_cast = zext i8 %p_cast21_i_i_read"   --->   Operation 43 'zext' 'p_cast21_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast20_i_i_cast = zext i8 %p_cast20_i_i_read"   --->   Operation 44 'zext' 'p_cast20_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast19_i_i_cast = zext i8 %p_cast19_i_i_read"   --->   Operation 45 'zext' 'p_cast19_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast18_i_i_cast = zext i8 %p_cast18_i_i_read"   --->   Operation 46 'zext' 'p_cast18_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_8249_i_i"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_7248_i_i"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_6247_i_i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_5246_i_i"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_4245_i_i"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_3244_i_i"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_2243_i_i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_1242_i_i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51241_i_i"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ky_2 = load i4 %ky"   --->   Operation 64 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln161 = icmp_eq  i4 %ky_2, i4 9" [src/srcnn.cpp:161]   --->   Operation 65 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln161 = add i4 %ky_2, i4 1" [src/srcnn.cpp:161]   --->   Operation 66 'add' 'add_ln161' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc52.split.i.i, void %VITIS_LOOP_172_2.i.i.exitStub" [src/srcnn.cpp:161]   --->   Operation 67 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %ky_2" [src/srcnn.cpp:168]   --->   Operation 68 'zext' 'zext_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln168_1 = add i11 %add_ln168_read, i11 %zext_ln168" [src/srcnn.cpp:168]   --->   Operation 69 'add' 'add_ln168_1' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln168)   --->   "%shl_ln168 = shl i11 %add_ln168_1, i11 2" [src/srcnn.cpp:168]   --->   Operation 70 'shl' 'shl_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln168 = sub i11 %shl_ln168, i11 %add_ln168_1" [src/srcnn.cpp:168]   --->   Operation 71 'sub' 'sub_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i11 %sub_ln168" [src/srcnn.cpp:168]   --->   Operation 72 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_1" [src/srcnn.cpp:168]   --->   Operation 73 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_1" [src/srcnn.cpp:168]   --->   Operation 74 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_1" [src/srcnn.cpp:168]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%tmp = add i4 %ky_2, i4 2"   --->   Operation 76 'add' 'tmp' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp"   --->   Operation 77 'zext' 'tmp_cast' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%empty = add i6 %tmp_cast, i6 %y0_read"   --->   Operation 78 'add' 'empty' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i6 %empty" [src/srcnn.cpp:168]   --->   Operation 79 'zext' 'zext_ln168_4' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/srcnn.cpp:168]   --->   Operation 80 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i62 %p_read" [src/srcnn.cpp:168]   --->   Operation 81 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i58.i5, i58 %trunc_ln168, i5 0" [src/srcnn.cpp:168]   --->   Operation 82 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = trunc i62 %p_read" [src/srcnn.cpp:168]   --->   Operation 83 'trunc' 'trunc_ln168_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %trunc_ln168_1, i2 0" [src/srcnn.cpp:168]   --->   Operation 84 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln168_1 = sub i63 %p_shl2, i63 %p_shl3" [src/srcnn.cpp:168]   --->   Operation 85 'sub' 'sub_ln168_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln168_4 = add i63 %sub_ln168_1, i63 %zext_ln168_4" [src/srcnn.cpp:168]   --->   Operation 86 'add' 'add_ln168_4' <Predicate = (!icmp_ln161)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln168_2 = trunc i63 %add_ln168_4" [src/srcnn.cpp:168]   --->   Operation 87 'trunc' 'trunc_ln168_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln168_2, i3 0" [src/srcnn.cpp:168]   --->   Operation 88 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln168_3 = trunc i63 %add_ln168_4" [src/srcnn.cpp:168]   --->   Operation 89 'trunc' 'trunc_ln168_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln168_3, i1 0" [src/srcnn.cpp:168]   --->   Operation 90 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln168_5 = add i10 %p_shl4, i10 %p_shl5" [src/srcnn.cpp:168]   --->   Operation 91 'add' 'add_ln168_5' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/srcnn.cpp:168]   --->   Operation 92 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 93 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81" [src/srcnn.cpp:168]   --->   Operation 93 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln161 = store i4 %add_ln161, i4 %ky" [src/srcnn.cpp:161]   --->   Operation 94 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%add_ln168_2 = add i11 %sub_ln168, i11 1" [src/srcnn.cpp:168]   --->   Operation 95 'add' 'add_ln168_2' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i11 %add_ln168_2" [src/srcnn.cpp:168]   --->   Operation 96 'zext' 'zext_ln168_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_2" [src/srcnn.cpp:168]   --->   Operation 97 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_2" [src/srcnn.cpp:168]   --->   Operation 98 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_2" [src/srcnn.cpp:168]   --->   Operation 99 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 100 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75" [src/srcnn.cpp:168]   --->   Operation 100 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 101 [1/1] (0.78ns)   --->   "%add_ln168_6 = add i10 %add_ln168_5, i10 %p_cast18_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 101 'add' 'add_ln168_6' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i10 %add_ln168_6" [src/srcnn.cpp:168]   --->   Operation 102 'zext' 'zext_ln168_5' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_5" [src/srcnn.cpp:168]   --->   Operation 103 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:168]   --->   Operation 104 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_5" [src/srcnn.cpp:168]   --->   Operation 105 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:168]   --->   Operation 106 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_5" [src/srcnn.cpp:168]   --->   Operation 107 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:168]   --->   Operation 108 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 109 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78" [src/srcnn.cpp:168]   --->   Operation 109 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln168_7 = add i10 %add_ln168_5, i10 %p_cast19_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 110 'add' 'add_ln168_7' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i10 %add_ln168_7" [src/srcnn.cpp:168]   --->   Operation 111 'zext' 'zext_ln168_6' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_6" [src/srcnn.cpp:168]   --->   Operation 112 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:168]   --->   Operation 113 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_6" [src/srcnn.cpp:168]   --->   Operation 114 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:168]   --->   Operation 115 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_6" [src/srcnn.cpp:168]   --->   Operation 116 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:168]   --->   Operation 117 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 118 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81" [src/srcnn.cpp:168]   --->   Operation 118 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln168_8 = add i10 %add_ln168_5, i10 %p_cast20_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 119 'add' 'add_ln168_8' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln168_7 = zext i10 %add_ln168_8" [src/srcnn.cpp:168]   --->   Operation 120 'zext' 'zext_ln168_7' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_7" [src/srcnn.cpp:168]   --->   Operation 121 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:168]   --->   Operation 122 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_7" [src/srcnn.cpp:168]   --->   Operation 123 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:168]   --->   Operation 124 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_7" [src/srcnn.cpp:168]   --->   Operation 125 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:168]   --->   Operation 126 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_2 : Operation 127 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/srcnn.cpp:168]   --->   Operation 127 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 128 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/srcnn.cpp:168]   --->   Operation 128 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 129 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82" [src/srcnn.cpp:168]   --->   Operation 129 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 130 [1/1] (0.79ns)   --->   "%add_ln168_3 = add i11 %sub_ln168, i11 2" [src/srcnn.cpp:168]   --->   Operation 130 'add' 'add_ln168_3' <Predicate = (!icmp_ln161)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i11 %add_ln168_3" [src/srcnn.cpp:168]   --->   Operation 131 'zext' 'zext_ln168_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln168_3" [src/srcnn.cpp:168]   --->   Operation 132 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln168_3" [src/srcnn.cpp:168]   --->   Operation 133 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln168_3" [src/srcnn.cpp:168]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85" [src/srcnn.cpp:168]   --->   Operation 135 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 136 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87" [src/srcnn.cpp:168]   --->   Operation 136 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 137 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89" [src/srcnn.cpp:168]   --->   Operation 137 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 138 [1/1] (0.47ns)   --->   "%tmp_9_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 138 'mux' 'tmp_9_i_i' <Predicate = (!icmp_ln161)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:168]   --->   Operation 139 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 140 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94" [src/srcnn.cpp:168]   --->   Operation 140 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 141 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96" [src/srcnn.cpp:168]   --->   Operation 141 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 142 [1/1] (0.47ns)   --->   "%tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 142 'mux' 'tmp_i_i' <Predicate = (!icmp_ln161)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99" [src/srcnn.cpp:168]   --->   Operation 143 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 144 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101" [src/srcnn.cpp:168]   --->   Operation 144 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 145 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103" [src/srcnn.cpp:168]   --->   Operation 145 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 146 [1/1] (0.47ns)   --->   "%tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 146 'mux' 'tmp_8_i_i' <Predicate = (!icmp_ln161)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76" [src/srcnn.cpp:168]   --->   Operation 147 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln168_9 = add i10 %add_ln168_5, i10 %p_cast21_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 148 'add' 'add_ln168_9' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln168_8 = zext i10 %add_ln168_9" [src/srcnn.cpp:168]   --->   Operation 149 'zext' 'zext_ln168_8' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_8" [src/srcnn.cpp:168]   --->   Operation 150 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:168]   --->   Operation 151 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_8" [src/srcnn.cpp:168]   --->   Operation 152 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/srcnn.cpp:168]   --->   Operation 153 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_8" [src/srcnn.cpp:168]   --->   Operation 154 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 155 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:168]   --->   Operation 155 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 156 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79" [src/srcnn.cpp:168]   --->   Operation 156 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln168_10 = add i10 %add_ln168_5, i10 %p_cast22_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 157 'add' 'add_ln168_10' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln168_9 = zext i10 %add_ln168_10" [src/srcnn.cpp:168]   --->   Operation 158 'zext' 'zext_ln168_9' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_9" [src/srcnn.cpp:168]   --->   Operation 159 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/srcnn.cpp:168]   --->   Operation 160 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_9" [src/srcnn.cpp:168]   --->   Operation 161 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/srcnn.cpp:168]   --->   Operation 162 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_9" [src/srcnn.cpp:168]   --->   Operation 163 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/srcnn.cpp:168]   --->   Operation 164 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 165 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82" [src/srcnn.cpp:168]   --->   Operation 165 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 166 [1/1] (0.78ns)   --->   "%add_ln168_11 = add i10 %add_ln168_5, i10 %p_cast23_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 166 'add' 'add_ln168_11' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln168_10 = zext i10 %add_ln168_11" [src/srcnn.cpp:168]   --->   Operation 167 'zext' 'zext_ln168_10' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_10" [src/srcnn.cpp:168]   --->   Operation 168 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120" [src/srcnn.cpp:168]   --->   Operation 169 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_10" [src/srcnn.cpp:168]   --->   Operation 170 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122" [src/srcnn.cpp:168]   --->   Operation 171 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_10" [src/srcnn.cpp:168]   --->   Operation 172 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124" [src/srcnn.cpp:168]   --->   Operation 173 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (!icmp_ln161 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_3 : Operation 174 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/srcnn.cpp:168]   --->   Operation 174 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 175 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80" [src/srcnn.cpp:168]   --->   Operation 175 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 176 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83" [src/srcnn.cpp:168]   --->   Operation 176 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 177 '%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i'
ST_4 : Operation 177 [3/3] (6.08ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i" [src/srcnn.cpp:168]   --->   Operation 177 'fmul' 'mul_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 178 '%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i'
ST_4 : Operation 178 [3/3] (6.08ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i" [src/srcnn.cpp:168]   --->   Operation 178 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 179 '%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i'
ST_4 : Operation 179 [3/3] (6.08ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i" [src/srcnn.cpp:168]   --->   Operation 179 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/srcnn.cpp:168]   --->   Operation 180 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 181 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/srcnn.cpp:168]   --->   Operation 181 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 182 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/srcnn.cpp:168]   --->   Operation 182 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 183 [1/1] (0.47ns)   --->   "%tmp_10_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 183 'mux' 'tmp_10_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/srcnn.cpp:168]   --->   Operation 184 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 185 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/srcnn.cpp:168]   --->   Operation 185 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/srcnn.cpp:168]   --->   Operation 186 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 187 [1/1] (0.47ns)   --->   "%tmp_11_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 187 'mux' 'tmp_11_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120" [src/srcnn.cpp:168]   --->   Operation 188 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 189 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122" [src/srcnn.cpp:168]   --->   Operation 189 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 190 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124" [src/srcnn.cpp:168]   --->   Operation 190 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 191 [1/1] (0.47ns)   --->   "%tmp_12_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 191 'mux' 'tmp_12_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77" [src/srcnn.cpp:168]   --->   Operation 192 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 193 [1/1] (0.78ns)   --->   "%add_ln168_12 = add i10 %add_ln168_5, i10 %p_cast24_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 193 'add' 'add_ln168_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln168_11 = zext i10 %add_ln168_12" [src/srcnn.cpp:168]   --->   Operation 194 'zext' 'zext_ln168_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_11" [src/srcnn.cpp:168]   --->   Operation 195 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127" [src/srcnn.cpp:168]   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_11" [src/srcnn.cpp:168]   --->   Operation 197 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129" [src/srcnn.cpp:168]   --->   Operation 198 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_11" [src/srcnn.cpp:168]   --->   Operation 199 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131" [src/srcnn.cpp:168]   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 201 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80" [src/srcnn.cpp:168]   --->   Operation 201 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln168_13 = add i10 %add_ln168_5, i10 %p_cast25_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 202 'add' 'add_ln168_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln168_12 = zext i10 %add_ln168_13" [src/srcnn.cpp:168]   --->   Operation 203 'zext' 'zext_ln168_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_12" [src/srcnn.cpp:168]   --->   Operation 204 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134" [src/srcnn.cpp:168]   --->   Operation 205 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_12" [src/srcnn.cpp:168]   --->   Operation 206 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136" [src/srcnn.cpp:168]   --->   Operation 207 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_12" [src/srcnn.cpp:168]   --->   Operation 208 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138" [src/srcnn.cpp:168]   --->   Operation 209 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 210 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83" [src/srcnn.cpp:168]   --->   Operation 210 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 211 [1/1] (0.78ns)   --->   "%add_ln168_14 = add i10 %add_ln168_5, i10 %p_cast26_i_i_cast" [src/srcnn.cpp:168]   --->   Operation 211 'add' 'add_ln168_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln168_13 = zext i10 %add_ln168_14" [src/srcnn.cpp:168]   --->   Operation 212 'zext' 'zext_ln168_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln168_13" [src/srcnn.cpp:168]   --->   Operation 213 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141" [src/srcnn.cpp:168]   --->   Operation 214 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln168_13" [src/srcnn.cpp:168]   --->   Operation 215 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143" [src/srcnn.cpp:168]   --->   Operation 216 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln168_13" [src/srcnn.cpp:168]   --->   Operation 217 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145" [src/srcnn.cpp:168]   --->   Operation 218 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 219 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i" [src/srcnn.cpp:168]   --->   Operation 219 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i" [src/srcnn.cpp:168]   --->   Operation 220 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i" [src/srcnn.cpp:168]   --->   Operation 221 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 222 '%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i'
ST_5 : Operation 222 [3/3] (6.08ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i" [src/srcnn.cpp:168]   --->   Operation 222 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 223 '%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i'
ST_5 : Operation 223 [3/3] (6.08ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i" [src/srcnn.cpp:168]   --->   Operation 223 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 224 '%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i'
ST_5 : Operation 224 [3/3] (6.08ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i" [src/srcnn.cpp:168]   --->   Operation 224 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127" [src/srcnn.cpp:168]   --->   Operation 225 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 226 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129" [src/srcnn.cpp:168]   --->   Operation 226 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 227 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131" [src/srcnn.cpp:168]   --->   Operation 227 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 228 [1/1] (0.47ns)   --->   "%tmp_13_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 228 'mux' 'tmp_13_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134" [src/srcnn.cpp:168]   --->   Operation 229 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 230 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136" [src/srcnn.cpp:168]   --->   Operation 230 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 231 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138" [src/srcnn.cpp:168]   --->   Operation 231 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 232 [1/1] (0.47ns)   --->   "%tmp_14_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 232 'mux' 'tmp_14_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141" [src/srcnn.cpp:168]   --->   Operation 233 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 234 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143" [src/srcnn.cpp:168]   --->   Operation 234 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 235 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = load i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145" [src/srcnn.cpp:168]   --->   Operation 235 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_5 : Operation 236 [1/1] (0.47ns)   --->   "%tmp_15_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:168]   --->   Operation 236 'mux' 'tmp_15_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 237 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84, i32 %tmp_9_i_i" [src/srcnn.cpp:168]   --->   Operation 237 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91, i32 %tmp_i_i" [src/srcnn.cpp:168]   --->   Operation 238 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98, i32 %tmp_8_i_i" [src/srcnn.cpp:168]   --->   Operation 239 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [2/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i" [src/srcnn.cpp:168]   --->   Operation 240 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [2/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i" [src/srcnn.cpp:168]   --->   Operation 241 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [2/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i" [src/srcnn.cpp:168]   --->   Operation 242 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.93ns)   --->   Input mux for Operation 243 '%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i'
ST_6 : Operation 243 [3/3] (6.08ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i" [src/srcnn.cpp:168]   --->   Operation 243 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.93ns)   --->   Input mux for Operation 244 '%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i'
ST_6 : Operation 244 [3/3] (6.08ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i" [src/srcnn.cpp:168]   --->   Operation 244 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.93ns)   --->   Input mux for Operation 245 '%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i'
ST_6 : Operation 245 [3/3] (6.08ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i" [src/srcnn.cpp:168]   --->   Operation 245 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%add51241_i_i_load = load i32 %add51241_i_i" [src/srcnn.cpp:168]   --->   Operation 246 'load' 'add51241_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%add51_1242_i_i_load = load i32 %add51_1242_i_i" [src/srcnn.cpp:168]   --->   Operation 247 'load' 'add51_1242_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%add51_2243_i_i_load = load i32 %add51_2243_i_i" [src/srcnn.cpp:168]   --->   Operation 248 'load' 'add51_2243_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (1.02ns)   --->   Input mux for Operation 249 '%v = fadd i32 %add51241_i_i_load, i32 %mul_i_i'
ST_7 : Operation 249 [4/4] (5.41ns)   --->   "%v = fadd i32 %add51241_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:168]   --->   Operation 249 'fadd' 'v' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.02ns)   --->   Input mux for Operation 250 '%v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i'
ST_7 : Operation 250 [4/4] (5.41ns)   --->   "%v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:168]   --->   Operation 250 'fadd' 'v_1' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.02ns)   --->   Input mux for Operation 251 '%v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i'
ST_7 : Operation 251 [4/4] (5.41ns)   --->   "%v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:168]   --->   Operation 251 'fadd' 'v_2' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105, i32 %tmp_10_i_i" [src/srcnn.cpp:168]   --->   Operation 252 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112, i32 %tmp_11_i_i" [src/srcnn.cpp:168]   --->   Operation 253 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119, i32 %tmp_12_i_i" [src/srcnn.cpp:168]   --->   Operation 254 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [2/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i" [src/srcnn.cpp:168]   --->   Operation 255 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [2/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i" [src/srcnn.cpp:168]   --->   Operation 256 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [2/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i" [src/srcnn.cpp:168]   --->   Operation 257 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%add51_3244_i_i_load = load i32 %add51_3244_i_i" [src/srcnn.cpp:168]   --->   Operation 258 'load' 'add51_3244_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%add51_4245_i_i_load = load i32 %add51_4245_i_i" [src/srcnn.cpp:168]   --->   Operation 259 'load' 'add51_4245_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%add51_5246_i_i_load = load i32 %add51_5246_i_i" [src/srcnn.cpp:168]   --->   Operation 260 'load' 'add51_5246_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [3/4] (6.43ns)   --->   "%v = fadd i32 %add51241_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:168]   --->   Operation 261 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [3/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:168]   --->   Operation 262 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [3/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:168]   --->   Operation 263 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.02ns)   --->   Input mux for Operation 264 '%v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i'
ST_8 : Operation 264 [4/4] (5.41ns)   --->   "%v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:168]   --->   Operation 264 'fadd' 'v_3' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.02ns)   --->   Input mux for Operation 265 '%v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i'
ST_8 : Operation 265 [4/4] (5.41ns)   --->   "%v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:168]   --->   Operation 265 'fadd' 'v_4' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.02ns)   --->   Input mux for Operation 266 '%v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i'
ST_8 : Operation 266 [4/4] (5.41ns)   --->   "%v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:168]   --->   Operation 266 'fadd' 'v_5' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %tmp_13_i_i" [src/srcnn.cpp:168]   --->   Operation 267 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133, i32 %tmp_14_i_i" [src/srcnn.cpp:168]   --->   Operation 268 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140, i32 %tmp_15_i_i" [src/srcnn.cpp:168]   --->   Operation 269 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%add51_6247_i_i_load = load i32 %add51_6247_i_i" [src/srcnn.cpp:168]   --->   Operation 270 'load' 'add51_6247_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%add51_7248_i_i_load = load i32 %add51_7248_i_i" [src/srcnn.cpp:168]   --->   Operation 271 'load' 'add51_7248_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%add51_8249_i_i_load = load i32 %add51_8249_i_i" [src/srcnn.cpp:168]   --->   Operation 272 'load' 'add51_8249_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [2/4] (6.43ns)   --->   "%v = fadd i32 %add51241_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:168]   --->   Operation 273 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [2/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:168]   --->   Operation 274 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [2/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:168]   --->   Operation 275 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:168]   --->   Operation 276 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [3/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:168]   --->   Operation 277 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [3/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:168]   --->   Operation 278 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.02ns)   --->   Input mux for Operation 279 '%v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i'
ST_9 : Operation 279 [4/4] (5.41ns)   --->   "%v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:168]   --->   Operation 279 'fadd' 'v_6' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.02ns)   --->   Input mux for Operation 280 '%v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i'
ST_9 : Operation 280 [4/4] (5.41ns)   --->   "%v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:168]   --->   Operation 280 'fadd' 'v_7' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.02ns)   --->   Input mux for Operation 281 '%v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i'
ST_9 : Operation 281 [4/4] (5.41ns)   --->   "%v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:168]   --->   Operation 281 'fadd' 'v_8' <Predicate = true> <Delay = 5.41> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%add51241_i_i_load_1 = load i32 %add51241_i_i"   --->   Operation 313 'load' 'add51241_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%add51_1242_i_i_load_1 = load i32 %add51_1242_i_i"   --->   Operation 314 'load' 'add51_1242_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%add51_2243_i_i_load_1 = load i32 %add51_2243_i_i"   --->   Operation 315 'load' 'add51_2243_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%add51_3244_i_i_load_1 = load i32 %add51_3244_i_i"   --->   Operation 316 'load' 'add51_3244_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%add51_4245_i_i_load_1 = load i32 %add51_4245_i_i"   --->   Operation 317 'load' 'add51_4245_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%add51_5246_i_i_load_1 = load i32 %add51_5246_i_i"   --->   Operation 318 'load' 'add51_5246_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%add51_6247_i_i_load_1 = load i32 %add51_6247_i_i"   --->   Operation 319 'load' 'add51_6247_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%add51_7248_i_i_load_1 = load i32 %add51_7248_i_i"   --->   Operation 320 'load' 'add51_7248_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%add51_8249_i_i_load_1 = load i32 %add51_8249_i_i"   --->   Operation 321 'load' 'add51_8249_i_i_load_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_8249_i_i_out, i32 %add51_8249_i_i_load_1"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_7248_i_i_out, i32 %add51_7248_i_i_load_1"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_6247_i_i_out, i32 %add51_6247_i_i_load_1"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_5246_i_i_out, i32 %add51_5246_i_i_load_1"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_4245_i_i_out, i32 %add51_4245_i_i_load_1"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_3244_i_i_out, i32 %add51_3244_i_i_load_1"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_2243_i_i_out, i32 %add51_2243_i_i_load_1"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_1242_i_i_out, i32 %add51_1242_i_i_load_1"   --->   Operation 329 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51241_i_i_out, i32 %add51241_i_i_load_1"   --->   Operation 330 'write' 'write_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 331 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 282 [1/4] (6.43ns)   --->   "%v = fadd i32 %add51241_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:168]   --->   Operation 282 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1242_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:168]   --->   Operation 283 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2243_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:168]   --->   Operation 284 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [2/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:168]   --->   Operation 285 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [2/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:168]   --->   Operation 286 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [2/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:168]   --->   Operation 287 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [3/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:168]   --->   Operation 288 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [3/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:168]   --->   Operation 289 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [3/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:168]   --->   Operation 290 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_2, i32 %add51_2243_i_i" [src/srcnn.cpp:161]   --->   Operation 291 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_1, i32 %add51_1242_i_i" [src/srcnn.cpp:161]   --->   Operation 292 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 293 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v, i32 %add51241_i_i" [src/srcnn.cpp:161]   --->   Operation 293 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 294 [1/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3244_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:168]   --->   Operation 294 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4245_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:168]   --->   Operation 295 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5246_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:168]   --->   Operation 296 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [2/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:168]   --->   Operation 297 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [2/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:168]   --->   Operation 298 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [2/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:168]   --->   Operation 299 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_5, i32 %add51_5246_i_i" [src/srcnn.cpp:161]   --->   Operation 300 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 301 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_4, i32 %add51_4245_i_i" [src/srcnn.cpp:161]   --->   Operation 301 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 302 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_3, i32 %add51_3244_i_i" [src/srcnn.cpp:161]   --->   Operation 302 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:162]   --->   Operation 303 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln161 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:161]   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln161' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/srcnn.cpp:161]   --->   Operation 305 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6247_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:168]   --->   Operation 306 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7248_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:168]   --->   Operation 307 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8249_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:168]   --->   Operation 308 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_8, i32 %add51_8249_i_i" [src/srcnn.cpp:161]   --->   Operation 309 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 310 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_7, i32 %add51_7248_i_i" [src/srcnn.cpp:161]   --->   Operation 310 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 311 [1/1] (0.42ns)   --->   "%store_ln161 = store i32 %v_6, i32 %add51_6247_i_i" [src/srcnn.cpp:161]   --->   Operation 311 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc52.i.i" [src/srcnn.cpp:161]   --->   Operation 312 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.181ns
The critical path consists of the following:
	'alloca' operation ('ky') [38]  (0.000 ns)
	'load' operation ('ky') on local variable 'ky' [79]  (0.000 ns)
	'add' operation ('tmp') [114]  (0.797 ns)
	'add' operation ('empty') [116]  (0.781 ns)
	'add' operation ('add_ln168_4', src/srcnn.cpp:168) [124]  (0.816 ns)
	'add' operation ('add_ln168_5', src/srcnn.cpp:168) [129]  (0.787 ns)

 <State 2>: 2.024ns
The critical path consists of the following:
	'add' operation ('add_ln168_6', src/srcnn.cpp:168) [130]  (0.787 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85', src/srcnn.cpp:168) [132]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86', src/srcnn.cpp:168) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [133]  (1.237 ns)

 <State 3>: 2.024ns
The critical path consists of the following:
	'add' operation ('add_ln168_9', src/srcnn.cpp:168) [166]  (0.787 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106', src/srcnn.cpp:168) [168]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107', src/srcnn.cpp:168) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [169]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.934 ns)
'fmul' operation ('mul_i_i', src/srcnn.cpp:168) [139]  (6.082 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:168) [139]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:168) [139]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_i_i', src/srcnn.cpp:168) [175]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i_i', src/srcnn.cpp:168) [211]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('v', src/srcnn.cpp:168) [140]  (6.437 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_2', src/srcnn.cpp:168) [164]  (6.437 ns)
	'store' operation ('store_ln161', src/srcnn.cpp:161) of variable 'v_2', src/srcnn.cpp:168 on local variable 'add51_2243_i_i' [244]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_5', src/srcnn.cpp:168) [200]  (6.437 ns)
	'store' operation ('store_ln161', src/srcnn.cpp:161) of variable 'v_5', src/srcnn.cpp:168 on local variable 'add51_5246_i_i' [241]  (0.427 ns)

 <State 12>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_8', src/srcnn.cpp:168) [236]  (6.437 ns)
	'store' operation ('store_ln161', src/srcnn.cpp:161) of variable 'v_8', src/srcnn.cpp:168 on local variable 'add51_8249_i_i' [238]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
