INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/sim/seq_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector
