<title>Synthesis Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Synthesis Messages</b></td><td><b>Fr 29. Mai 12:27:49 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Synthesis Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 227: ram_seq should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 248: ram_parallel should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 261: ram_parallel should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 269: ram_seq should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 282: ram_seq should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 142: Assignment to ram_seq_areset ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 347: Assignment to ram_seq_dout ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:92 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 375: ram_parallel_din should be on the sensitivity list of the process</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\frameGrabberEthernet.vhd" Line 372: Assignment to ram_parallel_dout ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 263: Assignment to input_phytxclk ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 264: Assignment to input_phyrxd ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 265: Assignment to input_phyrxdv ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 266: Assignment to input_phyrxer ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 268: Assignment to input_phymdi ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 269: Assignment to input_phyint ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:634 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" Line 162: Net &lt;output_phymdc&gt; does not have a driver.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;phyRXD&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;phytxclk&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;phyrxdv&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;phyrxer&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;phyint&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:653 - Signal &lt;output_phymdc&gt; is used but never assigned. This sourceless signal will be automatically connected to value GND.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;udp_tx_result&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;12&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;11&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;10&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;9&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;8&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;7&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;6&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;5&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;4&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;3&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;2&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;1&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;0&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;RAM_PARALLEL&lt;0&gt;&lt;7&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:737 - Found 1-bit latch for signal &lt;fsm_proc.ram_seq_last_addr&lt;13&gt;&gt;. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;RAM_PARALLEL&lt;0&gt;_7&gt; (without init value) has a constant value of 0 in block &lt;frameGrabberEthernetComp&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;RAM_PARALLEL&lt;0&gt;_7&gt; (without init value) has a constant value of 0 in block &lt;frameGrabberEthernet&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:3002 - This design contains one or more registers/latches that are directly
incompatible with the Spartan6 architecture. The two primary causes of this is
either a register or latch described with both an asynchronous set and
asynchronous reset, or a register or latch described with an asynchronous
set or reset which however has an initialization value of the opposite 
polarity (i.e. asynchronous reset with an initialization value of 1).
 While this circuit can be built, it creates a sub-optimal implementation
in terms of area, power and performance. For a more optimal implementation
Xilinx highly recommends one of the following:
       1) Remove either the set or reset from all registers and latches
          if not needed for required functionality
       2) Modif...
NOTE: This message is very long (~1 K) and has been shortened to a maximum of 1000 characters for viewing in this context.
           Please refer to the corresponding ASCII report for the full message.
</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_14&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_13&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_15&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_11&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_10&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_12&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_8&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_7&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_9&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_6&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_5&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_4&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_3&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_1&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_0&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_cntr_2&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_15&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_14&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_13&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_11&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_10&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_12&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_9&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_8&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_7&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_6&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_4&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_3&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_5&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_1&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_0&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_cntr_2&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_15&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_14&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_13&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_11&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_10&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_12&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_8&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_7&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_9&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_5&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_4&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_6&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_3&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_2&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_1&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_cntr_0&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_15&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_14&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_13&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_12&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_11&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_10&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_8&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_7&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_9&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_6&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_5&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_4&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_3&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_1&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_0&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_cntr_2&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_15&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_14&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_12&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_11&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_13&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_10&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_9&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_8&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_7&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_5&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_4&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_6&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_3&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_2&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_1&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_cntr_0&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn0_reg&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn4_reg&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn2_reg&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn1_reg&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;btnDebounceComp/btn3_reg&gt; of sequential type is unconnected in block &lt;atlysWrapperDebugUDPStack&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 188: Output port &lt;BTN_O&gt; of the instance &lt;btnDebounceComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_hdr_dst_ip_addr&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_hdr_dst_port&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_hdr_src_port&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_hdr_data_length&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_hdr_checksum&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_tx_start&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "C:\Users\Jakob Wittmann\Documents\GitHub\atlys_snippets_and_projects\jakobs_stuff\projects\debug_udp_stack\atlysWrapperDebugUDPStack.vhd" line 200: Output port &lt;udp_txi_data_data_out_last&gt; of the instance &lt;frameGrabberEthernetComp&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:1799 - State send_parallel_data is never reached in FSM &lt;cur_state&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:1799 - State send_parallel_data_last is never reached in FSM &lt;cur_state&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3019 - HDL ADVISOR - 16384 flip-flops were inferred for signal &lt;RAM_SEQ&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3019 - HDL ADVISOR - 16384 flip-flops were inferred for signal &lt;RAM_SEQ&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:1799 - State state_wait_to_data_out is never reached in FSM &lt;fsmReg_curStateReg&gt;.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3218 - HDL ADVISOR - The RAM &lt;Mram_counterReg_counterReg[5]_GND_207_o_wide_mux_4_OUT&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.</td><td>&nbsp;</td></tr></table>