# dsc_verilog
Deepwise Separable Convolution - Verilog Implementation