// Seed: 4130344182
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    output tri0 id_3,
    output wor id_4
);
  assign id_3 = id_2 & id_1;
  logic id_6, id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd70,
    parameter id_6 = 32'd94,
    parameter id_7 = 32'd45,
    parameter id_8 = 32'd58,
    parameter id_9 = 32'd52
) (
    output uwire id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  tri   _id_4
);
  wire _id_6;
  parameter id_7 = 1;
  wire [1 : 1] _id_8;
  wire _id_9;
  wire id_10;
  logic [id_6 : id_7] id_11;
  logic [id_4 : id_8] id_12;
  wire [id_9 : id_6] id_13;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
