\hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e}{}\doxysection{FLASH Option Bytes User SRAM2 Parity Check Type}
\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e}\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x0000000)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x0000000)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x0000000)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE}}~((uint32\+\_\+t)0x0000000)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}{OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}}
\index{OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_DISABLE}{OB\_SRAM2\_PARITY\_DISABLE}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})}

SRAM2 parity check disable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}}
\index{OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_DISABLE}{OB\_SRAM2\_PARITY\_DISABLE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})}

SRAM2 parity check disable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}}
\index{OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_DISABLE}{OB\_SRAM2\_PARITY\_DISABLE}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})}

SRAM2 parity check disable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_ga388861d528db5d266dab3d9bcae3a50f}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}}
\index{OB\_SRAM2\_PARITY\_DISABLE@{OB\_SRAM2\_PARITY\_DISABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_DISABLE}{OB\_SRAM2\_PARITY\_DISABLE}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+DISABLE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ce9e3e53450799d3e6dfd0af13755a}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}})}

SRAM2 parity check disable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}}
\index{OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_ENABLE}{OB\_SRAM2\_PARITY\_ENABLE}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE~((uint32\+\_\+t)0x0000000)}

SRAM2 parity check enable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}}
\index{OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_ENABLE}{OB\_SRAM2\_PARITY\_ENABLE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE~((uint32\+\_\+t)0x0000000)}

SRAM2 parity check enable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}}
\index{OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_ENABLE}{OB\_SRAM2\_PARITY\_ENABLE}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE~((uint32\+\_\+t)0x0000000)}

SRAM2 parity check enable \mbox{\Hypertarget{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}\label{group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e_gae38da2c33e7c1b90b2f8f24038d86660}} 
\index{FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}!OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}}
\index{OB\_SRAM2\_PARITY\_ENABLE@{OB\_SRAM2\_PARITY\_ENABLE}!FLASH Option Bytes User SRAM2 Parity Check Type@{FLASH Option Bytes User SRAM2 Parity Check Type}}
\doxysubsubsection{\texorpdfstring{OB\_SRAM2\_PARITY\_ENABLE}{OB\_SRAM2\_PARITY\_ENABLE}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define OB\+\_\+\+SRAM2\+\_\+\+PARITY\+\_\+\+ENABLE~((uint32\+\_\+t)0x0000000)}

SRAM2 parity check enable 