

================================================================
== Vitis HLS Report for 'test_gesummv'
================================================================
* Date:           Fri Sep 20 17:15:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gesummv.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6286|     6286|  20.932 us|  20.932 us|  6287|  6287|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |     6284|     6284|        37|          2|          2|  3125|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      424|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|   140|    12352|     7458|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1812|    -|
|Register             |        -|     -|     8922|     1664|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   141|    21274|    11358|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                        |ctrl_s_axi                      |        0|   0|  112|  168|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U21  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U24  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U25  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U46   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U47   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U48   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U49   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U51   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U52   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U53   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U54   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U55   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 140|12352| 7458|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U56  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_1306_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln52_fu_1352_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln53_fu_1333_p2       |         +|   0|  0|  12|           5|           1|
    |cmp245_fu_1375_p2         |      icmp|   0|  0|  14|           7|           4|
    |icmp_ln52_fu_1300_p2      |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln53_fu_1315_p2      |      icmp|   0|  0|  12|           5|           4|
    |select_ln52_1_fu_1358_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln52_fu_1321_p3    |    select|   0|  0|   5|           1|           1|
    |v106_1_fu_1780_p3         |    select|   0|  0|  32|           1|          32|
    |v118_1_fu_1786_p3         |    select|   0|  0|  32|           1|          32|
    |v130_fu_1792_p3           |    select|   0|  0|  32|           1|          32|
    |v142_fu_1823_p3           |    select|   0|  0|  32|           1|          32|
    |v154_fu_1829_p3           |    select|   0|  0|  32|           1|          32|
    |v166_fu_1835_p3           |    select|   0|  0|  32|           1|          32|
    |v178_fu_1841_p3           |    select|   0|  0|  32|           1|          32|
    |v190_fu_1847_p3           |    select|   0|  0|  32|           1|          32|
    |v82_fu_1768_p3            |    select|   0|  0|  32|           1|          32|
    |v94_1_fu_1774_p3          |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 424|          61|         352|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter18  |   9|          2|    1|          2|
    |grp_fu_1042_p0            |  14|          3|   32|         96|
    |grp_fu_1042_p1            |  14|          3|   32|         96|
    |grp_fu_1046_p0            |  14|          3|   32|         96|
    |grp_fu_1046_p1            |  14|          3|   32|         96|
    |grp_fu_1050_p0            |  14|          3|   32|         96|
    |grp_fu_1050_p1            |  14|          3|   32|         96|
    |grp_fu_1054_p0            |  14|          3|   32|         96|
    |grp_fu_1054_p1            |  14|          3|   32|         96|
    |grp_fu_1058_p0            |  14|          3|   32|         96|
    |grp_fu_1058_p1            |  14|          3|   32|         96|
    |grp_fu_1062_p0            |  14|          3|   32|         96|
    |grp_fu_1062_p1            |  14|          3|   32|         96|
    |grp_fu_1066_p0            |  14|          3|   32|         96|
    |grp_fu_1066_p1            |  14|          3|   32|         96|
    |grp_fu_1070_p0            |  14|          3|   32|         96|
    |grp_fu_1070_p1            |  14|          3|   32|         96|
    |grp_fu_1074_p0            |  14|          3|   32|         96|
    |grp_fu_1074_p1            |  14|          3|   32|         96|
    |grp_fu_1078_p0            |  14|          3|   32|         96|
    |grp_fu_1078_p1            |  14|          3|   32|         96|
    |grp_fu_1082_p0            |  14|          3|   32|         96|
    |grp_fu_1082_p1            |  14|          3|   32|         96|
    |grp_fu_1086_p0            |  14|          3|   32|         96|
    |grp_fu_1086_p1            |  14|          3|   32|         96|
    |grp_fu_1090_p0            |  14|          3|   32|         96|
    |grp_fu_1090_p1            |  14|          3|   32|         96|
    |grp_fu_1094_p0            |  14|          3|   32|         96|
    |grp_fu_1094_p1            |  14|          3|   32|         96|
    |grp_fu_1098_p0            |  14|          3|   32|         96|
    |grp_fu_1098_p1            |  14|          3|   32|         96|
    |grp_fu_1102_p0            |  14|          3|   32|         96|
    |grp_fu_1102_p1            |  14|          3|   32|         96|
    |grp_fu_1106_p0            |  14|          3|   32|         96|
    |grp_fu_1106_p1            |  14|          3|   32|         96|
    |grp_fu_1110_p0            |  14|          3|   32|         96|
    |grp_fu_1110_p1            |  14|          3|   32|         96|
    |grp_fu_1114_p0            |  14|          3|   32|         96|
    |grp_fu_1114_p1            |  14|          3|   32|         96|
    |grp_fu_1118_p0            |  14|          3|   32|         96|
    |grp_fu_1118_p1            |  14|          3|   32|         96|
    |grp_fu_1122_p0            |  14|          3|   32|         96|
    |grp_fu_1122_p1            |  14|          3|   32|         96|
    |grp_fu_1126_p0            |  14|          3|   32|         96|
    |grp_fu_1126_p1            |  14|          3|   32|         96|
    |grp_fu_1130_p0            |  14|          3|   32|         96|
    |grp_fu_1130_p1            |  14|          3|   32|         96|
    |grp_fu_1134_p0            |  14|          3|   32|         96|
    |grp_fu_1134_p1            |  14|          3|   32|         96|
    |grp_fu_1138_p0            |  14|          3|   32|         96|
    |grp_fu_1138_p1            |  14|          3|   32|         96|
    |grp_fu_1142_p0            |  14|          3|   32|         96|
    |grp_fu_1142_p1            |  14|          3|   32|         96|
    |grp_fu_1146_p0            |  14|          3|   32|         96|
    |grp_fu_1146_p1            |  14|          3|   32|         96|
    |grp_fu_1150_p0            |  14|          3|   32|         96|
    |grp_fu_1150_p1            |  14|          3|   32|         96|
    |grp_fu_1154_p0            |  14|          3|   32|         96|
    |grp_fu_1154_p1            |  14|          3|   32|         96|
    |grp_fu_1158_p0            |  14|          3|   32|         96|
    |grp_fu_1158_p1            |  14|          3|   32|         96|
    |grp_fu_1162_p0            |  14|          3|   32|         96|
    |grp_fu_1162_p1            |  14|          3|   32|         96|
    |grp_fu_1166_p0            |  14|          3|   32|         96|
    |grp_fu_1166_p1            |  14|          3|   32|         96|
    |grp_fu_1170_p0            |  14|          3|   32|         96|
    |grp_fu_1170_p1            |  14|          3|   32|         96|
    |grp_fu_1174_p0            |  14|          3|   32|         96|
    |grp_fu_1174_p1            |  14|          3|   32|         96|
    |grp_fu_1178_p0            |  14|          3|   32|         96|
    |grp_fu_1178_p1            |  14|          3|   32|         96|
    |grp_fu_1182_p0            |  14|          3|   32|         96|
    |grp_fu_1182_p1            |  14|          3|   32|         96|
    |grp_fu_1186_p0            |  14|          3|   32|         96|
    |grp_fu_1186_p1            |  14|          3|   32|         96|
    |grp_fu_1190_p0            |  14|          3|   32|         96|
    |grp_fu_1190_p1            |  14|          3|   32|         96|
    |grp_fu_1194_p0            |  14|          3|   32|         96|
    |grp_fu_1194_p1            |  14|          3|   32|         96|
    |grp_fu_1198_p0            |  14|          3|   32|         96|
    |grp_fu_1198_p1            |  14|          3|   32|         96|
    |grp_fu_1202_p0            |  14|          3|   32|         96|
    |grp_fu_1202_p1            |  14|          3|   32|         96|
    |grp_fu_1206_p0            |  14|          3|   32|         96|
    |grp_fu_1206_p1            |  14|          3|   32|         96|
    |grp_fu_1210_p0            |  14|          3|   32|         96|
    |grp_fu_1210_p1            |  14|          3|   32|         96|
    |grp_fu_1214_p0            |  14|          3|   32|         96|
    |grp_fu_1214_p1            |  14|          3|   32|         96|
    |grp_fu_1218_p0            |  14|          3|   32|         96|
    |grp_fu_1218_p1            |  14|          3|   32|         96|
    |grp_fu_1222_p0            |  14|          3|   32|         96|
    |grp_fu_1222_p1            |  14|          3|   32|         96|
    |grp_fu_1226_p0            |  14|          3|   32|         96|
    |grp_fu_1226_p1            |  14|          3|   32|         96|
    |grp_fu_1230_p0            |  14|          3|   32|         96|
    |grp_fu_1230_p1            |  14|          3|   32|         96|
    |grp_fu_1234_p0            |  14|          3|   32|         96|
    |grp_fu_1234_p1            |  14|          3|   32|         96|
    |grp_fu_1238_p0            |  14|          3|   32|         96|
    |grp_fu_1238_p1            |  14|          3|   32|         96|
    |grp_fu_1242_p0            |  14|          3|   32|         96|
    |grp_fu_1242_p1            |  14|          3|   32|         96|
    |grp_fu_1246_p0            |  14|          3|   32|         96|
    |grp_fu_1246_p1            |  14|          3|   32|         96|
    |grp_fu_1250_p0            |  14|          3|   32|         96|
    |grp_fu_1250_p1            |  14|          3|   32|         96|
    |grp_fu_1254_p0            |  14|          3|   32|         96|
    |grp_fu_1254_p1            |  14|          3|   32|         96|
    |grp_fu_1258_p0            |  14|          3|   32|         96|
    |grp_fu_1258_p1            |  14|          3|   32|         96|
    |indvar_flatten_fu_200     |   9|          2|   12|         24|
    |v4_0_address0             |  14|          3|    5|         15|
    |v4_1_address0             |  14|          3|    5|         15|
    |v4_2_address0             |  14|          3|    5|         15|
    |v4_3_address0             |  14|          3|    5|         15|
    |v4_4_address0             |  14|          3|    5|         15|
    |v4_5_address0             |  14|          3|    5|         15|
    |v4_6_address0             |  14|          3|    5|         15|
    |v4_7_address0             |  14|          3|    5|         15|
    |v4_8_address0             |  14|          3|    5|         15|
    |v4_9_address0             |  14|          3|    5|         15|
    |v6_0_address0             |  14|          3|    5|         15|
    |v6_1_address0             |  14|          3|    5|         15|
    |v6_2_address0             |  14|          3|    5|         15|
    |v6_3_address0             |  14|          3|    5|         15|
    |v6_4_address0             |  14|          3|    5|         15|
    |v7_fu_196                 |   9|          2|    7|         14|
    |v8_fu_192                 |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1812|        388| 3621|      10840|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |cmp245_reg_1970           |   1|   0|    1|          0|
    |icmp_ln53_reg_1940        |   1|   0|    1|          0|
    |indvar_flatten_fu_200     |  12|   0|   12|          0|
    |reg_1262                  |  32|   0|   32|          0|
    |reg_1266                  |  32|   0|   32|          0|
    |reg_1270                  |  32|   0|   32|          0|
    |reg_1274                  |  32|   0|   32|          0|
    |reg_1278                  |  32|   0|   32|          0|
    |select_ln52_reg_1945      |   5|   0|    5|          0|
    |tmp1_reg_3212             |  32|   0|   32|          0|
    |tmp2_reg_3217             |  32|   0|   32|          0|
    |tmp3_reg_3222             |  32|   0|   32|          0|
    |tmp4_reg_3227             |  32|   0|   32|          0|
    |tmp5_reg_3232             |  32|   0|   32|          0|
    |tmp6_reg_3237             |  32|   0|   32|          0|
    |tmp7_reg_3242             |  32|   0|   32|          0|
    |tmp8_reg_3247             |  32|   0|   32|          0|
    |tmp9_reg_3252             |  32|   0|   32|          0|
    |tmp_reg_3207              |  32|   0|   32|          0|
    |v0_read_reg_1922          |  32|   0|   32|          0|
    |v101_reg_3062             |  32|   0|   32|          0|
    |v102_reg_3273             |  32|   0|   32|          0|
    |v103_1_reg_3427           |  32|   0|   32|          0|
    |v104_reg_3382             |  32|   0|   32|          0|
    |v108_reg_2962             |  32|   0|   32|          0|
    |v111_1_reg_3325           |  32|   0|   32|          0|
    |v113_reg_3067             |  32|   0|   32|          0|
    |v114_reg_3278             |  32|   0|   32|          0|
    |v115_1_reg_3432           |  32|   0|   32|          0|
    |v116_reg_3387             |  32|   0|   32|          0|
    |v11_reg_2847              |  32|   0|   32|          0|
    |v120_reg_2967             |  32|   0|   32|          0|
    |v123_reg_3331             |  32|   0|   32|          0|
    |v125_reg_3072             |  32|   0|   32|          0|
    |v126_reg_3283             |  32|   0|   32|          0|
    |v127_reg_3437             |  32|   0|   32|          0|
    |v128_reg_3392             |  32|   0|   32|          0|
    |v132_reg_2972             |  32|   0|   32|          0|
    |v135_reg_3337             |  32|   0|   32|          0|
    |v137_reg_3077             |  32|   0|   32|          0|
    |v138_reg_3288             |  32|   0|   32|          0|
    |v139_reg_3442             |  32|   0|   32|          0|
    |v13_reg_2852              |  32|   0|   32|          0|
    |v140_reg_3397             |  32|   0|   32|          0|
    |v144_reg_2977             |  32|   0|   32|          0|
    |v147_reg_3343             |  32|   0|   32|          0|
    |v149_reg_3082             |  32|   0|   32|          0|
    |v150_reg_3293             |  32|   0|   32|          0|
    |v151_reg_3447             |  32|   0|   32|          0|
    |v152_reg_3402             |  32|   0|   32|          0|
    |v156_reg_2982             |  32|   0|   32|          0|
    |v159_reg_3349             |  32|   0|   32|          0|
    |v15_reg_3147              |  32|   0|   32|          0|
    |v161_reg_3087             |  32|   0|   32|          0|
    |v162_reg_3298             |  32|   0|   32|          0|
    |v163_reg_3452             |  32|   0|   32|          0|
    |v164_reg_3407             |  32|   0|   32|          0|
    |v168_reg_2987             |  32|   0|   32|          0|
    |v171_reg_3355             |  32|   0|   32|          0|
    |v173_reg_3092             |  32|   0|   32|          0|
    |v174_reg_3303             |  32|   0|   32|          0|
    |v175_reg_3457             |  32|   0|   32|          0|
    |v176_reg_3412             |  32|   0|   32|          0|
    |v17_reg_2857              |  32|   0|   32|          0|
    |v180_reg_2992             |  32|   0|   32|          0|
    |v183_reg_3361             |  32|   0|   32|          0|
    |v185_reg_3097             |  32|   0|   32|          0|
    |v186_reg_3308             |  32|   0|   32|          0|
    |v187_reg_3462             |  32|   0|   32|          0|
    |v188_reg_3417             |  32|   0|   32|          0|
    |v19_reg_2862              |  32|   0|   32|          0|
    |v1_read_reg_1908          |  32|   0|   32|          0|
    |v21_reg_3153              |  32|   0|   32|          0|
    |v23_reg_2867              |  32|   0|   32|          0|
    |v25_reg_2872              |  32|   0|   32|          0|
    |v27_reg_3159              |  32|   0|   32|          0|
    |v29_reg_2877              |  32|   0|   32|          0|
    |v2_0_0_load_reg_2194      |  32|   0|   32|          0|
    |v2_0_1_load_reg_2294      |  32|   0|   32|          0|
    |v2_1_0_load_reg_2204      |  32|   0|   32|          0|
    |v2_1_1_load_reg_2304      |  32|   0|   32|          0|
    |v2_2_0_load_reg_2214      |  32|   0|   32|          0|
    |v2_2_1_load_reg_2314      |  32|   0|   32|          0|
    |v2_3_0_load_reg_2224      |  32|   0|   32|          0|
    |v2_3_1_load_reg_2324      |  32|   0|   32|          0|
    |v2_4_0_load_reg_2234      |  32|   0|   32|          0|
    |v2_4_1_load_reg_2334      |  32|   0|   32|          0|
    |v2_5_0_load_reg_2244      |  32|   0|   32|          0|
    |v2_5_1_load_reg_2344      |  32|   0|   32|          0|
    |v2_6_0_load_reg_2254      |  32|   0|   32|          0|
    |v2_6_1_load_reg_2354      |  32|   0|   32|          0|
    |v2_7_0_load_reg_2264      |  32|   0|   32|          0|
    |v2_7_1_load_reg_2364      |  32|   0|   32|          0|
    |v2_8_0_load_reg_2274      |  32|   0|   32|          0|
    |v2_8_1_load_reg_2374      |  32|   0|   32|          0|
    |v2_9_0_load_reg_2284      |  32|   0|   32|          0|
    |v2_9_1_load_reg_2384      |  32|   0|   32|          0|
    |v31_reg_2882              |  32|   0|   32|          0|
    |v33_reg_3165              |  32|   0|   32|          0|
    |v35_reg_2887              |  32|   0|   32|          0|
    |v37_reg_2892              |  32|   0|   32|          0|
    |v39_reg_3171              |  32|   0|   32|          0|
    |v3_0_0_load_reg_2199      |  32|   0|   32|          0|
    |v3_0_1_load_reg_2299      |  32|   0|   32|          0|
    |v3_1_0_load_reg_2209      |  32|   0|   32|          0|
    |v3_1_1_load_reg_2309      |  32|   0|   32|          0|
    |v3_2_0_load_reg_2219      |  32|   0|   32|          0|
    |v3_2_1_load_reg_2319      |  32|   0|   32|          0|
    |v3_3_0_load_reg_2229      |  32|   0|   32|          0|
    |v3_3_1_load_reg_2329      |  32|   0|   32|          0|
    |v3_4_0_load_reg_2239      |  32|   0|   32|          0|
    |v3_4_1_load_reg_2339      |  32|   0|   32|          0|
    |v3_5_0_load_reg_2249      |  32|   0|   32|          0|
    |v3_5_1_load_reg_2349      |  32|   0|   32|          0|
    |v3_6_0_load_reg_2259      |  32|   0|   32|          0|
    |v3_6_1_load_reg_2359      |  32|   0|   32|          0|
    |v3_7_0_load_reg_2269      |  32|   0|   32|          0|
    |v3_7_1_load_reg_2369      |  32|   0|   32|          0|
    |v3_8_0_load_reg_2279      |  32|   0|   32|          0|
    |v3_8_1_load_reg_2379      |  32|   0|   32|          0|
    |v3_9_0_load_reg_2289      |  32|   0|   32|          0|
    |v3_9_1_load_reg_2389      |  32|   0|   32|          0|
    |v41_reg_2897              |  32|   0|   32|          0|
    |v43_reg_2902              |  32|   0|   32|          0|
    |v45_reg_3177              |  32|   0|   32|          0|
    |v47_reg_2907              |  32|   0|   32|          0|
    |v49_reg_2912              |  32|   0|   32|          0|
    |v4_0_addr_reg_2647        |   5|   0|    5|          0|
    |v4_0_load_reg_2797        |  32|   0|   32|          0|
    |v4_1_addr_reg_2702        |   5|   0|    5|          0|
    |v4_1_load_reg_2802        |  32|   0|   32|          0|
    |v4_2_addr_reg_2707        |   5|   0|    5|          0|
    |v4_2_load_reg_2807        |  32|   0|   32|          0|
    |v4_3_addr_reg_2712        |   5|   0|    5|          0|
    |v4_3_load_reg_2812        |  32|   0|   32|          0|
    |v4_4_addr_reg_2717        |   5|   0|    5|          0|
    |v4_4_load_reg_2817        |  32|   0|   32|          0|
    |v4_5_addr_reg_2722        |   5|   0|    5|          0|
    |v4_5_load_reg_2822        |  32|   0|   32|          0|
    |v4_6_addr_reg_2727        |   5|   0|    5|          0|
    |v4_6_load_reg_2827        |  32|   0|   32|          0|
    |v4_7_addr_reg_2732        |   5|   0|    5|          0|
    |v4_7_load_reg_2832        |  32|   0|   32|          0|
    |v4_8_addr_reg_2737        |   5|   0|    5|          0|
    |v4_8_load_reg_2837        |  32|   0|   32|          0|
    |v4_9_addr_reg_2742        |   5|   0|    5|          0|
    |v4_9_load_reg_2842        |  32|   0|   32|          0|
    |v51_reg_3183              |  32|   0|   32|          0|
    |v53_reg_2917              |  32|   0|   32|          0|
    |v55_reg_2922              |  32|   0|   32|          0|
    |v57_reg_3189              |  32|   0|   32|          0|
    |v59_reg_2927              |  32|   0|   32|          0|
    |v5_0_load_reg_1984        |  32|   0|   32|          0|
    |v5_1_load_reg_1989        |  32|   0|   32|          0|
    |v61_reg_2932              |  32|   0|   32|          0|
    |v63_reg_3195              |  32|   0|   32|          0|
    |v65_reg_2937              |  32|   0|   32|          0|
    |v67_reg_2942              |  32|   0|   32|          0|
    |v69_reg_3201              |  32|   0|   32|          0|
    |v6_0_addr_reg_2592        |   5|   0|    5|          0|
    |v6_0_load_reg_2747        |  32|   0|   32|          0|
    |v6_1_addr_reg_2597        |   5|   0|    5|          0|
    |v6_1_load_reg_2752        |  32|   0|   32|          0|
    |v6_2_addr_reg_2602        |   5|   0|    5|          0|
    |v6_2_load_reg_2757        |  32|   0|   32|          0|
    |v6_3_addr_reg_2607        |   5|   0|    5|          0|
    |v6_3_load_reg_2762        |  32|   0|   32|          0|
    |v6_4_addr_reg_2612        |   5|   0|    5|          0|
    |v6_4_load_reg_2767        |  32|   0|   32|          0|
    |v6_5_addr_reg_2617        |   5|   0|    5|          0|
    |v6_5_load_reg_2772        |  32|   0|   32|          0|
    |v6_6_addr_reg_2623        |   5|   0|    5|          0|
    |v6_6_load_reg_2777        |  32|   0|   32|          0|
    |v6_7_addr_reg_2629        |   5|   0|    5|          0|
    |v6_7_load_reg_2782        |  32|   0|   32|          0|
    |v6_8_addr_reg_2635        |   5|   0|    5|          0|
    |v6_8_load_reg_2787        |  32|   0|   32|          0|
    |v6_9_addr_reg_2641        |   5|   0|    5|          0|
    |v6_9_load_reg_2792        |  32|   0|   32|          0|
    |v71_reg_2418              |  32|   0|   32|          0|
    |v72_reg_2947              |  32|   0|   32|          0|
    |v75_reg_3257              |  32|   0|   32|          0|
    |v77_reg_3052              |  32|   0|   32|          0|
    |v78_reg_3263              |  32|   0|   32|          0|
    |v79_reg_3367              |  32|   0|   32|          0|
    |v7_fu_196                 |   7|   0|    7|          0|
    |v80_reg_3372              |  32|   0|   32|          0|
    |v84_reg_2952              |  32|   0|   32|          0|
    |v87_1_reg_3313            |  32|   0|   32|          0|
    |v89_reg_3057              |  32|   0|   32|          0|
    |v8_fu_192                 |   5|   0|    5|          0|
    |v90_reg_3268              |  32|   0|   32|          0|
    |v91_1_reg_3422            |  32|   0|   32|          0|
    |v92_reg_3377              |  32|   0|   32|          0|
    |v96_reg_2957              |  32|   0|   32|          0|
    |v99_1_reg_3319            |  32|   0|   32|          0|
    |cmp245_reg_1970           |  64|  32|    1|          0|
    |select_ln52_reg_1945      |  64|  32|    5|          0|
    |v101_reg_3062             |  64|  32|   32|          0|
    |v113_reg_3067             |  64|  32|   32|          0|
    |v11_reg_2847              |  64|  32|   32|          0|
    |v125_reg_3072             |  64|  32|   32|          0|
    |v137_reg_3077             |  64|  32|   32|          0|
    |v149_reg_3082             |  64|  32|   32|          0|
    |v15_reg_3147              |  64|  32|   32|          0|
    |v161_reg_3087             |  64|  32|   32|          0|
    |v173_reg_3092             |  64|  32|   32|          0|
    |v17_reg_2857              |  64|  32|   32|          0|
    |v185_reg_3097             |  64|  32|   32|          0|
    |v21_reg_3153              |  64|  32|   32|          0|
    |v23_reg_2867              |  64|  32|   32|          0|
    |v27_reg_3159              |  64|  32|   32|          0|
    |v29_reg_2877              |  64|  32|   32|          0|
    |v33_reg_3165              |  64|  32|   32|          0|
    |v35_reg_2887              |  64|  32|   32|          0|
    |v39_reg_3171              |  64|  32|   32|          0|
    |v41_reg_2897              |  64|  32|   32|          0|
    |v45_reg_3177              |  64|  32|   32|          0|
    |v47_reg_2907              |  64|  32|   32|          0|
    |v4_0_addr_reg_2647        |  64|  32|    5|          0|
    |v4_1_addr_reg_2702        |  64|  32|    5|          0|
    |v4_2_addr_reg_2707        |  64|  32|    5|          0|
    |v4_3_addr_reg_2712        |  64|  32|    5|          0|
    |v4_4_addr_reg_2717        |  64|  32|    5|          0|
    |v4_5_addr_reg_2722        |  64|  32|    5|          0|
    |v4_6_addr_reg_2727        |  64|  32|    5|          0|
    |v4_7_addr_reg_2732        |  64|  32|    5|          0|
    |v4_8_addr_reg_2737        |  64|  32|    5|          0|
    |v4_9_addr_reg_2742        |  64|  32|    5|          0|
    |v51_reg_3183              |  64|  32|   32|          0|
    |v53_reg_2917              |  64|  32|   32|          0|
    |v57_reg_3189              |  64|  32|   32|          0|
    |v59_reg_2927              |  64|  32|   32|          0|
    |v63_reg_3195              |  64|  32|   32|          0|
    |v65_reg_2937              |  64|  32|   32|          0|
    |v69_reg_3201              |  64|  32|   32|          0|
    |v6_0_addr_reg_2592        |  64|  32|    5|          0|
    |v6_1_addr_reg_2597        |  64|  32|    5|          0|
    |v6_2_addr_reg_2602        |  64|  32|    5|          0|
    |v6_3_addr_reg_2607        |  64|  32|    5|          0|
    |v6_4_addr_reg_2612        |  64|  32|    5|          0|
    |v6_5_addr_reg_2617        |  64|  32|    5|          0|
    |v6_6_addr_reg_2623        |  64|  32|    5|          0|
    |v6_7_addr_reg_2629        |  64|  32|    5|          0|
    |v6_8_addr_reg_2635        |  64|  32|    5|          0|
    |v6_9_addr_reg_2641        |  64|  32|    5|          0|
    |v77_reg_3052              |  64|  32|   32|          0|
    |v89_reg_3057              |  64|  32|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |8922|1664| 6660|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    5|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  test_gesummv|  return value|
|v2_0_0_address0     |  out|   12|   ap_memory|        v2_0_0|         array|
|v2_0_0_ce0          |  out|    1|   ap_memory|        v2_0_0|         array|
|v2_0_0_q0           |   in|   32|   ap_memory|        v2_0_0|         array|
|v2_0_1_address0     |  out|   12|   ap_memory|        v2_0_1|         array|
|v2_0_1_ce0          |  out|    1|   ap_memory|        v2_0_1|         array|
|v2_0_1_q0           |   in|   32|   ap_memory|        v2_0_1|         array|
|v2_1_0_address0     |  out|   12|   ap_memory|        v2_1_0|         array|
|v2_1_0_ce0          |  out|    1|   ap_memory|        v2_1_0|         array|
|v2_1_0_q0           |   in|   32|   ap_memory|        v2_1_0|         array|
|v2_1_1_address0     |  out|   12|   ap_memory|        v2_1_1|         array|
|v2_1_1_ce0          |  out|    1|   ap_memory|        v2_1_1|         array|
|v2_1_1_q0           |   in|   32|   ap_memory|        v2_1_1|         array|
|v2_2_0_address0     |  out|   12|   ap_memory|        v2_2_0|         array|
|v2_2_0_ce0          |  out|    1|   ap_memory|        v2_2_0|         array|
|v2_2_0_q0           |   in|   32|   ap_memory|        v2_2_0|         array|
|v2_2_1_address0     |  out|   12|   ap_memory|        v2_2_1|         array|
|v2_2_1_ce0          |  out|    1|   ap_memory|        v2_2_1|         array|
|v2_2_1_q0           |   in|   32|   ap_memory|        v2_2_1|         array|
|v2_3_0_address0     |  out|   12|   ap_memory|        v2_3_0|         array|
|v2_3_0_ce0          |  out|    1|   ap_memory|        v2_3_0|         array|
|v2_3_0_q0           |   in|   32|   ap_memory|        v2_3_0|         array|
|v2_3_1_address0     |  out|   12|   ap_memory|        v2_3_1|         array|
|v2_3_1_ce0          |  out|    1|   ap_memory|        v2_3_1|         array|
|v2_3_1_q0           |   in|   32|   ap_memory|        v2_3_1|         array|
|v2_4_0_address0     |  out|   12|   ap_memory|        v2_4_0|         array|
|v2_4_0_ce0          |  out|    1|   ap_memory|        v2_4_0|         array|
|v2_4_0_q0           |   in|   32|   ap_memory|        v2_4_0|         array|
|v2_4_1_address0     |  out|   12|   ap_memory|        v2_4_1|         array|
|v2_4_1_ce0          |  out|    1|   ap_memory|        v2_4_1|         array|
|v2_4_1_q0           |   in|   32|   ap_memory|        v2_4_1|         array|
|v2_5_0_address0     |  out|   12|   ap_memory|        v2_5_0|         array|
|v2_5_0_ce0          |  out|    1|   ap_memory|        v2_5_0|         array|
|v2_5_0_q0           |   in|   32|   ap_memory|        v2_5_0|         array|
|v2_5_1_address0     |  out|   12|   ap_memory|        v2_5_1|         array|
|v2_5_1_ce0          |  out|    1|   ap_memory|        v2_5_1|         array|
|v2_5_1_q0           |   in|   32|   ap_memory|        v2_5_1|         array|
|v2_6_0_address0     |  out|   12|   ap_memory|        v2_6_0|         array|
|v2_6_0_ce0          |  out|    1|   ap_memory|        v2_6_0|         array|
|v2_6_0_q0           |   in|   32|   ap_memory|        v2_6_0|         array|
|v2_6_1_address0     |  out|   12|   ap_memory|        v2_6_1|         array|
|v2_6_1_ce0          |  out|    1|   ap_memory|        v2_6_1|         array|
|v2_6_1_q0           |   in|   32|   ap_memory|        v2_6_1|         array|
|v2_7_0_address0     |  out|   12|   ap_memory|        v2_7_0|         array|
|v2_7_0_ce0          |  out|    1|   ap_memory|        v2_7_0|         array|
|v2_7_0_q0           |   in|   32|   ap_memory|        v2_7_0|         array|
|v2_7_1_address0     |  out|   12|   ap_memory|        v2_7_1|         array|
|v2_7_1_ce0          |  out|    1|   ap_memory|        v2_7_1|         array|
|v2_7_1_q0           |   in|   32|   ap_memory|        v2_7_1|         array|
|v2_8_0_address0     |  out|   12|   ap_memory|        v2_8_0|         array|
|v2_8_0_ce0          |  out|    1|   ap_memory|        v2_8_0|         array|
|v2_8_0_q0           |   in|   32|   ap_memory|        v2_8_0|         array|
|v2_8_1_address0     |  out|   12|   ap_memory|        v2_8_1|         array|
|v2_8_1_ce0          |  out|    1|   ap_memory|        v2_8_1|         array|
|v2_8_1_q0           |   in|   32|   ap_memory|        v2_8_1|         array|
|v2_9_0_address0     |  out|   12|   ap_memory|        v2_9_0|         array|
|v2_9_0_ce0          |  out|    1|   ap_memory|        v2_9_0|         array|
|v2_9_0_q0           |   in|   32|   ap_memory|        v2_9_0|         array|
|v2_9_1_address0     |  out|   12|   ap_memory|        v2_9_1|         array|
|v2_9_1_ce0          |  out|    1|   ap_memory|        v2_9_1|         array|
|v2_9_1_q0           |   in|   32|   ap_memory|        v2_9_1|         array|
|v3_0_0_address0     |  out|   12|   ap_memory|        v3_0_0|         array|
|v3_0_0_ce0          |  out|    1|   ap_memory|        v3_0_0|         array|
|v3_0_0_q0           |   in|   32|   ap_memory|        v3_0_0|         array|
|v3_0_1_address0     |  out|   12|   ap_memory|        v3_0_1|         array|
|v3_0_1_ce0          |  out|    1|   ap_memory|        v3_0_1|         array|
|v3_0_1_q0           |   in|   32|   ap_memory|        v3_0_1|         array|
|v3_1_0_address0     |  out|   12|   ap_memory|        v3_1_0|         array|
|v3_1_0_ce0          |  out|    1|   ap_memory|        v3_1_0|         array|
|v3_1_0_q0           |   in|   32|   ap_memory|        v3_1_0|         array|
|v3_1_1_address0     |  out|   12|   ap_memory|        v3_1_1|         array|
|v3_1_1_ce0          |  out|    1|   ap_memory|        v3_1_1|         array|
|v3_1_1_q0           |   in|   32|   ap_memory|        v3_1_1|         array|
|v3_2_0_address0     |  out|   12|   ap_memory|        v3_2_0|         array|
|v3_2_0_ce0          |  out|    1|   ap_memory|        v3_2_0|         array|
|v3_2_0_q0           |   in|   32|   ap_memory|        v3_2_0|         array|
|v3_2_1_address0     |  out|   12|   ap_memory|        v3_2_1|         array|
|v3_2_1_ce0          |  out|    1|   ap_memory|        v3_2_1|         array|
|v3_2_1_q0           |   in|   32|   ap_memory|        v3_2_1|         array|
|v3_3_0_address0     |  out|   12|   ap_memory|        v3_3_0|         array|
|v3_3_0_ce0          |  out|    1|   ap_memory|        v3_3_0|         array|
|v3_3_0_q0           |   in|   32|   ap_memory|        v3_3_0|         array|
|v3_3_1_address0     |  out|   12|   ap_memory|        v3_3_1|         array|
|v3_3_1_ce0          |  out|    1|   ap_memory|        v3_3_1|         array|
|v3_3_1_q0           |   in|   32|   ap_memory|        v3_3_1|         array|
|v3_4_0_address0     |  out|   12|   ap_memory|        v3_4_0|         array|
|v3_4_0_ce0          |  out|    1|   ap_memory|        v3_4_0|         array|
|v3_4_0_q0           |   in|   32|   ap_memory|        v3_4_0|         array|
|v3_4_1_address0     |  out|   12|   ap_memory|        v3_4_1|         array|
|v3_4_1_ce0          |  out|    1|   ap_memory|        v3_4_1|         array|
|v3_4_1_q0           |   in|   32|   ap_memory|        v3_4_1|         array|
|v3_5_0_address0     |  out|   12|   ap_memory|        v3_5_0|         array|
|v3_5_0_ce0          |  out|    1|   ap_memory|        v3_5_0|         array|
|v3_5_0_q0           |   in|   32|   ap_memory|        v3_5_0|         array|
|v3_5_1_address0     |  out|   12|   ap_memory|        v3_5_1|         array|
|v3_5_1_ce0          |  out|    1|   ap_memory|        v3_5_1|         array|
|v3_5_1_q0           |   in|   32|   ap_memory|        v3_5_1|         array|
|v3_6_0_address0     |  out|   12|   ap_memory|        v3_6_0|         array|
|v3_6_0_ce0          |  out|    1|   ap_memory|        v3_6_0|         array|
|v3_6_0_q0           |   in|   32|   ap_memory|        v3_6_0|         array|
|v3_6_1_address0     |  out|   12|   ap_memory|        v3_6_1|         array|
|v3_6_1_ce0          |  out|    1|   ap_memory|        v3_6_1|         array|
|v3_6_1_q0           |   in|   32|   ap_memory|        v3_6_1|         array|
|v3_7_0_address0     |  out|   12|   ap_memory|        v3_7_0|         array|
|v3_7_0_ce0          |  out|    1|   ap_memory|        v3_7_0|         array|
|v3_7_0_q0           |   in|   32|   ap_memory|        v3_7_0|         array|
|v3_7_1_address0     |  out|   12|   ap_memory|        v3_7_1|         array|
|v3_7_1_ce0          |  out|    1|   ap_memory|        v3_7_1|         array|
|v3_7_1_q0           |   in|   32|   ap_memory|        v3_7_1|         array|
|v3_8_0_address0     |  out|   12|   ap_memory|        v3_8_0|         array|
|v3_8_0_ce0          |  out|    1|   ap_memory|        v3_8_0|         array|
|v3_8_0_q0           |   in|   32|   ap_memory|        v3_8_0|         array|
|v3_8_1_address0     |  out|   12|   ap_memory|        v3_8_1|         array|
|v3_8_1_ce0          |  out|    1|   ap_memory|        v3_8_1|         array|
|v3_8_1_q0           |   in|   32|   ap_memory|        v3_8_1|         array|
|v3_9_0_address0     |  out|   12|   ap_memory|        v3_9_0|         array|
|v3_9_0_ce0          |  out|    1|   ap_memory|        v3_9_0|         array|
|v3_9_0_q0           |   in|   32|   ap_memory|        v3_9_0|         array|
|v3_9_1_address0     |  out|   12|   ap_memory|        v3_9_1|         array|
|v3_9_1_ce0          |  out|    1|   ap_memory|        v3_9_1|         array|
|v3_9_1_q0           |   in|   32|   ap_memory|        v3_9_1|         array|
|v4_0_address0       |  out|    5|   ap_memory|          v4_0|         array|
|v4_0_ce0            |  out|    1|   ap_memory|          v4_0|         array|
|v4_0_we0            |  out|    1|   ap_memory|          v4_0|         array|
|v4_0_d0             |  out|   32|   ap_memory|          v4_0|         array|
|v4_0_q0             |   in|   32|   ap_memory|          v4_0|         array|
|v4_1_address0       |  out|    5|   ap_memory|          v4_1|         array|
|v4_1_ce0            |  out|    1|   ap_memory|          v4_1|         array|
|v4_1_we0            |  out|    1|   ap_memory|          v4_1|         array|
|v4_1_d0             |  out|   32|   ap_memory|          v4_1|         array|
|v4_1_q0             |   in|   32|   ap_memory|          v4_1|         array|
|v4_2_address0       |  out|    5|   ap_memory|          v4_2|         array|
|v4_2_ce0            |  out|    1|   ap_memory|          v4_2|         array|
|v4_2_we0            |  out|    1|   ap_memory|          v4_2|         array|
|v4_2_d0             |  out|   32|   ap_memory|          v4_2|         array|
|v4_2_q0             |   in|   32|   ap_memory|          v4_2|         array|
|v4_3_address0       |  out|    5|   ap_memory|          v4_3|         array|
|v4_3_ce0            |  out|    1|   ap_memory|          v4_3|         array|
|v4_3_we0            |  out|    1|   ap_memory|          v4_3|         array|
|v4_3_d0             |  out|   32|   ap_memory|          v4_3|         array|
|v4_3_q0             |   in|   32|   ap_memory|          v4_3|         array|
|v4_4_address0       |  out|    5|   ap_memory|          v4_4|         array|
|v4_4_ce0            |  out|    1|   ap_memory|          v4_4|         array|
|v4_4_we0            |  out|    1|   ap_memory|          v4_4|         array|
|v4_4_d0             |  out|   32|   ap_memory|          v4_4|         array|
|v4_4_q0             |   in|   32|   ap_memory|          v4_4|         array|
|v4_5_address0       |  out|    5|   ap_memory|          v4_5|         array|
|v4_5_ce0            |  out|    1|   ap_memory|          v4_5|         array|
|v4_5_we0            |  out|    1|   ap_memory|          v4_5|         array|
|v4_5_d0             |  out|   32|   ap_memory|          v4_5|         array|
|v4_5_q0             |   in|   32|   ap_memory|          v4_5|         array|
|v4_6_address0       |  out|    5|   ap_memory|          v4_6|         array|
|v4_6_ce0            |  out|    1|   ap_memory|          v4_6|         array|
|v4_6_we0            |  out|    1|   ap_memory|          v4_6|         array|
|v4_6_d0             |  out|   32|   ap_memory|          v4_6|         array|
|v4_6_q0             |   in|   32|   ap_memory|          v4_6|         array|
|v4_7_address0       |  out|    5|   ap_memory|          v4_7|         array|
|v4_7_ce0            |  out|    1|   ap_memory|          v4_7|         array|
|v4_7_we0            |  out|    1|   ap_memory|          v4_7|         array|
|v4_7_d0             |  out|   32|   ap_memory|          v4_7|         array|
|v4_7_q0             |   in|   32|   ap_memory|          v4_7|         array|
|v4_8_address0       |  out|    5|   ap_memory|          v4_8|         array|
|v4_8_ce0            |  out|    1|   ap_memory|          v4_8|         array|
|v4_8_we0            |  out|    1|   ap_memory|          v4_8|         array|
|v4_8_d0             |  out|   32|   ap_memory|          v4_8|         array|
|v4_8_q0             |   in|   32|   ap_memory|          v4_8|         array|
|v4_9_address0       |  out|    5|   ap_memory|          v4_9|         array|
|v4_9_ce0            |  out|    1|   ap_memory|          v4_9|         array|
|v4_9_we0            |  out|    1|   ap_memory|          v4_9|         array|
|v4_9_d0             |  out|   32|   ap_memory|          v4_9|         array|
|v4_9_q0             |   in|   32|   ap_memory|          v4_9|         array|
|v5_0_address0       |  out|    7|   ap_memory|          v5_0|         array|
|v5_0_ce0            |  out|    1|   ap_memory|          v5_0|         array|
|v5_0_q0             |   in|   32|   ap_memory|          v5_0|         array|
|v5_1_address0       |  out|    7|   ap_memory|          v5_1|         array|
|v5_1_ce0            |  out|    1|   ap_memory|          v5_1|         array|
|v5_1_q0             |   in|   32|   ap_memory|          v5_1|         array|
|v6_0_address0       |  out|    5|   ap_memory|          v6_0|         array|
|v6_0_ce0            |  out|    1|   ap_memory|          v6_0|         array|
|v6_0_we0            |  out|    1|   ap_memory|          v6_0|         array|
|v6_0_d0             |  out|   32|   ap_memory|          v6_0|         array|
|v6_0_q0             |   in|   32|   ap_memory|          v6_0|         array|
|v6_1_address0       |  out|    5|   ap_memory|          v6_1|         array|
|v6_1_ce0            |  out|    1|   ap_memory|          v6_1|         array|
|v6_1_we0            |  out|    1|   ap_memory|          v6_1|         array|
|v6_1_d0             |  out|   32|   ap_memory|          v6_1|         array|
|v6_1_q0             |   in|   32|   ap_memory|          v6_1|         array|
|v6_2_address0       |  out|    5|   ap_memory|          v6_2|         array|
|v6_2_ce0            |  out|    1|   ap_memory|          v6_2|         array|
|v6_2_we0            |  out|    1|   ap_memory|          v6_2|         array|
|v6_2_d0             |  out|   32|   ap_memory|          v6_2|         array|
|v6_2_q0             |   in|   32|   ap_memory|          v6_2|         array|
|v6_3_address0       |  out|    5|   ap_memory|          v6_3|         array|
|v6_3_ce0            |  out|    1|   ap_memory|          v6_3|         array|
|v6_3_we0            |  out|    1|   ap_memory|          v6_3|         array|
|v6_3_d0             |  out|   32|   ap_memory|          v6_3|         array|
|v6_3_q0             |   in|   32|   ap_memory|          v6_3|         array|
|v6_4_address0       |  out|    5|   ap_memory|          v6_4|         array|
|v6_4_ce0            |  out|    1|   ap_memory|          v6_4|         array|
|v6_4_we0            |  out|    1|   ap_memory|          v6_4|         array|
|v6_4_d0             |  out|   32|   ap_memory|          v6_4|         array|
|v6_4_q0             |   in|   32|   ap_memory|          v6_4|         array|
|v6_5_address0       |  out|    5|   ap_memory|          v6_5|         array|
|v6_5_ce0            |  out|    1|   ap_memory|          v6_5|         array|
|v6_5_we0            |  out|    1|   ap_memory|          v6_5|         array|
|v6_5_d0             |  out|   32|   ap_memory|          v6_5|         array|
|v6_5_address1       |  out|    5|   ap_memory|          v6_5|         array|
|v6_5_ce1            |  out|    1|   ap_memory|          v6_5|         array|
|v6_5_q1             |   in|   32|   ap_memory|          v6_5|         array|
|v6_6_address0       |  out|    5|   ap_memory|          v6_6|         array|
|v6_6_ce0            |  out|    1|   ap_memory|          v6_6|         array|
|v6_6_we0            |  out|    1|   ap_memory|          v6_6|         array|
|v6_6_d0             |  out|   32|   ap_memory|          v6_6|         array|
|v6_6_address1       |  out|    5|   ap_memory|          v6_6|         array|
|v6_6_ce1            |  out|    1|   ap_memory|          v6_6|         array|
|v6_6_q1             |   in|   32|   ap_memory|          v6_6|         array|
|v6_7_address0       |  out|    5|   ap_memory|          v6_7|         array|
|v6_7_ce0            |  out|    1|   ap_memory|          v6_7|         array|
|v6_7_we0            |  out|    1|   ap_memory|          v6_7|         array|
|v6_7_d0             |  out|   32|   ap_memory|          v6_7|         array|
|v6_7_address1       |  out|    5|   ap_memory|          v6_7|         array|
|v6_7_ce1            |  out|    1|   ap_memory|          v6_7|         array|
|v6_7_q1             |   in|   32|   ap_memory|          v6_7|         array|
|v6_8_address0       |  out|    5|   ap_memory|          v6_8|         array|
|v6_8_ce0            |  out|    1|   ap_memory|          v6_8|         array|
|v6_8_we0            |  out|    1|   ap_memory|          v6_8|         array|
|v6_8_d0             |  out|   32|   ap_memory|          v6_8|         array|
|v6_8_address1       |  out|    5|   ap_memory|          v6_8|         array|
|v6_8_ce1            |  out|    1|   ap_memory|          v6_8|         array|
|v6_8_q1             |   in|   32|   ap_memory|          v6_8|         array|
|v6_9_address0       |  out|    5|   ap_memory|          v6_9|         array|
|v6_9_ce0            |  out|    1|   ap_memory|          v6_9|         array|
|v6_9_we0            |  out|    1|   ap_memory|          v6_9|         array|
|v6_9_d0             |  out|   32|   ap_memory|          v6_9|         array|
|v6_9_address1       |  out|    5|   ap_memory|          v6_9|         array|
|v6_9_ce1            |  out|    1|   ap_memory|          v6_9|         array|
|v6_9_q1             |   in|   32|   ap_memory|          v6_9|         array|
+--------------------+-----+-----+------------+--------------+--------------+

