#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002ee893d0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002ee89447220_0 .net "PC", 31 0, v000002ee8940b7a0_0;  1 drivers
v000002ee89448b20_0 .var "clk", 0 0;
v000002ee894477c0_0 .net "clkout", 0 0, L_000002ee89449710;  1 drivers
v000002ee89447540_0 .net "cycles_consumed", 31 0, v000002ee89448800_0;  1 drivers
v000002ee89446c80_0 .var "rst", 0 0;
S_000002ee893d0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002ee893d0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002ee893e5930 .param/l "RType" 0 4 2, C4<000000>;
P_000002ee893e5968 .param/l "add" 0 4 5, C4<100000>;
P_000002ee893e59a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002ee893e59d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002ee893e5a10 .param/l "and_" 0 4 5, C4<100100>;
P_000002ee893e5a48 .param/l "andi" 0 4 8, C4<001100>;
P_000002ee893e5a80 .param/l "beq" 0 4 10, C4<000100>;
P_000002ee893e5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ee893e5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ee893e5b28 .param/l "j" 0 4 12, C4<000010>;
P_000002ee893e5b60 .param/l "jal" 0 4 12, C4<000011>;
P_000002ee893e5b98 .param/l "jr" 0 4 6, C4<001000>;
P_000002ee893e5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000002ee893e5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ee893e5c40 .param/l "or_" 0 4 5, C4<100101>;
P_000002ee893e5c78 .param/l "ori" 0 4 8, C4<001101>;
P_000002ee893e5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ee893e5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000002ee893e5d20 .param/l "slt" 0 4 5, C4<101010>;
P_000002ee893e5d58 .param/l "slti" 0 4 8, C4<101010>;
P_000002ee893e5d90 .param/l "srl" 0 4 6, C4<000010>;
P_000002ee893e5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ee893e5e00 .param/l "subu" 0 4 5, C4<100011>;
P_000002ee893e5e38 .param/l "sw" 0 4 8, C4<101011>;
P_000002ee893e5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ee893e5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000002ee89449780 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89449a90 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee894495c0 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89448d00 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89448ec0 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89449b70 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89448f30 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89449160 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89449710 .functor OR 1, v000002ee89448b20_0, v000002ee893d7780_0, C4<0>, C4<0>;
L_000002ee894491d0 .functor OR 1, L_000002ee89492f70, L_000002ee89492bb0, C4<0>, C4<0>;
L_000002ee89448fa0 .functor AND 1, L_000002ee894924d0, L_000002ee89492ed0, C4<1>, C4<1>;
L_000002ee89449240 .functor NOT 1, v000002ee89446c80_0, C4<0>, C4<0>, C4<0>;
L_000002ee89449400 .functor OR 1, L_000002ee894933d0, L_000002ee89491fd0, C4<0>, C4<0>;
L_000002ee89449010 .functor OR 1, L_000002ee89449400, L_000002ee89493470, C4<0>, C4<0>;
L_000002ee894494e0 .functor OR 1, L_000002ee89493790, L_000002ee894a4b30, C4<0>, C4<0>;
L_000002ee89448e50 .functor AND 1, L_000002ee89493650, L_000002ee894494e0, C4<1>, C4<1>;
L_000002ee89448d70 .functor OR 1, L_000002ee894a3ff0, L_000002ee894a4d10, C4<0>, C4<0>;
L_000002ee894499b0 .functor AND 1, L_000002ee894a5350, L_000002ee89448d70, C4<1>, C4<1>;
L_000002ee89449080 .functor NOT 1, L_000002ee89449710, C4<0>, C4<0>, C4<0>;
v000002ee8940ba20_0 .net "ALUOp", 3 0, v000002ee893d8900_0;  1 drivers
v000002ee8940a580_0 .net "ALUResult", 31 0, v000002ee8940b340_0;  1 drivers
v000002ee8940a800_0 .net "ALUSrc", 0 0, v000002ee893d7a00_0;  1 drivers
v000002ee8940d8f0_0 .net "ALUin2", 31 0, L_000002ee894a4c70;  1 drivers
v000002ee8940d990_0 .net "MemReadEn", 0 0, v000002ee893d8f40_0;  1 drivers
v000002ee8940cbd0_0 .net "MemWriteEn", 0 0, v000002ee893d9440_0;  1 drivers
v000002ee8940dcb0_0 .net "MemtoReg", 0 0, v000002ee893d8400_0;  1 drivers
v000002ee8940d170_0 .net "PC", 31 0, v000002ee8940b7a0_0;  alias, 1 drivers
v000002ee8940db70_0 .net "PCPlus1", 31 0, L_000002ee89493a10;  1 drivers
v000002ee8940da30_0 .net "PCsrc", 0 0, v000002ee8940b480_0;  1 drivers
v000002ee8940c770_0 .net "RegDst", 0 0, v000002ee893d82c0_0;  1 drivers
v000002ee8940d0d0_0 .net "RegWriteEn", 0 0, v000002ee893d8ae0_0;  1 drivers
v000002ee8940d490_0 .net "WriteRegister", 4 0, L_000002ee89492750;  1 drivers
v000002ee8940d350_0 .net *"_ivl_0", 0 0, L_000002ee89449780;  1 drivers
L_000002ee89449ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ee8940c090_0 .net/2u *"_ivl_10", 4 0, L_000002ee89449ca0;  1 drivers
L_000002ee8944a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940ddf0_0 .net *"_ivl_101", 15 0, L_000002ee8944a090;  1 drivers
v000002ee8940dc10_0 .net *"_ivl_102", 31 0, L_000002ee89491cb0;  1 drivers
L_000002ee8944a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940d2b0_0 .net *"_ivl_105", 25 0, L_000002ee8944a0d8;  1 drivers
L_000002ee8944a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940c130_0 .net/2u *"_ivl_106", 31 0, L_000002ee8944a120;  1 drivers
v000002ee8940c4f0_0 .net *"_ivl_108", 0 0, L_000002ee894924d0;  1 drivers
L_000002ee8944a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002ee8940d3f0_0 .net/2u *"_ivl_110", 5 0, L_000002ee8944a168;  1 drivers
v000002ee8940cc70_0 .net *"_ivl_112", 0 0, L_000002ee89492ed0;  1 drivers
v000002ee8940dad0_0 .net *"_ivl_115", 0 0, L_000002ee89448fa0;  1 drivers
v000002ee8940d530_0 .net *"_ivl_116", 47 0, L_000002ee89493b50;  1 drivers
L_000002ee8944a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940c8b0_0 .net *"_ivl_119", 15 0, L_000002ee8944a1b0;  1 drivers
L_000002ee89449ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ee8940c950_0 .net/2u *"_ivl_12", 5 0, L_000002ee89449ce8;  1 drivers
v000002ee8940d670_0 .net *"_ivl_120", 47 0, L_000002ee89493150;  1 drivers
L_000002ee8944a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940c450_0 .net *"_ivl_123", 15 0, L_000002ee8944a1f8;  1 drivers
v000002ee8940c310_0 .net *"_ivl_125", 0 0, L_000002ee89492b10;  1 drivers
v000002ee8940cf90_0 .net *"_ivl_126", 31 0, L_000002ee894936f0;  1 drivers
v000002ee8940d030_0 .net *"_ivl_128", 47 0, L_000002ee89492cf0;  1 drivers
v000002ee8940c3b0_0 .net *"_ivl_130", 47 0, L_000002ee89492d90;  1 drivers
v000002ee8940c810_0 .net *"_ivl_132", 47 0, L_000002ee89493ab0;  1 drivers
v000002ee8940dd50_0 .net *"_ivl_134", 47 0, L_000002ee89493290;  1 drivers
v000002ee8940de90_0 .net *"_ivl_14", 0 0, L_000002ee89447180;  1 drivers
v000002ee8940d210_0 .net *"_ivl_140", 0 0, L_000002ee89449240;  1 drivers
L_000002ee8944a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940c9f0_0 .net/2u *"_ivl_142", 31 0, L_000002ee8944a288;  1 drivers
L_000002ee8944a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002ee8940c1d0_0 .net/2u *"_ivl_146", 5 0, L_000002ee8944a360;  1 drivers
v000002ee8940c270_0 .net *"_ivl_148", 0 0, L_000002ee894933d0;  1 drivers
L_000002ee8944a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002ee8940d5d0_0 .net/2u *"_ivl_150", 5 0, L_000002ee8944a3a8;  1 drivers
v000002ee8940d7b0_0 .net *"_ivl_152", 0 0, L_000002ee89491fd0;  1 drivers
v000002ee8940d710_0 .net *"_ivl_155", 0 0, L_000002ee89449400;  1 drivers
L_000002ee8944a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002ee8940cef0_0 .net/2u *"_ivl_156", 5 0, L_000002ee8944a3f0;  1 drivers
v000002ee8940d850_0 .net *"_ivl_158", 0 0, L_000002ee89493470;  1 drivers
L_000002ee89449d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002ee8940c590_0 .net/2u *"_ivl_16", 4 0, L_000002ee89449d30;  1 drivers
v000002ee8940c630_0 .net *"_ivl_161", 0 0, L_000002ee89449010;  1 drivers
L_000002ee8944a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940ca90_0 .net/2u *"_ivl_162", 15 0, L_000002ee8944a438;  1 drivers
v000002ee8940cb30_0 .net *"_ivl_164", 31 0, L_000002ee894921b0;  1 drivers
v000002ee8940bff0_0 .net *"_ivl_167", 0 0, L_000002ee89492610;  1 drivers
v000002ee8940c6d0_0 .net *"_ivl_168", 15 0, L_000002ee89492890;  1 drivers
v000002ee8940cd10_0 .net *"_ivl_170", 31 0, L_000002ee89492930;  1 drivers
v000002ee8940cdb0_0 .net *"_ivl_174", 31 0, L_000002ee894935b0;  1 drivers
L_000002ee8944a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940ce50_0 .net *"_ivl_177", 25 0, L_000002ee8944a480;  1 drivers
L_000002ee8944a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee89445710_0 .net/2u *"_ivl_178", 31 0, L_000002ee8944a4c8;  1 drivers
v000002ee89445670_0 .net *"_ivl_180", 0 0, L_000002ee89493650;  1 drivers
L_000002ee8944a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ee89445cb0_0 .net/2u *"_ivl_182", 5 0, L_000002ee8944a510;  1 drivers
v000002ee89444f90_0 .net *"_ivl_184", 0 0, L_000002ee89493790;  1 drivers
L_000002ee8944a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ee89446390_0 .net/2u *"_ivl_186", 5 0, L_000002ee8944a558;  1 drivers
v000002ee89445030_0 .net *"_ivl_188", 0 0, L_000002ee894a4b30;  1 drivers
v000002ee89445c10_0 .net *"_ivl_19", 4 0, L_000002ee89446fa0;  1 drivers
v000002ee894450d0_0 .net *"_ivl_191", 0 0, L_000002ee894494e0;  1 drivers
v000002ee89446750_0 .net *"_ivl_193", 0 0, L_000002ee89448e50;  1 drivers
L_000002ee8944a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ee894453f0_0 .net/2u *"_ivl_194", 5 0, L_000002ee8944a5a0;  1 drivers
v000002ee89444db0_0 .net *"_ivl_196", 0 0, L_000002ee894a4f90;  1 drivers
L_000002ee8944a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ee89444ef0_0 .net/2u *"_ivl_198", 31 0, L_000002ee8944a5e8;  1 drivers
L_000002ee89449c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ee89446430_0 .net/2u *"_ivl_2", 5 0, L_000002ee89449c58;  1 drivers
v000002ee89446890_0 .net *"_ivl_20", 4 0, L_000002ee89447040;  1 drivers
v000002ee894466b0_0 .net *"_ivl_200", 31 0, L_000002ee894a4810;  1 drivers
v000002ee89445d50_0 .net *"_ivl_204", 31 0, L_000002ee894a43b0;  1 drivers
L_000002ee8944a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee894467f0_0 .net *"_ivl_207", 25 0, L_000002ee8944a630;  1 drivers
L_000002ee8944a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee89444c70_0 .net/2u *"_ivl_208", 31 0, L_000002ee8944a678;  1 drivers
v000002ee894452b0_0 .net *"_ivl_210", 0 0, L_000002ee894a5350;  1 drivers
L_000002ee8944a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ee894469d0_0 .net/2u *"_ivl_212", 5 0, L_000002ee8944a6c0;  1 drivers
v000002ee89446930_0 .net *"_ivl_214", 0 0, L_000002ee894a3ff0;  1 drivers
L_000002ee8944a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ee894457b0_0 .net/2u *"_ivl_216", 5 0, L_000002ee8944a708;  1 drivers
v000002ee89446b10_0 .net *"_ivl_218", 0 0, L_000002ee894a4d10;  1 drivers
v000002ee89445df0_0 .net *"_ivl_221", 0 0, L_000002ee89448d70;  1 drivers
v000002ee89444e50_0 .net *"_ivl_223", 0 0, L_000002ee894499b0;  1 drivers
L_000002ee8944a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ee89445e90_0 .net/2u *"_ivl_224", 5 0, L_000002ee8944a750;  1 drivers
v000002ee89445ad0_0 .net *"_ivl_226", 0 0, L_000002ee894a3cd0;  1 drivers
v000002ee894461b0_0 .net *"_ivl_228", 31 0, L_000002ee894a4310;  1 drivers
v000002ee89445170_0 .net *"_ivl_24", 0 0, L_000002ee894495c0;  1 drivers
L_000002ee89449d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ee89445f30_0 .net/2u *"_ivl_26", 4 0, L_000002ee89449d78;  1 drivers
v000002ee89445850_0 .net *"_ivl_29", 4 0, L_000002ee894472c0;  1 drivers
v000002ee89446a70_0 .net *"_ivl_32", 0 0, L_000002ee89448d00;  1 drivers
L_000002ee89449dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ee89444d10_0 .net/2u *"_ivl_34", 4 0, L_000002ee89449dc0;  1 drivers
v000002ee89445210_0 .net *"_ivl_37", 4 0, L_000002ee89447680;  1 drivers
v000002ee89446250_0 .net *"_ivl_40", 0 0, L_000002ee89448ec0;  1 drivers
L_000002ee89449e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee89445fd0_0 .net/2u *"_ivl_42", 15 0, L_000002ee89449e08;  1 drivers
v000002ee89445350_0 .net *"_ivl_45", 15 0, L_000002ee89493830;  1 drivers
v000002ee89446610_0 .net *"_ivl_48", 0 0, L_000002ee89449b70;  1 drivers
v000002ee89445490_0 .net *"_ivl_5", 5 0, L_000002ee89446dc0;  1 drivers
L_000002ee89449e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee89445530_0 .net/2u *"_ivl_50", 36 0, L_000002ee89449e50;  1 drivers
L_000002ee89449e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee894455d0_0 .net/2u *"_ivl_52", 31 0, L_000002ee89449e98;  1 drivers
v000002ee894458f0_0 .net *"_ivl_55", 4 0, L_000002ee89493010;  1 drivers
v000002ee89445990_0 .net *"_ivl_56", 36 0, L_000002ee89492c50;  1 drivers
v000002ee89445a30_0 .net *"_ivl_58", 36 0, L_000002ee894927f0;  1 drivers
v000002ee89445b70_0 .net *"_ivl_62", 0 0, L_000002ee89448f30;  1 drivers
L_000002ee89449ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ee89446070_0 .net/2u *"_ivl_64", 5 0, L_000002ee89449ee0;  1 drivers
v000002ee89446110_0 .net *"_ivl_67", 5 0, L_000002ee894938d0;  1 drivers
v000002ee894462f0_0 .net *"_ivl_70", 0 0, L_000002ee89449160;  1 drivers
L_000002ee89449f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee894464d0_0 .net/2u *"_ivl_72", 57 0, L_000002ee89449f28;  1 drivers
L_000002ee89449f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee89446570_0 .net/2u *"_ivl_74", 31 0, L_000002ee89449f70;  1 drivers
v000002ee89448260_0 .net *"_ivl_77", 25 0, L_000002ee89493970;  1 drivers
v000002ee89447ae0_0 .net *"_ivl_78", 57 0, L_000002ee89493510;  1 drivers
v000002ee894483a0_0 .net *"_ivl_8", 0 0, L_000002ee89449a90;  1 drivers
v000002ee89448620_0 .net *"_ivl_80", 57 0, L_000002ee89492110;  1 drivers
L_000002ee89449fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ee894479a0_0 .net/2u *"_ivl_84", 31 0, L_000002ee89449fb8;  1 drivers
L_000002ee8944a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ee894486c0_0 .net/2u *"_ivl_88", 5 0, L_000002ee8944a000;  1 drivers
v000002ee89447360_0 .net *"_ivl_90", 0 0, L_000002ee89492f70;  1 drivers
L_000002ee8944a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ee89448300_0 .net/2u *"_ivl_92", 5 0, L_000002ee8944a048;  1 drivers
v000002ee89447b80_0 .net *"_ivl_94", 0 0, L_000002ee89492bb0;  1 drivers
v000002ee89447cc0_0 .net *"_ivl_97", 0 0, L_000002ee894491d0;  1 drivers
v000002ee89448940_0 .net *"_ivl_98", 47 0, L_000002ee89492e30;  1 drivers
v000002ee89448760_0 .net "adderResult", 31 0, L_000002ee89492250;  1 drivers
v000002ee89447c20_0 .net "address", 31 0, L_000002ee89492390;  1 drivers
v000002ee89447860_0 .net "clk", 0 0, L_000002ee89449710;  alias, 1 drivers
v000002ee89448800_0 .var "cycles_consumed", 31 0;
v000002ee89447400_0 .net "extImm", 31 0, L_000002ee894929d0;  1 drivers
v000002ee89447d60_0 .net "funct", 5 0, L_000002ee894930b0;  1 drivers
v000002ee89447900_0 .net "hlt", 0 0, v000002ee893d7780_0;  1 drivers
v000002ee89446e60_0 .net "imm", 15 0, L_000002ee894926b0;  1 drivers
v000002ee89448a80_0 .net "immediate", 31 0, L_000002ee894a4bd0;  1 drivers
v000002ee894489e0_0 .net "input_clk", 0 0, v000002ee89448b20_0;  1 drivers
v000002ee89447e00_0 .net "instruction", 31 0, L_000002ee894922f0;  1 drivers
v000002ee894488a0_0 .net "memoryReadData", 31 0, v000002ee8940a300_0;  1 drivers
v000002ee89448080_0 .net "nextPC", 31 0, L_000002ee89491d50;  1 drivers
v000002ee894474a0_0 .net "opcode", 5 0, L_000002ee89446f00;  1 drivers
v000002ee89447a40_0 .net "rd", 4 0, L_000002ee894470e0;  1 drivers
v000002ee89447f40_0 .net "readData1", 31 0, L_000002ee894497f0;  1 drivers
v000002ee89447ea0_0 .net "readData1_w", 31 0, L_000002ee894a4db0;  1 drivers
v000002ee89447fe0_0 .net "readData2", 31 0, L_000002ee894492b0;  1 drivers
v000002ee89446d20_0 .net "rs", 4 0, L_000002ee894475e0;  1 drivers
v000002ee89448120_0 .net "rst", 0 0, v000002ee89446c80_0;  1 drivers
v000002ee89447720_0 .net "rt", 4 0, L_000002ee894931f0;  1 drivers
v000002ee894481c0_0 .net "shamt", 31 0, L_000002ee89491df0;  1 drivers
v000002ee89448440_0 .net "wire_instruction", 31 0, L_000002ee89449b00;  1 drivers
v000002ee894484e0_0 .net "writeData", 31 0, L_000002ee894a3eb0;  1 drivers
v000002ee89448580_0 .net "zero", 0 0, L_000002ee894a5b70;  1 drivers
L_000002ee89446dc0 .part L_000002ee894922f0, 26, 6;
L_000002ee89446f00 .functor MUXZ 6, L_000002ee89446dc0, L_000002ee89449c58, L_000002ee89449780, C4<>;
L_000002ee89447180 .cmp/eq 6, L_000002ee89446f00, L_000002ee89449ce8;
L_000002ee89446fa0 .part L_000002ee894922f0, 11, 5;
L_000002ee89447040 .functor MUXZ 5, L_000002ee89446fa0, L_000002ee89449d30, L_000002ee89447180, C4<>;
L_000002ee894470e0 .functor MUXZ 5, L_000002ee89447040, L_000002ee89449ca0, L_000002ee89449a90, C4<>;
L_000002ee894472c0 .part L_000002ee894922f0, 21, 5;
L_000002ee894475e0 .functor MUXZ 5, L_000002ee894472c0, L_000002ee89449d78, L_000002ee894495c0, C4<>;
L_000002ee89447680 .part L_000002ee894922f0, 16, 5;
L_000002ee894931f0 .functor MUXZ 5, L_000002ee89447680, L_000002ee89449dc0, L_000002ee89448d00, C4<>;
L_000002ee89493830 .part L_000002ee894922f0, 0, 16;
L_000002ee894926b0 .functor MUXZ 16, L_000002ee89493830, L_000002ee89449e08, L_000002ee89448ec0, C4<>;
L_000002ee89493010 .part L_000002ee894922f0, 6, 5;
L_000002ee89492c50 .concat [ 5 32 0 0], L_000002ee89493010, L_000002ee89449e98;
L_000002ee894927f0 .functor MUXZ 37, L_000002ee89492c50, L_000002ee89449e50, L_000002ee89449b70, C4<>;
L_000002ee89491df0 .part L_000002ee894927f0, 0, 32;
L_000002ee894938d0 .part L_000002ee894922f0, 0, 6;
L_000002ee894930b0 .functor MUXZ 6, L_000002ee894938d0, L_000002ee89449ee0, L_000002ee89448f30, C4<>;
L_000002ee89493970 .part L_000002ee894922f0, 0, 26;
L_000002ee89493510 .concat [ 26 32 0 0], L_000002ee89493970, L_000002ee89449f70;
L_000002ee89492110 .functor MUXZ 58, L_000002ee89493510, L_000002ee89449f28, L_000002ee89449160, C4<>;
L_000002ee89492390 .part L_000002ee89492110, 0, 32;
L_000002ee89493a10 .arith/sum 32, v000002ee8940b7a0_0, L_000002ee89449fb8;
L_000002ee89492f70 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a000;
L_000002ee89492bb0 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a048;
L_000002ee89492e30 .concat [ 32 16 0 0], L_000002ee89492390, L_000002ee8944a090;
L_000002ee89491cb0 .concat [ 6 26 0 0], L_000002ee89446f00, L_000002ee8944a0d8;
L_000002ee894924d0 .cmp/eq 32, L_000002ee89491cb0, L_000002ee8944a120;
L_000002ee89492ed0 .cmp/eq 6, L_000002ee894930b0, L_000002ee8944a168;
L_000002ee89493b50 .concat [ 32 16 0 0], L_000002ee894497f0, L_000002ee8944a1b0;
L_000002ee89493150 .concat [ 32 16 0 0], v000002ee8940b7a0_0, L_000002ee8944a1f8;
L_000002ee89492b10 .part L_000002ee894926b0, 15, 1;
LS_000002ee894936f0_0_0 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_4 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_8 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_12 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_16 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_20 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_24 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_0_28 .concat [ 1 1 1 1], L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10, L_000002ee89492b10;
LS_000002ee894936f0_1_0 .concat [ 4 4 4 4], LS_000002ee894936f0_0_0, LS_000002ee894936f0_0_4, LS_000002ee894936f0_0_8, LS_000002ee894936f0_0_12;
LS_000002ee894936f0_1_4 .concat [ 4 4 4 4], LS_000002ee894936f0_0_16, LS_000002ee894936f0_0_20, LS_000002ee894936f0_0_24, LS_000002ee894936f0_0_28;
L_000002ee894936f0 .concat [ 16 16 0 0], LS_000002ee894936f0_1_0, LS_000002ee894936f0_1_4;
L_000002ee89492cf0 .concat [ 16 32 0 0], L_000002ee894926b0, L_000002ee894936f0;
L_000002ee89492d90 .arith/sum 48, L_000002ee89493150, L_000002ee89492cf0;
L_000002ee89493ab0 .functor MUXZ 48, L_000002ee89492d90, L_000002ee89493b50, L_000002ee89448fa0, C4<>;
L_000002ee89493290 .functor MUXZ 48, L_000002ee89493ab0, L_000002ee89492e30, L_000002ee894491d0, C4<>;
L_000002ee89492250 .part L_000002ee89493290, 0, 32;
L_000002ee89491d50 .functor MUXZ 32, L_000002ee89493a10, L_000002ee89492250, v000002ee8940b480_0, C4<>;
L_000002ee894922f0 .functor MUXZ 32, L_000002ee89449b00, L_000002ee8944a288, L_000002ee89449240, C4<>;
L_000002ee894933d0 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a360;
L_000002ee89491fd0 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a3a8;
L_000002ee89493470 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a3f0;
L_000002ee894921b0 .concat [ 16 16 0 0], L_000002ee894926b0, L_000002ee8944a438;
L_000002ee89492610 .part L_000002ee894926b0, 15, 1;
LS_000002ee89492890_0_0 .concat [ 1 1 1 1], L_000002ee89492610, L_000002ee89492610, L_000002ee89492610, L_000002ee89492610;
LS_000002ee89492890_0_4 .concat [ 1 1 1 1], L_000002ee89492610, L_000002ee89492610, L_000002ee89492610, L_000002ee89492610;
LS_000002ee89492890_0_8 .concat [ 1 1 1 1], L_000002ee89492610, L_000002ee89492610, L_000002ee89492610, L_000002ee89492610;
LS_000002ee89492890_0_12 .concat [ 1 1 1 1], L_000002ee89492610, L_000002ee89492610, L_000002ee89492610, L_000002ee89492610;
L_000002ee89492890 .concat [ 4 4 4 4], LS_000002ee89492890_0_0, LS_000002ee89492890_0_4, LS_000002ee89492890_0_8, LS_000002ee89492890_0_12;
L_000002ee89492930 .concat [ 16 16 0 0], L_000002ee894926b0, L_000002ee89492890;
L_000002ee894929d0 .functor MUXZ 32, L_000002ee89492930, L_000002ee894921b0, L_000002ee89449010, C4<>;
L_000002ee894935b0 .concat [ 6 26 0 0], L_000002ee89446f00, L_000002ee8944a480;
L_000002ee89493650 .cmp/eq 32, L_000002ee894935b0, L_000002ee8944a4c8;
L_000002ee89493790 .cmp/eq 6, L_000002ee894930b0, L_000002ee8944a510;
L_000002ee894a4b30 .cmp/eq 6, L_000002ee894930b0, L_000002ee8944a558;
L_000002ee894a4f90 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a5a0;
L_000002ee894a4810 .functor MUXZ 32, L_000002ee894929d0, L_000002ee8944a5e8, L_000002ee894a4f90, C4<>;
L_000002ee894a4bd0 .functor MUXZ 32, L_000002ee894a4810, L_000002ee89491df0, L_000002ee89448e50, C4<>;
L_000002ee894a43b0 .concat [ 6 26 0 0], L_000002ee89446f00, L_000002ee8944a630;
L_000002ee894a5350 .cmp/eq 32, L_000002ee894a43b0, L_000002ee8944a678;
L_000002ee894a3ff0 .cmp/eq 6, L_000002ee894930b0, L_000002ee8944a6c0;
L_000002ee894a4d10 .cmp/eq 6, L_000002ee894930b0, L_000002ee8944a708;
L_000002ee894a3cd0 .cmp/eq 6, L_000002ee89446f00, L_000002ee8944a750;
L_000002ee894a4310 .functor MUXZ 32, L_000002ee894497f0, v000002ee8940b7a0_0, L_000002ee894a3cd0, C4<>;
L_000002ee894a4db0 .functor MUXZ 32, L_000002ee894a4310, L_000002ee894492b0, L_000002ee894499b0, C4<>;
S_000002ee893d0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ee893c7730 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ee89449940 .functor NOT 1, v000002ee893d7a00_0, C4<0>, C4<0>, C4<0>;
v000002ee893d7be0_0 .net *"_ivl_0", 0 0, L_000002ee89449940;  1 drivers
v000002ee893d7960_0 .net "in1", 31 0, L_000002ee894492b0;  alias, 1 drivers
v000002ee893d8180_0 .net "in2", 31 0, L_000002ee894a4bd0;  alias, 1 drivers
v000002ee893d9300_0 .net "out", 31 0, L_000002ee894a4c70;  alias, 1 drivers
v000002ee893d8a40_0 .net "s", 0 0, v000002ee893d7a00_0;  alias, 1 drivers
L_000002ee894a4c70 .functor MUXZ 32, L_000002ee894a4bd0, L_000002ee894492b0, L_000002ee89449940, C4<>;
S_000002ee89374520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002ee89440090 .param/l "RType" 0 4 2, C4<000000>;
P_000002ee894400c8 .param/l "add" 0 4 5, C4<100000>;
P_000002ee89440100 .param/l "addi" 0 4 8, C4<001000>;
P_000002ee89440138 .param/l "addu" 0 4 5, C4<100001>;
P_000002ee89440170 .param/l "and_" 0 4 5, C4<100100>;
P_000002ee894401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002ee894401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ee89440218 .param/l "bne" 0 4 10, C4<000101>;
P_000002ee89440250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ee89440288 .param/l "j" 0 4 12, C4<000010>;
P_000002ee894402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002ee894402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ee89440330 .param/l "lw" 0 4 8, C4<100011>;
P_000002ee89440368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ee894403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002ee894403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002ee89440410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ee89440448 .param/l "sll" 0 4 6, C4<000000>;
P_000002ee89440480 .param/l "slt" 0 4 5, C4<101010>;
P_000002ee894404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002ee894404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ee89440528 .param/l "sub" 0 4 5, C4<100010>;
P_000002ee89440560 .param/l "subu" 0 4 5, C4<100011>;
P_000002ee89440598 .param/l "sw" 0 4 8, C4<101011>;
P_000002ee894405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ee89440608 .param/l "xori" 0 4 8, C4<001110>;
v000002ee893d8900_0 .var "ALUOp", 3 0;
v000002ee893d7a00_0 .var "ALUSrc", 0 0;
v000002ee893d8f40_0 .var "MemReadEn", 0 0;
v000002ee893d9440_0 .var "MemWriteEn", 0 0;
v000002ee893d8400_0 .var "MemtoReg", 0 0;
v000002ee893d82c0_0 .var "RegDst", 0 0;
v000002ee893d8ae0_0 .var "RegWriteEn", 0 0;
v000002ee893d91c0_0 .net "funct", 5 0, L_000002ee894930b0;  alias, 1 drivers
v000002ee893d7780_0 .var "hlt", 0 0;
v000002ee893d7e60_0 .net "opcode", 5 0, L_000002ee89446f00;  alias, 1 drivers
v000002ee893d8b80_0 .net "rst", 0 0, v000002ee89446c80_0;  alias, 1 drivers
E_000002ee893c77b0 .event anyedge, v000002ee893d8b80_0, v000002ee893d7e60_0, v000002ee893d91c0_0;
S_000002ee89374770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002ee893c71f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002ee89449b00 .functor BUFZ 32, L_000002ee89491e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ee893d8e00_0 .net "Data_Out", 31 0, L_000002ee89449b00;  alias, 1 drivers
v000002ee893d9080 .array "InstMem", 0 1023, 31 0;
v000002ee893d7c80_0 .net *"_ivl_0", 31 0, L_000002ee89491e90;  1 drivers
v000002ee893d78c0_0 .net *"_ivl_3", 9 0, L_000002ee89492430;  1 drivers
v000002ee893d8360_0 .net *"_ivl_4", 11 0, L_000002ee89492570;  1 drivers
L_000002ee8944a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ee893d89a0_0 .net *"_ivl_7", 1 0, L_000002ee8944a240;  1 drivers
v000002ee893d8cc0_0 .net "addr", 31 0, v000002ee8940b7a0_0;  alias, 1 drivers
v000002ee893d7aa0_0 .var/i "i", 31 0;
L_000002ee89491e90 .array/port v000002ee893d9080, L_000002ee89492570;
L_000002ee89492430 .part v000002ee8940b7a0_0, 0, 10;
L_000002ee89492570 .concat [ 10 2 0 0], L_000002ee89492430, L_000002ee8944a240;
S_000002ee890a69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002ee894497f0 .functor BUFZ 32, L_000002ee89492a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ee894492b0 .functor BUFZ 32, L_000002ee89491f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ee893d8d60_0 .net *"_ivl_0", 31 0, L_000002ee89492a70;  1 drivers
v000002ee893d94e0_0 .net *"_ivl_10", 6 0, L_000002ee89493330;  1 drivers
L_000002ee8944a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ee893b52b0_0 .net *"_ivl_13", 1 0, L_000002ee8944a318;  1 drivers
v000002ee893b3730_0 .net *"_ivl_2", 6 0, L_000002ee89492070;  1 drivers
L_000002ee8944a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ee8940aa80_0 .net *"_ivl_5", 1 0, L_000002ee8944a2d0;  1 drivers
v000002ee8940be80_0 .net *"_ivl_8", 31 0, L_000002ee89491f30;  1 drivers
v000002ee8940b160_0 .net "clk", 0 0, L_000002ee89449710;  alias, 1 drivers
v000002ee89409fe0_0 .var/i "i", 31 0;
v000002ee8940b8e0_0 .net "readData1", 31 0, L_000002ee894497f0;  alias, 1 drivers
v000002ee8940b5c0_0 .net "readData2", 31 0, L_000002ee894492b0;  alias, 1 drivers
v000002ee8940bb60_0 .net "readRegister1", 4 0, L_000002ee894475e0;  alias, 1 drivers
v000002ee8940b660_0 .net "readRegister2", 4 0, L_000002ee894931f0;  alias, 1 drivers
v000002ee8940b200 .array "registers", 31 0, 31 0;
v000002ee8940a8a0_0 .net "rst", 0 0, v000002ee89446c80_0;  alias, 1 drivers
v000002ee8940a080_0 .net "we", 0 0, v000002ee893d8ae0_0;  alias, 1 drivers
v000002ee8940a940_0 .net "writeData", 31 0, L_000002ee894a3eb0;  alias, 1 drivers
v000002ee8940b020_0 .net "writeRegister", 4 0, L_000002ee89492750;  alias, 1 drivers
E_000002ee893c7230/0 .event negedge, v000002ee893d8b80_0;
E_000002ee893c7230/1 .event posedge, v000002ee8940b160_0;
E_000002ee893c7230 .event/or E_000002ee893c7230/0, E_000002ee893c7230/1;
L_000002ee89492a70 .array/port v000002ee8940b200, L_000002ee89492070;
L_000002ee89492070 .concat [ 5 2 0 0], L_000002ee894475e0, L_000002ee8944a2d0;
L_000002ee89491f30 .array/port v000002ee8940b200, L_000002ee89493330;
L_000002ee89493330 .concat [ 5 2 0 0], L_000002ee894931f0, L_000002ee8944a318;
S_000002ee890a6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002ee890a69c0;
 .timescale 0 0;
v000002ee893d8ea0_0 .var/i "i", 31 0;
S_000002ee89371bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002ee893c73b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002ee89449630 .functor NOT 1, v000002ee893d82c0_0, C4<0>, C4<0>, C4<0>;
v000002ee8940bac0_0 .net *"_ivl_0", 0 0, L_000002ee89449630;  1 drivers
v000002ee8940b0c0_0 .net "in1", 4 0, L_000002ee894931f0;  alias, 1 drivers
v000002ee8940b700_0 .net "in2", 4 0, L_000002ee894470e0;  alias, 1 drivers
v000002ee8940a120_0 .net "out", 4 0, L_000002ee89492750;  alias, 1 drivers
v000002ee8940a6c0_0 .net "s", 0 0, v000002ee893d82c0_0;  alias, 1 drivers
L_000002ee89492750 .functor MUXZ 5, L_000002ee894470e0, L_000002ee894931f0, L_000002ee89449630, C4<>;
S_000002ee89371d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ee893c73f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ee89449320 .functor NOT 1, v000002ee893d8400_0, C4<0>, C4<0>, C4<0>;
v000002ee8940ab20_0 .net *"_ivl_0", 0 0, L_000002ee89449320;  1 drivers
v000002ee8940bc00_0 .net "in1", 31 0, v000002ee8940b340_0;  alias, 1 drivers
v000002ee8940bca0_0 .net "in2", 31 0, v000002ee8940a300_0;  alias, 1 drivers
v000002ee8940ad00_0 .net "out", 31 0, L_000002ee894a3eb0;  alias, 1 drivers
v000002ee8940bd40_0 .net "s", 0 0, v000002ee893d8400_0;  alias, 1 drivers
L_000002ee894a3eb0 .functor MUXZ 32, v000002ee8940a300_0, v000002ee8940b340_0, L_000002ee89449320, C4<>;
S_000002ee8935dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002ee8935def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002ee8935df28 .param/l "AND" 0 9 12, C4<0010>;
P_000002ee8935df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002ee8935df98 .param/l "OR" 0 9 12, C4<0011>;
P_000002ee8935dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002ee8935e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000002ee8935e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000002ee8935e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000002ee8935e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002ee8935e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002ee8935e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002ee8935e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002ee8944a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ee8940abc0_0 .net/2u *"_ivl_0", 31 0, L_000002ee8944a798;  1 drivers
v000002ee8940a760_0 .net "opSel", 3 0, v000002ee893d8900_0;  alias, 1 drivers
v000002ee8940b2a0_0 .net "operand1", 31 0, L_000002ee894a4db0;  alias, 1 drivers
v000002ee8940a4e0_0 .net "operand2", 31 0, L_000002ee894a4c70;  alias, 1 drivers
v000002ee8940b340_0 .var "result", 31 0;
v000002ee8940ac60_0 .net "zero", 0 0, L_000002ee894a5b70;  alias, 1 drivers
E_000002ee893c7470 .event anyedge, v000002ee893d8900_0, v000002ee8940b2a0_0, v000002ee893d9300_0;
L_000002ee894a5b70 .cmp/eq 32, v000002ee8940b340_0, L_000002ee8944a798;
S_000002ee893a4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002ee89440650 .param/l "RType" 0 4 2, C4<000000>;
P_000002ee89440688 .param/l "add" 0 4 5, C4<100000>;
P_000002ee894406c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002ee894406f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002ee89440730 .param/l "and_" 0 4 5, C4<100100>;
P_000002ee89440768 .param/l "andi" 0 4 8, C4<001100>;
P_000002ee894407a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ee894407d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ee89440810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ee89440848 .param/l "j" 0 4 12, C4<000010>;
P_000002ee89440880 .param/l "jal" 0 4 12, C4<000011>;
P_000002ee894408b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ee894408f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002ee89440928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ee89440960 .param/l "or_" 0 4 5, C4<100101>;
P_000002ee89440998 .param/l "ori" 0 4 8, C4<001101>;
P_000002ee894409d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ee89440a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002ee89440a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002ee89440a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002ee89440ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ee89440ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002ee89440b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002ee89440b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002ee89440b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ee89440bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002ee8940b480_0 .var "PCsrc", 0 0;
v000002ee8940ada0_0 .net "funct", 5 0, L_000002ee894930b0;  alias, 1 drivers
v000002ee8940ae40_0 .net "opcode", 5 0, L_000002ee89446f00;  alias, 1 drivers
v000002ee8940a1c0_0 .net "operand1", 31 0, L_000002ee894497f0;  alias, 1 drivers
v000002ee8940b980_0 .net "operand2", 31 0, L_000002ee894a4c70;  alias, 1 drivers
v000002ee8940bde0_0 .net "rst", 0 0, v000002ee89446c80_0;  alias, 1 drivers
E_000002ee893c6af0/0 .event anyedge, v000002ee893d8b80_0, v000002ee893d7e60_0, v000002ee8940b8e0_0, v000002ee893d9300_0;
E_000002ee893c6af0/1 .event anyedge, v000002ee893d91c0_0;
E_000002ee893c6af0 .event/or E_000002ee893c6af0/0, E_000002ee893c6af0/1;
S_000002ee893a4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002ee8940aee0 .array "DataMem", 0 1023, 31 0;
v000002ee8940a9e0_0 .net "address", 31 0, v000002ee8940b340_0;  alias, 1 drivers
v000002ee8940b520_0 .net "clock", 0 0, L_000002ee89449080;  1 drivers
v000002ee8940a620_0 .net "data", 31 0, L_000002ee894492b0;  alias, 1 drivers
v000002ee8940a260_0 .var/i "i", 31 0;
v000002ee8940a300_0 .var "q", 31 0;
v000002ee8940b840_0 .net "rden", 0 0, v000002ee893d8f40_0;  alias, 1 drivers
v000002ee8940b3e0_0 .net "wren", 0 0, v000002ee893d9440_0;  alias, 1 drivers
E_000002ee893c74f0 .event posedge, v000002ee8940b520_0;
S_000002ee8938d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002ee893d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002ee893c75b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002ee8940af80_0 .net "PCin", 31 0, L_000002ee89491d50;  alias, 1 drivers
v000002ee8940b7a0_0 .var "PCout", 31 0;
v000002ee8940a3a0_0 .net "clk", 0 0, L_000002ee89449710;  alias, 1 drivers
v000002ee8940a440_0 .net "rst", 0 0, v000002ee89446c80_0;  alias, 1 drivers
    .scope S_000002ee893a4a20;
T_0 ;
    %wait E_000002ee893c6af0;
    %load/vec4 v000002ee8940bde0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee8940b480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ee8940ae40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002ee8940a1c0_0;
    %load/vec4 v000002ee8940b980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002ee8940ae40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002ee8940a1c0_0;
    %load/vec4 v000002ee8940b980_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002ee8940ae40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002ee8940ae40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002ee8940ae40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002ee8940ada0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002ee8940b480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ee8938d0b0;
T_1 ;
    %wait E_000002ee893c7230;
    %load/vec4 v000002ee8940a440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ee8940b7a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ee8940af80_0;
    %assign/vec4 v000002ee8940b7a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ee89374770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ee893d7aa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002ee893d7aa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ee893d7aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %load/vec4 v000002ee893d7aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ee893d7aa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee893d9080, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002ee89374520;
T_3 ;
    %wait E_000002ee893c77b0;
    %load/vec4 v000002ee893d8b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002ee893d7780_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ee893d9440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ee893d8400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ee893d8f40_0, 0;
    %assign/vec4 v000002ee893d82c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002ee893d7780_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002ee893d8900_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002ee893d7a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ee893d8ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ee893d9440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ee893d8400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ee893d8f40_0, 0, 1;
    %store/vec4 v000002ee893d82c0_0, 0, 1;
    %load/vec4 v000002ee893d7e60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7780_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %load/vec4 v000002ee893d91c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ee893d82c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d8400_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d9440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ee893d7a00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ee893d8900_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ee890a69c0;
T_4 ;
    %wait E_000002ee893c7230;
    %fork t_1, S_000002ee890a6b50;
    %jmp t_0;
    .scope S_000002ee890a6b50;
t_1 ;
    %load/vec4 v000002ee8940a8a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ee893d8ea0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002ee893d8ea0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ee893d8ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940b200, 0, 4;
    %load/vec4 v000002ee893d8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ee893d8ea0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ee8940a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002ee8940a940_0;
    %load/vec4 v000002ee8940b020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940b200, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940b200, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002ee890a69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ee890a69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ee89409fe0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002ee89409fe0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002ee89409fe0_0;
    %ix/getv/s 4, v000002ee89409fe0_0;
    %load/vec4a v000002ee8940b200, 4;
    %ix/getv/s 4, v000002ee89409fe0_0;
    %load/vec4a v000002ee8940b200, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002ee89409fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ee89409fe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002ee8935dd60;
T_6 ;
    %wait E_000002ee893c7470;
    %load/vec4 v000002ee8940a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %add;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %sub;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %and;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %or;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %xor;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %or;
    %inv;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002ee8940b2a0_0;
    %load/vec4 v000002ee8940a4e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002ee8940a4e0_0;
    %load/vec4 v000002ee8940b2a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002ee8940b2a0_0;
    %ix/getv 4, v000002ee8940a4e0_0;
    %shiftl 4;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002ee8940b2a0_0;
    %ix/getv 4, v000002ee8940a4e0_0;
    %shiftr 4;
    %assign/vec4 v000002ee8940b340_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ee893a4bb0;
T_7 ;
    %wait E_000002ee893c74f0;
    %load/vec4 v000002ee8940b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ee8940a9e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002ee8940aee0, 4;
    %assign/vec4 v000002ee8940a300_0, 0;
T_7.0 ;
    %load/vec4 v000002ee8940b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002ee8940a620_0;
    %ix/getv 3, v000002ee8940a9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ee893a4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ee8940a260_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002ee8940a260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ee8940a260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %load/vec4 v000002ee8940a260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ee8940a260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ee8940aee0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002ee893a4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ee8940a260_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002ee8940a260_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002ee8940a260_0;
    %load/vec4a v000002ee8940aee0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002ee8940a260_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002ee8940a260_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ee8940a260_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002ee893d0570;
T_10 ;
    %wait E_000002ee893c7230;
    %load/vec4 v000002ee89448120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ee89448800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ee89448800_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ee89448800_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ee893d0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee89448b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee89446c80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002ee893d0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002ee89448b20_0;
    %inv;
    %assign/vec4 v000002ee89448b20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ee893d0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ee89446c80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ee89446c80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002ee89447540_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
