INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/new/game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sources_1/new/two_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sim_1/new/display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sim_1/new/clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sim_1/new/two_7seg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_7seg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sim_1/new/game_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZeroX/Documents/CECS 361 PONG PROJECT/VerilogPong/vga_game.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
