Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar  8 19:02:00 2024
| Host         : eBirs_monsta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    82          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (642)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: PROGRAM_CLOCK1/clock_signal_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART_RX1/out_receiver_status_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (642)
--------------------------------------------------
 There are 642 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.296        0.000                      0                  107        0.228        0.000                      0                  107        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.296        0.000                      0                  107        0.228        0.000                      0                  107        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.058ns (24.953%)  route 3.182ns (75.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     9.327    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X45Y42         FDSE (Setup_fdse_C_S)       -0.429    14.623    UART_RX1/state_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.058ns (24.953%)  route 3.182ns (75.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     9.327    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[4]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X45Y42         FDSE (Setup_fdse_C_S)       -0.429    14.623    UART_RX1/state_clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.058ns (24.953%)  route 3.182ns (75.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     9.327    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[5]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X45Y42         FDSE (Setup_fdse_C_S)       -0.429    14.623    UART_RX1/state_clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.058ns (24.953%)  route 3.182ns (75.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     9.327    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[6]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X45Y42         FDSE (Setup_fdse_C_S)       -0.429    14.623    UART_RX1/state_clock_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/received_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.064ns (24.084%)  route 3.354ns (75.916%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 f  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.017     6.561    UART_RX1/state_clock_counter[1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.685 r  UART_RX1/state_clock_counter[9]_i_6/O
                         net (fo=4, routed)           0.852     7.537    UART_RX1/state_clock_counter[9]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.689 f  UART_RX1/FSM_onehot_current_state[5]_i_4/O
                         net (fo=11, routed)          0.936     8.625    UART_RX1/FSM_onehot_current_state[5]_i_4_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.332     8.957 r  UART_RX1/received_byte[3]_i_1/O
                         net (fo=1, routed)           0.549     9.505    UART_RX1/received_byte[3]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446    14.787    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X47Y40         FDRE (Setup_fdre_C_CE)      -0.205    14.821    UART_RX1/received_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/received_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.064ns (24.145%)  route 3.343ns (75.855%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 f  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.017     6.561    UART_RX1/state_clock_counter[1]
    SLICE_X46Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.685 r  UART_RX1/state_clock_counter[9]_i_6/O
                         net (fo=4, routed)           0.852     7.537    UART_RX1/state_clock_counter[9]_i_6_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.689 f  UART_RX1/FSM_onehot_current_state[5]_i_4/O
                         net (fo=11, routed)          0.933     8.622    UART_RX1/FSM_onehot_current_state[5]_i_4_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I4_O)        0.332     8.954 r  UART_RX1/received_byte[2]_i_1/O
                         net (fo=1, routed)           0.540     9.494    UART_RX1/received_byte[2]_i_1_n_0
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X47Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.822    UART_RX1/received_byte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.325%)  route 3.120ns (74.675%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     9.265    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X47Y42         FDSE (Setup_fdse_C_S)       -0.429    14.598    UART_RX1/state_clock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.325%)  route 3.120ns (74.675%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     9.265    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X47Y42         FDSE (Setup_fdse_C_S)       -0.429    14.598    UART_RX1/state_clock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.325%)  route 3.120ns (74.675%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     9.265    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447    14.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X47Y42         FDSE (Setup_fdse_C_S)       -0.429    14.598    UART_RX1/state_clock_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.058ns (25.926%)  route 3.023ns (74.074%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          1.159     6.702    UART_RX1/state_clock_counter[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.826 f  UART_RX1/state_clock_counter[9]_i_12/O
                         net (fo=1, routed)           0.854     7.680    UART_RX1/state_clock_counter[9]_i_12_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.152     7.832 f  UART_RX1/state_clock_counter[9]_i_5/O
                         net (fo=1, routed)           0.436     8.269    UART_RX1/state_clock_counter[9]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.326     8.595 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.574     9.168    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000    10.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448    14.789    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X45Y44         FDSE (Setup_fdse_C_S)       -0.429    14.599    UART_RX1/state_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 UART_RX1/out_transmission_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_CLOCK1/clock_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.496%)  route 0.168ns (47.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  UART_RX1/out_transmission_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART_RX1/out_transmission_status_reg/Q
                         net (fo=3, routed)           0.168     1.756    PROGRAM_CLOCK1/out_transmission_status
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  PROGRAM_CLOCK1/clock_signal_i_1/O
                         net (fo=1, routed)           0.000     1.801    PROGRAM_CLOCK1/clock_signal_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  PROGRAM_CLOCK1/clock_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    PROGRAM_CLOCK1/in_100MHz_clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  PROGRAM_CLOCK1/clock_signal_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.091     1.573    PROGRAM_CLOCK1/clock_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UART_RX1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.163     1.750    UART_RX1/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X44Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  UART_RX1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    UART_RX1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.091     1.554    UART_RX1/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART_RX1/state_clock_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  UART_RX1/state_clock_counter_reg[7]/Q
                         net (fo=9, routed)           0.180     1.768    UART_RX1/state_clock_counter[7]
    SLICE_X47Y42         LUT5 (Prop_lut5_I3_O)        0.042     1.810 r  UART_RX1/state_clock_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.810    UART_RX1/state_clock_counter[8]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y42         FDSE (Hold_fdse_C_D)         0.107     1.553    UART_RX1/state_clock_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 UART_RX1/state_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.488%)  route 0.170ns (44.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  UART_RX1/state_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART_RX1/state_clock_counter_reg[0]/Q
                         net (fo=12, routed)          0.170     1.781    UART_RX1/state_clock_counter[0]
    SLICE_X45Y44         LUT5 (Prop_lut5_I2_O)        0.048     1.829 r  UART_RX1/state_clock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    UART_RX1/state_clock_counter[3]_i_1_n_0
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y44         FDSE (Hold_fdse_C_D)         0.107     1.570    UART_RX1/state_clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX1/state_clock_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  UART_RX1/state_clock_counter_reg[1]/Q
                         net (fo=12, routed)          0.168     1.755    UART_RX1/state_clock_counter[1]
    SLICE_X45Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.800 r  UART_RX1/state_clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    UART_RX1/state_clock_counter[1]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X45Y42         FDSE (Hold_fdse_C_D)         0.091     1.537    UART_RX1/state_clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART_RX1/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.114%)  route 0.210ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.210     1.798    UART_RX1/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.070     1.533    UART_RX1/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 UART_RX1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/out_transmission_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.198%)  route 0.192ns (50.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  UART_RX1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.192     1.780    UART_RX1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X44Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.825 r  UART_RX1/out_transmission_status_i_1/O
                         net (fo=1, routed)           0.000     1.825    UART_RX1/out_transmission_status_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  UART_RX1/out_transmission_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  UART_RX1/out_transmission_status_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.091     1.554    UART_RX1/out_transmission_status_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 UART_RX1/state_clock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.135%)  route 0.170ns (44.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y45         FDRE                                         r  UART_RX1/state_clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART_RX1/state_clock_counter_reg[0]/Q
                         net (fo=12, routed)          0.170     1.781    UART_RX1/state_clock_counter[0]
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.826 r  UART_RX1/state_clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    UART_RX1/state_clock_counter[2]_i_1_n_0
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X45Y44         FDSE (Hold_fdse_C_D)         0.091     1.554    UART_RX1/state_clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UART_RX1/data_bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/data_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  UART_RX1/data_bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART_RX1/data_bit_counter_reg[1]/Q
                         net (fo=12, routed)          0.199     1.810    UART_RX1/data_bit_counter_reg_n_0_[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I0_O)        0.043     1.853 r  UART_RX1/data_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    UART_RX1/data_bit_counter[2]_i_1_n_0
    SLICE_X46Y44         FDRE                                         r  UART_RX1/data_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  UART_RX1/data_bit_counter_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.131     1.578    UART_RX1/data_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UART_RX1/state_clock_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX1/state_clock_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  UART_RX1/state_clock_counter_reg[7]/Q
                         net (fo=9, routed)           0.180     1.768    UART_RX1/state_clock_counter[7]
    SLICE_X47Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.813 r  UART_RX1/state_clock_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART_RX1/state_clock_counter[7]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y42         FDSE (Hold_fdse_C_D)         0.091     1.537    UART_RX1/state_clock_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHz_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  in_100MHz_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   PROGRAM_CLOCK1/clock_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   PROGRAM_CLOCK1/clock_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   PROGRAM_CLOCK1/clock_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   PROGRAM_CLOCK1/clock_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   PROGRAM_CLOCK1/clock_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   PROGRAM_CLOCK1/clock_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   PROGRAM_CLOCK1/clock_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   PROGRAM_CLOCK1/clock_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   PROGRAM_CLOCK1/clock_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           634 Endpoints
Min Delay           634 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.596ns  (logic 6.803ns (58.670%)  route 4.793ns (41.330%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_6/CLKBWRCLK
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_6_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           4.727     8.090    out_byte_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.596 r  out_byte_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.596    out_byte[6]
    U14                                                               r  out_byte[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 6.811ns (60.802%)  route 4.391ns (39.198%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_5/CLKBWRCLK
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_5_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           4.326     7.688    out_byte_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.203 r  out_byte_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.203    out_byte[5]
    U15                                                               r  out_byte[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.412ns  (logic 6.806ns (65.367%)  route 3.606ns (34.633%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_3/CLKBWRCLK
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_3_n_1
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           3.541     6.903    out_byte_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.412 r  out_byte_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.412    out_byte[3]
    V19                                                               r  out_byte[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.360ns  (logic 6.802ns (65.657%)  route 3.558ns (34.343%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_0/CLKBWRCLK
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_0_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           3.492     6.855    out_byte_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.360 r  out_byte_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.360    out_byte[0]
    U16                                                               r  out_byte[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 6.798ns (66.836%)  route 3.373ns (33.164%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_2/CLKBWRCLK
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_2_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           3.308     6.670    out_byte_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.171 r  out_byte_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.171    out_byte[2]
    U19                                                               r  out_byte[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 6.827ns (67.492%)  route 3.288ns (32.508%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_1/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_1_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           3.223     6.585    out_byte_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.115 r  out_byte_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.115    out_byte[1]
    E19                                                               r  out_byte[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 6.798ns (67.396%)  route 3.289ns (32.604%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_7/CLKBWRCLK
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_7_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_7/DOBDO[0]
                         net (fo=1, routed)           3.223     6.586    out_byte_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    10.086 r  out_byte_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.086    out_byte[7]
    V14                                                               r  out_byte[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/rom_reg_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            out_byte[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.612ns  (logic 6.806ns (70.801%)  route 2.807ns (29.199%))
  Logic Levels:           3  (OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1                     0.000     0.000 r  PROGRAM_ROM1/rom_reg_0_4/CLKBWRCLK
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  PROGRAM_ROM1/rom_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    PROGRAM_ROM1/rom_reg_0_4_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  PROGRAM_ROM1/rom_reg_1_4/DOBDO[0]
                         net (fo=1, routed)           2.741     6.104    out_byte_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.612 r  out_byte_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.612    out_byte[4]
    W18                                                               r  out_byte[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_counter_reg_rep[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/rom_reg_0_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.452ns  (logic 0.670ns (15.048%)  route 3.782ns (84.952%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y37         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_counter_reg_rep[15]/C
    SLICE_X52Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PROGRAM_ROM1/program_counter_reg_rep[15]/Q
                         net (fo=24, routed)          2.887     3.405    PROGRAM_ROM1/program_counter[15]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.152     3.557 f  PROGRAM_ROM1/rom_reg_0_0_ENBWREN_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.895     4.452    PROGRAM_ROM1/rom_reg_0_0_ENBWREN_cooolgate_en_sig_10
    RAMB36_X1Y2          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_0/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.397ns  (logic 1.602ns (36.437%)  route 2.795ns (63.563%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[4]/C
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PROGRAM_ROM1/program_write_counter_reg[4]/Q
                         net (fo=18, routed)          1.228     1.684    PROGRAM_ROM1/program_write_counter_reg[4]
    SLICE_X52Y38         LUT6 (Prop_lut6_I4_O)        0.124     1.808 r  PROGRAM_ROM1/data_finished_flag_sig0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    PROGRAM_ROM1/data_finished_flag_sig0_carry_i_3_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.341 r  PROGRAM_ROM1/data_finished_flag_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.341    PROGRAM_ROM1/data_finished_flag_sig0_carry_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.498 f  PROGRAM_ROM1/data_finished_flag_sig0_carry__0/CO[1]
                         net (fo=2, routed)           0.603     3.101    PROGRAM_ROM1/data_finished_flag_sig0
    SLICE_X52Y40         LUT2 (Prop_lut2_I1_O)        0.332     3.433 r  PROGRAM_ROM1/program_counter_rep[15]_i_1/O
                         net (fo=32, routed)          0.963     4.397    PROGRAM_ROM1/program_counter_rep[15]_i_1_n_0
    SLICE_X53Y34         FDRE                                         r  PROGRAM_ROM1/program_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PROGRAM_ROM1/program_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_counter_reg_rep[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_counter_reg[6]/C
    SLICE_X53Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_counter_reg[6]/Q
                         net (fo=3, routed)           0.066     0.207    PROGRAM_ROM1/program_counter_reg[6]
    SLICE_X52Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.318 r  PROGRAM_ROM1/program_counter_reg_rep[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.318    PROGRAM_ROM1/program_counter_reg_rep[8]_i_1_n_6
    SLICE_X52Y35         FDRE                                         r  PROGRAM_ROM1/program_counter_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_counter_reg_rep[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.252ns (76.248%)  route 0.079ns (23.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_counter_reg[10]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_counter_reg[10]/Q
                         net (fo=3, routed)           0.079     0.220    PROGRAM_ROM1/program_counter_reg[10]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.331 r  PROGRAM_ROM1/program_counter_reg_rep[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.331    PROGRAM_ROM1/program_counter_reg_rep[12]_i_1_n_6
    SLICE_X52Y36         FDRE                                         r  PROGRAM_ROM1/program_counter_reg_rep[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_counter_reg_rep[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.252ns (76.248%)  route 0.079ns (23.752%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_counter_reg[14]/C
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_counter_reg[14]/Q
                         net (fo=3, routed)           0.079     0.220    PROGRAM_ROM1/program_counter_reg[14]
    SLICE_X52Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.331 r  PROGRAM_ROM1/program_counter_reg_rep[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.331    PROGRAM_ROM1/program_counter_reg_rep[15]_i_2_n_6
    SLICE_X52Y37         FDRE                                         r  PROGRAM_ROM1/program_counter_reg_rep[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.632%)  route 0.190ns (57.368%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[10]/C
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[10]/Q
                         net (fo=18, routed)          0.190     0.331    PROGRAM_ROM1/program_write_counter_reg[10]
    RAMB36_X1Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.563%)  route 0.190ns (57.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[15]/C
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[15]/Q
                         net (fo=34, routed)          0.190     0.331    PROGRAM_ROM1/program_write_counter_reg[15]
    RAMB36_X1Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_counter_reg_rep[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.252ns (75.751%)  route 0.081ns (24.249%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_counter_reg[2]/C
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_counter_reg[2]/Q
                         net (fo=3, routed)           0.081     0.222    PROGRAM_ROM1/program_counter_reg[2]
    SLICE_X52Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.333 r  PROGRAM_ROM1/program_counter_reg_rep[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.333    PROGRAM_ROM1/program_counter_reg_rep[4]_i_1_n_6
    SLICE_X52Y34         FDRE                                         r  PROGRAM_ROM1/program_counter_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.223%)  route 0.193ns (57.777%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[14]/C
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[14]/Q
                         net (fo=18, routed)          0.193     0.334    PROGRAM_ROM1/program_write_counter_reg[14]
    RAMB36_X1Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (41.993%)  route 0.195ns (58.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[2]/C
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[2]/Q
                         net (fo=18, routed)          0.195     0.336    PROGRAM_ROM1/program_write_counter_reg[2]
    RAMB36_X1Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_write_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[3]/C
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[3]/Q
                         net (fo=18, routed)          0.118     0.259    PROGRAM_ROM1/program_write_counter_reg[3]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  PROGRAM_ROM1/program_write_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    PROGRAM_ROM1/program_write_counter_reg[0]_i_1_n_4
    SLICE_X49Y40         FDRE                                         r  PROGRAM_ROM1/program_write_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PROGRAM_ROM1/program_write_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PROGRAM_ROM1/program_write_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE                         0.000     0.000 r  PROGRAM_ROM1/program_write_counter_reg[11]/C
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PROGRAM_ROM1/program_write_counter_reg[11]/Q
                         net (fo=18, routed)          0.120     0.261    PROGRAM_ROM1/program_write_counter_reg[11]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  PROGRAM_ROM1/program_write_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    PROGRAM_ROM1/program_write_counter_reg[8]_i_1_n_4
    SLICE_X49Y42         FDRE                                         r  PROGRAM_ROM1/program_write_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_4/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.289ns  (logic 0.456ns (19.925%)  route 1.833ns (80.075%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.088    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  UART_RX1/received_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX1/received_byte_reg[4]/Q
                         net (fo=4, routed)           1.833     7.377    PROGRAM_ROM1/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.275ns  (logic 0.456ns (20.041%)  route 1.819ns (79.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.088    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  UART_RX1/received_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX1/received_byte_reg[0]/Q
                         net (fo=3, routed)           1.819     7.364    PROGRAM_ROM1/Q[0]
    RAMB36_X1Y2          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_4/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.275ns  (logic 0.456ns (20.043%)  route 1.819ns (79.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.088    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  UART_RX1/received_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX1/received_byte_reg[4]/Q
                         net (fo=4, routed)           1.819     7.363    PROGRAM_ROM1/Q[4]
    RAMB36_X0Y9          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_7/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.206ns  (logic 0.456ns (20.671%)  route 1.750ns (79.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  UART_RX1/received_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  UART_RX1/received_byte_reg[7]/Q
                         net (fo=4, routed)           1.750     7.293    PROGRAM_ROM1/Q[7]
    RAMB36_X0Y6          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_7/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.054ns  (logic 0.456ns (22.197%)  route 1.598ns (77.803%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  UART_RX1/received_byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  UART_RX1/received_byte_reg[7]/Q
                         net (fo=4, routed)           1.598     7.142    PROGRAM_ROM1/Q[7]
    RAMB36_X0Y7          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_0/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.923ns  (logic 0.456ns (23.715%)  route 1.467ns (76.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.088    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  UART_RX1/received_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UART_RX1/received_byte_reg[0]/Q
                         net (fo=3, routed)           1.467     7.011    PROGRAM_ROM1/Q[0]
    RAMB36_X1Y3          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.867ns  (logic 0.456ns (24.421%)  route 1.411ns (75.579%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  UART_RX1/received_byte_reg[2]/Q
                         net (fo=3, routed)           1.411     6.954    PROGRAM_ROM1/Q[2]
    RAMB36_X1Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_5/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.715ns  (logic 0.518ns (30.209%)  route 1.197ns (69.791%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  UART_RX1/received_byte_reg[5]/Q
                         net (fo=4, routed)           1.197     6.802    PROGRAM_ROM1/Q[5]
    RAMB36_X2Y6          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_5/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.572ns  (logic 0.518ns (32.951%)  route 1.054ns (67.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.087    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  UART_RX1/received_byte_reg[5]/Q
                         net (fo=4, routed)           1.054     6.659    PROGRAM_ROM1/Q[5]
    RAMB36_X2Y7          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.514ns  (logic 0.456ns (30.123%)  route 1.058ns (69.877%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.565     5.086    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  UART_RX1/received_byte_reg[3]/Q
                         net (fo=3, routed)           1.058     6.600    PROGRAM_ROM1/Q[3]
    RAMB36_X1Y6          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.141ns (28.700%)  route 0.350ns (71.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX1/received_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART_RX1/received_byte_reg[1]/Q
                         net (fo=3, routed)           0.350     1.938    PROGRAM_ROM1/Q[1]
    RAMB36_X1Y9          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_3/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.141ns (28.195%)  route 0.359ns (71.805%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/received_byte_reg[3]/Q
                         net (fo=3, routed)           0.359     1.946    PROGRAM_ROM1/Q[3]
    RAMB36_X1Y7          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_1/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.141ns (24.809%)  route 0.427ns (75.191%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX1/received_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  UART_RX1/received_byte_reg[1]/Q
                         net (fo=3, routed)           0.427     2.015    PROGRAM_ROM1/Q[1]
    RAMB36_X1Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_6/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.164ns (25.679%)  route 0.475ns (74.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  UART_RX1/received_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART_RX1/received_byte_reg[6]/Q
                         net (fo=4, routed)           0.475     2.086    PROGRAM_ROM1/Q[6]
    RAMB36_X2Y8          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_2/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.141ns (21.892%)  route 0.503ns (78.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/received_byte_reg[2]/Q
                         net (fo=3, routed)           0.503     2.090    PROGRAM_ROM1/Q[2]
    RAMB36_X1Y5          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_6/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.164ns (25.354%)  route 0.483ns (74.646%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.447    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  UART_RX1/received_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART_RX1/received_byte_reg[6]/Q
                         net (fo=4, routed)           0.483     2.094    PROGRAM_ROM1/Q[6]
    RAMB36_X2Y9          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_1_5/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.164ns (23.428%)  route 0.536ns (76.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  UART_RX1/received_byte_reg[5]/Q
                         net (fo=4, routed)           0.536     2.146    PROGRAM_ROM1/Q[5]
    RAMB36_X2Y7          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_1_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_5/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.164ns (21.758%)  route 0.590ns (78.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  UART_RX1/received_byte_reg[5]/Q
                         net (fo=4, routed)           0.590     2.200    PROGRAM_ROM1/Q[5]
    RAMB36_X2Y6          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.767ns  (logic 0.141ns (18.388%)  route 0.626ns (81.612%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/received_byte_reg[3]/Q
                         net (fo=3, routed)           0.626     2.213    PROGRAM_ROM1/Q[3]
    RAMB36_X1Y6          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX1/received_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.141ns (17.191%)  route 0.679ns (82.809%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.446    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_RX1/received_byte_reg[2]/Q
                         net (fo=3, routed)           0.679     2.266    PROGRAM_ROM1/Q[2]
    RAMB36_X1Y4          RAMB36E1                                     r  PROGRAM_ROM1/rom_reg_0_2/DIADI[0]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 1.828ns (22.680%)  route 6.233ns (77.320%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     8.061    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[1]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 1.828ns (22.680%)  route 6.233ns (77.320%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     8.061    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[4]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 1.828ns (22.680%)  route 6.233ns (77.320%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     8.061    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[5]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 1.828ns (22.680%)  route 6.233ns (77.320%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.733     8.061    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[6]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.828ns (22.856%)  route 6.170ns (77.144%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     7.999    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[7]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.828ns (22.856%)  route 6.170ns (77.144%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     7.999    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[8]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.999ns  (logic 1.828ns (22.856%)  route 6.170ns (77.144%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.670     7.999    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.447     4.788    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y42         FDSE                                         r  UART_RX1/state_clock_counter_reg[9]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.828ns (23.137%)  route 6.074ns (76.863%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.574     7.902    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448     4.789    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[2]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/state_clock_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.902ns  (logic 1.828ns (23.137%)  route 6.074ns (76.863%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.058 r  UART_RX1/state_clock_counter[9]_i_7/O
                         net (fo=1, routed)           0.619     6.677    UART_RX1/state_clock_counter[9]_i_7_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.801 r  UART_RX1/state_clock_counter[9]_i_2/O
                         net (fo=11, routed)          0.403     7.204    UART_RX1/state_clock_counter_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.328 r  UART_RX1/state_clock_counter[9]_i_1/O
                         net (fo=9, routed)           0.574     7.902    UART_RX1/state_clock_counter[9]_i_1_n_0
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448     4.789    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  UART_RX1/state_clock_counter_reg[3]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.839ns  (logic 1.938ns (24.725%)  route 5.901ns (75.275%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          4.477     5.934    UART_RX1/in_rx_IBUF
    SLICE_X44Y44         LUT3 (Prop_lut3_I1_O)        0.150     6.084 r  UART_RX1/FSM_onehot_current_state[5]_i_2/O
                         net (fo=1, routed)           0.816     6.900    UART_RX1/FSM_onehot_current_state[5]_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.332     7.232 r  UART_RX1/FSM_onehot_current_state[5]_i_1/O
                         net (fo=6, routed)           0.607     7.839    UART_RX1/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448     4.789    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.224ns (11.531%)  route 1.721ns (88.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.721     1.945    UART_RX1/in_rx_IBUF
    SLICE_X45Y43         FDRE                                         r  UART_RX1/received_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  UART_RX1/received_byte_reg[1]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.224ns (11.483%)  route 1.729ns (88.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.729     1.953    UART_RX1/in_rx_IBUF
    SLICE_X43Y43         FDRE                                         r  UART_RX1/received_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  UART_RX1/received_byte_reg[7]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.997ns  (logic 0.224ns (11.230%)  route 1.773ns (88.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.773     1.997    UART_RX1/in_rx_IBUF
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  UART_RX1/received_byte_reg[5]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.224ns (10.888%)  route 1.836ns (89.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.836     2.060    UART_RX1/in_rx_IBUF
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y41         FDRE                                         r  UART_RX1/received_byte_reg[2]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.224ns (10.855%)  route 1.842ns (89.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.842     2.066    UART_RX1/in_rx_IBUF
    SLICE_X47Y44         FDRE                                         r  UART_RX1/received_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  UART_RX1/received_byte_reg[4]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.069ns  (logic 0.224ns (10.842%)  route 1.844ns (89.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.844     2.069    UART_RX1/in_rx_IBUF
    SLICE_X47Y43         FDRE                                         r  UART_RX1/received_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  UART_RX1/received_byte_reg[0]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.100ns  (logic 0.266ns (12.680%)  route 1.834ns (87.320%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.834     2.058    UART_RX1/in_rx_IBUF
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.042     2.100 r  UART_RX1/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.100    UART_RX1/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.103ns  (logic 0.269ns (12.805%)  route 1.834ns (87.195%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.834     2.058    UART_RX1/in_rx_IBUF
    SLICE_X44Y43         LUT4 (Prop_lut4_I0_O)        0.045     2.103 r  UART_RX1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    UART_RX1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  UART_RX1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.224ns (10.615%)  route 1.889ns (89.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.889     2.113    UART_RX1/in_rx_IBUF
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.833     1.960    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  UART_RX1/received_byte_reg[3]/C

Slack:                    inf
  Source:                 in_rx
                            (input port)
  Destination:            UART_RX1/received_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.129ns  (logic 0.224ns (10.535%)  route 1.905ns (89.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  in_rx (IN)
                         net (fo=0)                   0.000     0.000    in_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  in_rx_IBUF_inst/O
                         net (fo=14, routed)          1.905     2.129    UART_RX1/in_rx_IBUF
    SLICE_X46Y43         FDRE                                         r  UART_RX1/received_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  in_100MHz_clk (IN)
                         net (fo=0)                   0.000     0.000    in_100MHz_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  in_100MHz_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    in_100MHz_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  in_100MHz_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.961    UART_RX1/in_100MHz_clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  UART_RX1/received_byte_reg[6]/C





