{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475929997440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475929997456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 23:33:09 2016 " "Processing started: Sat Oct 08 23:33:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475929997456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475929997456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475929997456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1475930001424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlackJack-structure " "Found design unit 1: BlackJack-structure" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002659 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlackJack " "Found entity 1: BlackJack" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475930002659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display_2bitdec.vhd 6 3 " "Found 6 design units, including 3 entities, in source file seven_segment_display_2bitdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display_2bitdec-behavior " "Found design unit 1: seven_segment_display_2bitdec-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divide_num-behavior " "Found design unit 2: divide_num-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seven_segment_hex-behavior " "Found design unit 3: seven_segment_hex-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display_2bitdec " "Found entity 1: seven_segment_display_2bitdec" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_num " "Found entity 2: divide_num" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment_hex " "Found entity 3: seven_segment_hex" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475930002721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlackJack_DataPath-structure " "Found design unit 1: BlackJack_DataPath-structure" {  } { { "BlackJack_DataPath.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_DataPath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002784 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlackJack_DataPath " "Found entity 1: BlackJack_DataPath" {  } { { "BlackJack_DataPath.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475930002784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blackjack_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blackjack_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlackJack_FSM-behavior " "Found design unit 1: BlackJack_FSM-behavior" {  } { { "BlackJack_FSM.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002846 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlackJack_FSM " "Found entity 1: BlackJack_FSM" {  } { { "BlackJack_FSM.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475930002846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475930002846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlackJack " "Elaborating entity \"BlackJack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475930003127 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr BlackJack.vhd(9) " "VHDL Signal Declaration warning at BlackJack.vhd(9): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1475930003127 "|BlackJack"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex2 BlackJack.vhd(11) " "VHDL Signal Declaration warning at BlackJack.vhd(11): used implicit default value for signal \"hex2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1475930003127 "|BlackJack"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex3 BlackJack.vhd(11) " "VHDL Signal Declaration warning at BlackJack.vhd(11): used implicit default value for signal \"hex3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1475930003127 "|BlackJack"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status BlackJack.vhd(30) " "Verilog HDL or VHDL warning at BlackJack.vhd(30): object \"status\" assigned a value but never read" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1475930003127 "|BlackJack"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[4..0\] BlackJack.vhd(10) " "Using initial value X (don't care) for net \"ledg\[4..0\]\" at BlackJack.vhd(10)" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475930003127 "|BlackJack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackJack_DataPath BlackJack_DataPath:data_path " "Elaborating entity \"BlackJack_DataPath\" for hierarchy \"BlackJack_DataPath:data_path\"" {  } { { "BlackJack.vhd" "data_path" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475930003221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackJack_FSM BlackJack_FSM:FSM " "Elaborating entity \"BlackJack_FSM\" for hierarchy \"BlackJack_FSM:FSM\"" {  } { { "BlackJack.vhd" "FSM" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475930003315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display_2bitdec seven_segment_display_2bitdec:display " "Elaborating entity \"seven_segment_display_2bitdec\" for hierarchy \"seven_segment_display_2bitdec:display\"" {  } { { "BlackJack.vhd" "display" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475930003393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_num seven_segment_display_2bitdec:display\|divide_num:get_s0_s1 " "Elaborating entity \"divide_num\" for hierarchy \"seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\"" {  } { { "seven_segment_display_2bitdec.vhd" "get_s0_s1" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475930003424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(68) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(68): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(73) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(73): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(77) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(77): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp seven_segment_display_2bitdec.vhd(59) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(59): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[0\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[1\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[2\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[3\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475930003424 "|BlackJack|seven_segment_display_2bitdec:display|divide_num:get_s0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_hex seven_segment_display_2bitdec:display\|seven_segment_hex:display_s0 " "Elaborating entity \"seven_segment_hex\" for hierarchy \"seven_segment_display_2bitdec:display\|seven_segment_hex:display_s0\"" {  } { { "seven_segment_display_2bitdec.vhd" "display_s0" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475930003456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[1\] " "Latch seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJack_DataPath:data_path\|score\[5\] " "Ports D and ENA on the latch are fed by the same signal BlackJack_DataPath:data_path\|score\[5\]" {  } { { "BlackJack_DataPath.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_DataPath.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475930004862 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475930004862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[2\] " "Latch seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJack_DataPath:data_path\|score\[5\] " "Ports D and ENA on the latch are fed by the same signal BlackJack_DataPath:data_path\|score\[5\]" {  } { { "BlackJack_DataPath.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_DataPath.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475930004862 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475930004862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[3\] " "Latch seven_segment_display_2bitdec:display\|divide_num:get_s0_s1\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJack_DataPath:data_path\|score\[3\] " "Ports D and ENA on the latch are fed by the same signal BlackJack_DataPath:data_path\|score\[3\]" {  } { { "BlackJack_DataPath.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack_DataPath.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475930004862 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475930004862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[0\] GND " "Pin \"ledg\[0\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475930004924 "|BlackJack|hex3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475930004924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475930006471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "BlackJack.vhd" "" { Text "Z:/comp3222_lab/lab12/BlackJack/BlackJack.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475930006721 "|BlackJack|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1475930006721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475930006737 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475930006737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475930006737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475930006737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475930006831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 08 23:33:26 2016 " "Processing ended: Sat Oct 08 23:33:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475930006831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475930006831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475930006831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475930006831 ""}
