// Seed: 442522041
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wand id_2,
    output logic id_3,
    input supply0 id_4
);
  wire id_6;
  assign id_2 = 1;
  wire  id_7;
  uwire id_8 = 1;
  reg id_9, id_10;
  always #1 begin
    if (1 || id_1) assign id_7 = id_9;
    else id_3 <= 1;
  end
  integer id_11, id_12;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8
);
  initial
    if (id_2) begin
      id_8 <= id_0;
      #id_10;
      id_8 <= 1;
      id_6 <= 1'b0;
    end
  assign id_8 = 1;
  assign id_6 = id_3++ ? id_7 : id_8++ ? 1 : 1 != 1 - 1;
  assign id_6 = 1;
  wire id_11;
  module_0(
      id_3, id_5, id_4, id_8, id_5
  );
endmodule
