
///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 11:56:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4507)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4865)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4866)
[EFX-0011 VERI-WARNING] port 'probe31' remains unconnected for this instance (VERI-1927) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:224)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:597)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:298)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010000,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5588)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5793)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5793)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101010111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4942)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101011000)' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4684)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4634)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101011000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:507)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:522)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:376)
[EFX-0011 VERI-WARNING] input port 'probe31[0]' remains unconnected for this instance (VDB-1053) (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/efx/hdd/shreeyash/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5594)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5595)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5805)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:5805)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:522)
[EFX-0200 WARNING] Removing redundant signal : din[343]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4697)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4976)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:4977)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:1130)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:1132)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:1148)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:381)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:382)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:384)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:389)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/work_dbg/debug_top.v:173)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 145096KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 145096KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010000,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 146492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101011000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101011000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 155180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101011000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101011000)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 155180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101010111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101010111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 155180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 155180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 155180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 192660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 192660KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 192660KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 192660KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 192660KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 3420 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2135 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 210 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 20s CPU user time : 24s CPU sys time : 0s MEM : 238668KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 238668KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4591, ed: 14124, lv: 7, pw: 9228.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 31s CPU sys time : 0s MEM : 238668KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 238668KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 3420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 2135 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 19s CPU user time : 50s CPU sys time : 0s MEM : 285288KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 50s CPU sys time : 0s MEM : 285288KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4577
[EFX-0000 INFO] EFX_FF          : 	5535
[EFX-0000 INFO] EFX_RAM_5K      : 	69
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 21, 2024 11:57:24
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/ip/phy_FIFO/phy_FIFO.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_config.a_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:67)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo_data.a_rst_i'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:77)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.reset'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_TOP.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 109388KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 109388KB)
[EFX-0000 INFO] ... Mapping design "WS2812_TOP"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_32d04aeed835495e81d0eaddcc997863(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_32d04aeed835495e81d0eaddcc997863(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=2)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=3)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=4)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=6)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=7)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=8)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=9)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_32d04aeed835495e81d0eaddcc997863(WIDTH=10)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_32d04aeed835495e81d0eaddcc997863(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_32d04aeed835495e81d0eaddcc997863_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_FIFO" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg'. (/home/efx/hdd/efinity_company_projects/c4ff9f63ee/WS2812_bram.v:18)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bram" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_config_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 110040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_data_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 110868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_Interface" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 111132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 111132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 257 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "WS2812_TOP" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 133832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 133832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 133832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 133832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 133832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3940 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2128 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1152 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s CPU user time : 22s CPU sys time : 0s MEM : 226316KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 226316KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 740, ed: 2361, lv: 7, pw: 11335.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 24s CPU sys time : 0s MEM : 226316KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 226316KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3174 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 2128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 18s CPU user time : 42s CPU sys time : 0s MEM : 263280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 42s CPU sys time : 0s MEM : 263280KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	183
[EFX-0000 INFO] EFX_LUT4        : 	5104
[EFX-0000 INFO] EFX_FF          : 	5253
[EFX-0000 INFO] EFX_RAM_5K      : 	70
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
