Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar  7 13:17:58 2023
| Host         : XSH-GUANXIAN-L1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_preset_wrapper_control_sets_placed.rpt
| Design       : mb_preset_wrapper
| Device       : xc7a200t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1909 |
|    Minimum number of control sets                        |  1602 |
|    Addition due to synthesis replication                 |   196 |
|    Addition due to physical synthesis replication        |   111 |
| Unused register locations in slices containing registers |  6083 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1909 |
| >= 0 to < 4        |   320 |
| >= 4 to < 6        |   346 |
| >= 6 to < 8        |   167 |
| >= 8 to < 10       |   193 |
| >= 10 to < 12      |    90 |
| >= 12 to < 14      |    57 |
| >= 14 to < 16      |    36 |
| >= 16              |   700 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           14097 |         3862 |
| No           | No                    | Yes                    |             520 |          155 |
| No           | Yes                   | No                     |            5010 |         1896 |
| Yes          | No                    | No                     |           11937 |         3269 |
| Yes          | No                    | Yes                    |             133 |           35 |
| Yes          | Yes                   | No                     |           16612 |         4276 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                             |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                             |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                     |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                          | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                         | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                         | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                  | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/CAPTURE_i_1_n_0                                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                |                1 |              1 |         1.00 |
| ~mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                                | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_fpu_i_reg_0                                                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                         | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
| ~mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                             | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                          | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                        |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                        |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_3[0]                                                                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0                                                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__66_1                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                              | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_1                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_1                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                                            |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                               |                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                  |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                      |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                 | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                       |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                               |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0[1]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                2 |              2 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                  |                1 |              2 |         2.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_0                                                                                                                                                     |                1 |              2 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__30__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__2__5_n_0  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__18__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[2]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__66_1                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__26__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                 |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__10__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                        |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__22__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][5]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/USE_SRL_FIFO.sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__42_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                              | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                      |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__14__5_n_0 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                                    |                2 |              3 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_inst__6__5_n_0  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                2 |              3 |         1.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                             |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                       | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/areset_r_reg                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/SR[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                   | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][5]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                             |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                             |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                       | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                       |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1                                                                                                                            | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                   | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                     |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/configurable_match_cap                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/rst_mig_7series_0_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                      | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                                               | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                               | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                               | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/rst_reg                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                        | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                             | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                             | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                 | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                      | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                             | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                |                                                                                                                                                                                                                                                                                | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__27_0                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__66_1                                                                                                                            |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |              4 |         1.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                4 |              4 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                        | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[2]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0[1]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[1]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[4]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[2]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                        | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[1]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[2]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[3]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[5]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[6]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[9]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[7]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0[8]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__28_0[1]                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[4]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                               | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/E[0]                                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/SR[0]                                                                                                   |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                                       |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_reg_0                                                                                                                      |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0[3]                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                              | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                     | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                               | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][5]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                               | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                               | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                        |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                       | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                              | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                  |                3 |              4 |         1.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                                                        | mb_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_8[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_6[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_7[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                               |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                               |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                          | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/E[0]                                                                                                     | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                            | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                        | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                               | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                      | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                               | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                          | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                             | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                    |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                   |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                                                               |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                     | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |                4 |              5 |         1.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                  |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                   | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/SR[0]                                                                                                                                                               |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                        | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                       | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                        |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                              |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                 | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                       |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                               | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                  | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                  |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_1                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                             |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                4 |              5 |         1.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_67_out                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                                        |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                2 |              5 |         2.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                 | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |              5 |         1.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                3 |              5 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                          |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_2[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                                                     |                3 |              5 |         1.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                5 |              5 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/rx/data_count                                                                                                                                                                         | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[2]               | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                    |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1[0]                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                                 |                1 |              6 |         6.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                     |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                  | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                             |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0                                                                                                                |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                         | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                  | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                     |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                5 |              6 |         1.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                       |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                      |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                   |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                5 |              6 |         1.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.mem_float_operation_2                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_2_n_0                                                                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][17]_i_1_n_0                                                                      |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                       |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                             |                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                                                              |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_1_n_0                                                                                     |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                              |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                4 |              6 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                           |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                4 |              6 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                               | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                            |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                               |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                            |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                5 |              6 |         1.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | mb_preset_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/rst_mig_7series_0_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | mb_preset_i/rst_mig_7series_0_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                     | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | mb_preset_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                               | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                          | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                  | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                   |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0                                                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                 |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_0                                                                                 |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/state_0/inst/reg_out[31]_i_3_n_0                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                              | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                            | u_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_ma_clk_divide[5]_i_1_n_0                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                              | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                          |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/E[0]                                                                                                                           | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_67_out                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                1 |              7 |         7.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                            | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                          |                1 |              7 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                               | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                               | mb_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                        |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                              | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                      |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                             | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                    |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                  |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                          |                6 |              8 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                            |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_1[0]                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                   | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                       |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                       |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[12]                                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                  | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                             | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                     |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                           | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                   | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                              | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                            |                5 |              8 |         1.60 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                               | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                       | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                                   |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                5 |              8 |         1.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                       |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                     | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                        |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                                                   | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                   | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                   | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                            |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                7 |              8 |         1.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                         |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                                   |                1 |              8 |         8.00 |
| ~mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                         |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                   | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                    |                                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                   | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                         |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                  |                6 |              8 |         1.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |                3 |              8 |         2.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0                                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                                    |                                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                         | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                      |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_0                                                                                                                                                         | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/SR[0]                                                                                                                                                                           |                2 |              8 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                             | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                         |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                               | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                             |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                             |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                        | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                               |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                             |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                   |                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                4 |              9 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                         |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                       | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                           | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                                                      | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                          |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                             |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                  | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |              9 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SR[0]                                                                                                                                                 |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                              |                6 |              9 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                             | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |              9 |         1.80 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[9]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                           |                                                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                           |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |                5 |              9 |         1.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                      |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                  |                2 |              9 |         4.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                3 |              9 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_fetch                                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                               |                2 |             10 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                        |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                               |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                        |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                        |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[0][0]                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_4[0]                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                           |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                               |                2 |             10 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                      |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                               |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                             |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_onehot_rxd_axistream_current_state_reg[5][0]                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_2[0]                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                        | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                               |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                            | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/Use_FPU.mem_FPU_Flags_6_cmb1                                                                                                                                                 |                4 |             10 |         2.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_0                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[1]_0[0]                   | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0_n_0                                                        |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                         | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_2                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                          |                4 |             10 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[0][0]                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0_n_0                                                        |                2 |             10 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                            | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[3][0]                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                    |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                   | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                        | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                              | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[2][0]                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0_n_0                                                        |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                             | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                      |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                             | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                    | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                  |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                                                           |                3 |             10 |         3.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                      |                2 |             10 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                               |                5 |             10 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                7 |             11 |         1.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                 | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                              |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                           |                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/SR[0]                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/E[0]                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[1][0]                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                4 |             11 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/E[0]                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                          |                                                                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                4 |             11 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift_qual                                                                   |                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                                                                          |                3 |             11 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                             | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                7 |             12 |         1.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                8 |             12 |         1.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  |                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |                7 |             12 |         1.71 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |             12 |         6.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                          | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/gen_AB_reg_slice.payld_o_reg[4]                                                                                                                                                                             | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        |                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                        | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                           |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                  | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                      |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                           | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[190]_i_1_n_0                                                                                     |                8 |             12 |         1.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                  | mb_preset_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_AB_reg_slice.payld_o_reg[2]                                                                                                                                                                             | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                         |                                                                                                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                          | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_AB_reg_slice.payld_o_reg[0]                                                                                                                                                                             | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_AB_reg_slice.payld_o_reg[1]                                                                                                                                                                             | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                5 |             12 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                      |                2 |             12 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                   |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                  | mb_preset_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               12 |             12 |         1.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                 |                4 |             13 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[14]                                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                4 |             13 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                                        |                3 |             13 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                      |                6 |             13 |         2.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                         | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2[0]                                                                                                                                                                           |                3 |             13 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                     |                5 |             13 |         2.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             13 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                           |                9 |             14 |         1.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                          |                3 |             14 |         4.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                              | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |             14 |         3.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                  |                5 |             14 |         2.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |             14 |         4.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                      | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                5 |             14 |         2.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                     | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                            |                2 |             14 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                               | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |             14 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                 |                4 |             14 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/E[0]                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                5 |             14 |         2.80 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                2 |             14 |         7.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                                                                         |                4 |             15 |         3.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                               | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                7 |             15 |         2.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                           |                8 |             15 |         1.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                4 |             15 |         3.75 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0][14]_i_1_n_0                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             15 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                       | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                  |                6 |             15 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                             |                3 |             15 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                            |                8 |             15 |         1.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_iodelay_ctrl/CLK                         |                                                                                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             15 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                         |                3 |             15 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                               |                7 |             15 |         2.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                    |                8 |             15 |         1.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/sel                                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_STR_RXD_ARESETN_0                                                                                                                                                                                           |                4 |             15 |         3.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0                                                                               |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                               |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                                     |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/rx_enable_int_reg[0]                                                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                 |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/tx/E[0]                                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                            | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_1[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                          |                8 |             16 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/UDP_length[15]_i_2_n_0                                                                                                                                                                                                                                | mb_preset_i/state_0/inst/UDP_length[15]_i_1_n_0                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/TCP_ack[15]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/TCP_ack[15]_i_1_n_0                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/TCP_ack[31]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/TCP_ack[31]_i_1_n_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/TCP_seq[31]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/TCP_seq[31]_i_1_n_0                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/TCP_seq[15]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/TCP_seq[15]_i_1_n_0                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/desport[15]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/desport[15]_i_1_n_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/UDP_checksum[15]_i_2_n_0                                                                                                                                                                                                                              | mb_preset_i/state_0/inst/UDP_checksum[15]_i_1_n_0                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/desip[15]_i_2_n_0                                                                                                                                                                                                                                     | mb_preset_i/state_0/inst/desip[15]_i_1_n_0                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/flags[15]_i_2_n_0                                                                                                                                                                                                                                     | mb_preset_i/state_0/inst/flags[15]_i_1_n_0                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/headerchecksum[15]_i_2_n_0                                                                                                                                                                                                                            | mb_preset_i/state_0/inst/headerchecksum[15]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/headerchecksum[15]_i_2_n_0                                                                                                                                                                                                                            | mb_preset_i/state_0/inst/sourceip[31]_i_1_n_0                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/pointer[15]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/pointer[15]_i_1_n_0                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/sourceport[15]_i_2_n_0                                                                                                                                                                                                                                | mb_preset_i/state_0/inst/sourceport[15]_i_1_n_0                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/sourceip[15]_i_2_n_0                                                                                                                                                                                                                                  | mb_preset_i/state_0/inst/desip[31]_i_1_n_0                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/sourceip[15]_i_2_n_0                                                                                                                                                                                                                                  | mb_preset_i/state_0/inst/sourceip[15]_i_1_n_0                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                       | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                       | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               12 |             16 |         1.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                                    |                                                                                                                                                                                                                                                                           |               15 |             16 |         1.07 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[0].Addr_SRLC16E_I/which_pc[0]                                    |                                                                                                                                                                                                                                                                           |               15 |             16 |         1.07 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                         |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                6 |             16 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                              |                8 |             16 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                          | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                      |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                      |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[5]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[13]                                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_compare_wr_reg_n_0_[1]                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_field_wr_reg_n_0_[3]                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_field_wr_reg_n_0_[1]                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_compare_wr_reg_n_0_[0]                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_compare_wr_reg_n_0_[2]                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_field_wr_reg_n_0_[2]                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_field_wr_reg_n_0_[0]                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_compare_wr_reg_n_0_[3]                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                                                                          | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/mdio_enabled.phy/E[0]                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |             16 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                               |                2 |             16 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                              | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                           | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                4 |             16 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                       |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                  | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |                9 |             17 |         1.89 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                   | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                             |                5 |             17 |         3.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                 |                7 |             17 |         2.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                                           |                6 |             17 |         2.83 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/E[0]                                                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |                9 |             18 |         2.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                      |                5 |             18 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                            |                6 |             18 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_6[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                      |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                4 |             19 |         4.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                4 |             19 |         4.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                8 |             20 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_12                                                                                                                                                                                                          |               12 |             20 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[8].MUXCY_I/Using_FPGA.Native_1                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                5 |             20 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_0                                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                      |                5 |             20 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                             | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_5                                                                                                                      |                8 |             20 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst2_in                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst1_in                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                          |                5 |             20 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst0_in                                                                                                                                                                                                     |                4 |             20 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             21 |         2.62 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                           |                8 |             21 |         2.62 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                                      |                6 |             21 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                    | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                5 |             21 |         4.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                              |                                                                                                                                                                                                                                                                           |                3 |             21 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             22 |         2.75 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out      |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             22 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                3 |             22 |         7.33 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                7 |             22 |         3.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             22 |         3.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                           |               16 |             22 |         1.38 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                            |               11 |             23 |         2.09 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           |                                                                                                                                                                                                                                                                                | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                           |                6 |             24 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                                        |                6 |             24 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                    | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |               14 |             24 |         1.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                      | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                            |                5 |             24 |         4.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                8 |             24 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                  | mb_preset_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                9 |             24 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                 | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                            |                5 |             24 |         4.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               10 |             25 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                           |                9 |             25 |         2.78 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               10 |             25 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             25 |         2.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             25 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                |               13 |             25 |         1.92 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                         | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                8 |             25 |         3.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                7 |             25 |         3.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                  | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             25 |         3.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                 |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                              | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                6 |             26 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                     | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                  | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                                |                5 |             26 |         5.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg_0[0]                                                                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             26 |         2.89 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                        |               13 |             26 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                         |                                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                         |                                                                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_11                                                                                                                                                                                                          |               10 |             26 |         2.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_2[0]                                                                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[1]                                                                                                                                                                                             |               12 |             27 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                  | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_6                                                                                                                                                                                                           |               12 |             27 |         2.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                9 |             27 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                9 |             27 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                            |                7 |             27 |         3.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                6 |             27 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                9 |             27 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                    |                5 |             28 |         5.60 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                   | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                     |                5 |             28 |         5.60 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                |                8 |             28 |         3.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                          |               10 |             28 |         2.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             28 |         5.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                            |               11 |             28 |         2.55 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | mb_preset_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__60_1[0]                                                                                                                              | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                 | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                          |                5 |             30 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                                   | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                               |                7 |             30 |         4.29 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |                7 |             30 |         4.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                                        |                                                                                                                                                                                                                                                                           |               11 |             30 |         2.73 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |               13 |             30 |         2.31 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |               17 |             30 |         1.76 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |               18 |             30 |         1.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                   | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |               13 |             31 |         2.38 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_3[0]                                                                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_4                                                                                                                                                                                                           |                5 |             31 |         6.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                    |                9 |             31 |         3.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |               12 |             31 |         2.58 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             31 |         3.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                  | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                     |                9 |             31 |         3.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                               | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                   |                9 |             31 |         3.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                           | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                     | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |         6.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/reg_out[31]_i_1_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/reg_out[31]_i_3_n_0                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/window[15]_i_2_n_0                                                                                                                                                                                                                                    | mb_preset_i/state_0/inst/window[15]_i_1_n_0                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[8]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[3]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[4]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                       | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                        |                                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[7]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/tlength[15]_i_2_n_0                                                                                                                                                                                                                                   | mb_preset_i/state_0/inst/tlength[15]_i_1_n_0                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[6]                                                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/offset[15]_i_2_n_0                                                                                                                                                                                                                                    | mb_preset_i/state_0/inst/offset[15]_i_1_n_0                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/state_0/inst/data[31]_i_2_n_0                                                                                                                                                                                                                                      | mb_preset_i/state_0/inst/data[31]_i_1_n_0                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                               |                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                            |                                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                 | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                           |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                           | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                    |               10 |             32 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                 |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                                                                                               |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                                        |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                |               11 |             32 |         2.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                     | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                          |                5 |             32 |         6.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                  |               20 |             32 |         1.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                               | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                   |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                                                                                                           | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                                                                               |               11 |             32 |         2.91 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                        |                                                                                                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                            |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5[31]_i_1_n_0                                                                                                                                                                        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                             | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                     |               12 |             32 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | mb_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                         | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |                5 |             32 |         6.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                        |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                      | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/intc_control.intc/SR[0]                                                                                                                                                               |               10 |             32 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                    | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                   |               16 |             32 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                9 |             32 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                          |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                        | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               14 |             32 |         2.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                      | mb_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               11 |             32 |         2.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               12 |             33 |         2.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                       | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               15 |             33 |         2.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                7 |             33 |         4.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                                |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                            |               19 |             33 |         1.74 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |               13 |             33 |         2.54 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             33 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               10 |             33 |         3.30 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                       | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                               |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             33 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                         |                7 |             33 |         4.71 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out2                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                8 |             33 |         4.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             33 |         3.00 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren1_out                                                              |                                                                                                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                           | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                         |                9 |             34 |         3.78 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                      | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |               12 |             34 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |               10 |             34 |         3.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                      | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |               14 |             34 |         2.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                  | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               17 |             34 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1[0]                                                                |                                                                                                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                      | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                  |               11 |             34 |         3.09 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               12 |             35 |         2.92 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                       | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[1]                                                                                                                                                                               |                8 |             35 |         4.38 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             35 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                6 |             36 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                             | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |             36 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_5                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               18 |             36 |         2.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_6                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_2                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_3                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_4                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_7                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_8                                                                                                                                      | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_1                                                                                                                                                                                  |                6 |             36 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                               |               12 |             36 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             36 |         5.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               13 |             36 |         2.77 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |                9 |             36 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |               13 |             36 |         2.77 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             36 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |               11 |             36 |         3.27 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                         | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |                8 |             37 |         4.62 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             37 |         4.11 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             37 |         3.70 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |               14 |             37 |         2.64 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |               14 |             37 |         2.64 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                     | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                  |               13 |             37 |         2.85 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             37 |         6.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                          | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                             |               12 |             37 |         3.08 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                    | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                              |                                                                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               17 |             37 |         2.18 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |               21 |             38 |         1.81 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |               16 |             38 |         2.38 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             38 |         4.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                6 |             38 |         6.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             38 |         4.22 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             38 |         5.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                6 |             38 |         6.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             38 |         3.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             38 |         4.22 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                  |                7 |             38 |         5.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                             |               16 |             39 |         2.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                            |               13 |             40 |         3.08 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             40 |         4.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |               12 |             41 |         3.42 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             41 |         4.10 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               13 |             41 |         3.15 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                      | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                        |                6 |             42 |         7.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                                        |                7 |             42 |         6.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |               14 |             42 |         3.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             42 |         4.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                                 |                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                           |               14 |             44 |         3.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               10 |             45 |         4.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             45 |         4.09 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             45 |         4.09 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               12 |             46 |         3.83 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                      |               15 |             46 |         3.07 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |               26 |             46 |         1.77 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_1                                                                                                                                                                                                           |               18 |             47 |         2.61 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                           |               15 |             48 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                                             | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |               11 |             48 |         4.36 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                           |               20 |             48 |         2.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                           |               28 |             49 |         1.75 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_9                                                                                                                                                                                                           |               23 |             49 |         2.13 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                           |               27 |             49 |         1.81 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             49 |         4.90 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             49 |         4.90 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               12 |             49 |         4.08 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                   |               22 |             49 |         2.23 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                8 |             49 |         6.12 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             49 |         4.45 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               10 |             49 |         4.90 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           | mb_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               17 |             50 |         2.94 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |               11 |             50 |         4.55 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_2                                                                                                                                                                                                           |               20 |             50 |         2.50 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_10                                                                                                                                                                                                          |               23 |             50 |         2.17 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                       |               13 |             51 |         3.92 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_5                                                                                                                                                                                                           |               29 |             52 |         1.79 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             57 |         4.07 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_8                                                                                                                                                                                                           |               25 |             59 |         2.36 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                            |               26 |             63 |         2.42 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                              |                                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                               |                                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                           |               11 |             64 |         5.82 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                 |                                                                                                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                           | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                       |               12 |             64 |         5.33 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                       |                                                                                                                                                                                                                                                                           |               13 |             64 |         4.92 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               12 |             65 |         5.42 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                               | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |               13 |             65 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               12 |             65 |         5.42 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                   | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                            |               41 |             65 |         1.59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                               |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               26 |             67 |         2.58 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_7                                                                                                                                                                                                           |               30 |             67 |         2.23 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |               16 |             68 |         4.25 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                |               26 |             69 |         2.65 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             71 |         5.07 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               15 |             71 |         4.73 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               14 |             71 |         5.07 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |               30 |             72 |         2.40 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                        |                                                                                                                                                                                                                                                                           |               21 |             72 |         3.43 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               25 |             74 |         2.96 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |               29 |             74 |         2.55 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                               |               17 |             75 |         4.41 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/E[0]                            | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                               |               15 |             75 |         5.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                              |               29 |             76 |         2.62 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                      |                                                                                                                                                                                                                                                                           |               12 |             79 |         6.58 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               10 |             80 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN                                                                                                                                                                                                             |               44 |             82 |         1.86 |
|  mb_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                           |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               30 |             86 |         2.87 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                            |               22 |             86 |         3.91 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                             | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                |               17 |             87 |         5.12 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                               | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                |               21 |             87 |         4.14 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               11 |             88 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                           |               32 |             89 |         2.78 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                                                           |               12 |             92 |         7.67 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               17 |             95 |         5.59 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               40 |             96 |         2.40 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out3                                                      |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               27 |             96 |         3.56 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               12 |             96 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                                                           |               13 |            100 |         7.69 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               25 |            101 |         4.04 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                              | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               19 |            101 |         5.32 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | mb_preset_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               26 |            103 |         3.96 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               26 |            103 |         3.96 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               27 |            103 |         3.81 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                           | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset_repN_3                                                                                                                                                                                                           |               32 |            107 |         3.34 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               15 |            120 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                     | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |               45 |            124 |         2.76 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                  |                                                                                                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               32 |            128 |         4.00 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/tx_reset_out                                                                                                                                                                          |               51 |            146 |         2.86 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |               41 |            151 |         3.68 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/int_mgmt_host_reset                                                                                                                                                                   |               50 |            176 |         3.52 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                 |               46 |            287 |         6.24 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                | mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_b764_mac_0_core/rx_reset_out                                                                                                                                                                          |               90 |            392 |         4.36 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |              188 |            512 |         2.72 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                             |                                                                                                                                                                                                                                                                           |              129 |            512 |         3.97 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |              110 |            513 |         4.66 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |              115 |            513 |         4.46 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                             | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               94 |            537 |         5.71 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                             | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               95 |            537 |         5.65 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                             | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               96 |            539 |         5.61 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                             | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               93 |            539 |         5.80 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               94 |            543 |         5.78 |
|  mb_preset_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out        |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |              146 |            570 |         3.90 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |              118 |            576 |         4.88 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |              115 |            576 |         5.01 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                           |                                                                                                                                                                                                                                                                           |              155 |            576 |         3.72 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                           |              187 |            576 |         3.08 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |              102 |            596 |         5.84 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |              103 |            596 |         5.79 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |              103 |            596 |         5.79 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                               | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |              106 |            597 |         5.63 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                         |                                                                                                                                                                                                                                                                           |               86 |            688 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               89 |            712 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     | mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               96 |            768 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               97 |            776 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               97 |            776 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               97 |            776 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        | mb_preset_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                           |               99 |            792 |         8.00 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0     |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |              955 |           3419 |         3.58 |
|  mb_preset_i/mig_7series_0/u_mb_preset_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0        |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |             1184 |           3483 |         2.94 |
|  mb_preset_i/axi_ethernet_0_refclk/inst/clk_out1                                                      |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |             1452 |           7151 |         4.92 |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


