// Seed: 2799753489
module module_0;
  reg id_2;
  assign id_1 = -1;
  id_3(
      .id_0(-1)
  );
  initial begin : LABEL_0
    id_2 = 1'b0;
    begin : LABEL_0
      id_2 = 1;
    end
    id_2 <= id_1;
  end
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    assign id_5 = -1;
  endgenerate
  supply1 id_7 = id_5;
  assign id_3 = id_4;
  module_0 modCall_1 ();
endmodule
