git clone --depth 1 --no-tags https://github.com/have-no-name-0/hitsz-2021-diglogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440791792
git clone --depth 1 --no-tags https://github.com/HALIP192/labs-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440472718
git clone --depth 1 --no-tags https://github.com/cpantel/CESE-MAySC-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437944514
git clone --depth 1 --no-tags https://github.com/kelu124/short_papers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439966019
git clone --depth 1 --no-tags https://github.com/eddiedingle97/FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440628465
git clone --depth 1 --no-tags https://github.com/cyp0633/ModelComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443235538
git clone --depth 1 --no-tags https://github.com/muskbuster/verilog-beginner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436115306
git clone --depth 1 --no-tags https://github.com/SuryaXOX/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434579880
git clone --depth 1 --no-tags https://github.com/arunjeevaraj/onfi_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434506068
git clone --depth 1 --no-tags https://github.com/Deys2000/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435590140
git clone --depth 1 --no-tags https://github.com/kayak4665664/NCUT_MiniSys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435885222
git clone --depth 1 --no-tags https://github.com/Baki-0/4bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439222804
git clone --depth 1 --no-tags https://github.com/HieuNT91/FPGA_DynaQ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438145944
git clone --depth 1 --no-tags https://github.com/danielpoochai/RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438869607
git clone --depth 1 --no-tags https://github.com/brsf11/ACArithmeticUnits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437273939
git clone --depth 1 --no-tags https://github.com/He-Sui/CS207-2021Fall-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438907346
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_ppm_coder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438969452
git clone --depth 1 --no-tags https://github.com/JunnanLi/picoSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434466197
git clone --depth 1 --no-tags https://github.com/alerner-6502/MobileNet_on_DE1SOC_with_VGA_support.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433725554
git clone --depth 1 --no-tags https://github.com/Akhil-Barad-04/Verilog_sequential_Circuit_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443353898
git clone --depth 1 --no-tags https://github.com/lhrodovalho/sky130sbcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443379571
git clone --depth 1 --no-tags https://github.com/Ranking666/IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441103242
git clone --depth 1 --no-tags https://github.com/rebsfalcao15/Very-Large-Scale-Integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437451386
git clone --depth 1 --no-tags https://github.com/Steveletsgo/quartus-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438316462
git clone --depth 1 --no-tags https://github.com/xuruifan/hls_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438106929
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436789389
git clone --depth 1 --no-tags https://github.com/yuxiao-ww/FPGA-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434867083
git clone --depth 1 --no-tags https://github.com/lipervol/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436182510
git clone --depth 1 --no-tags https://github.com/hhj1107/junga_soc_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441632546
git clone --depth 1 --no-tags https://github.com/aryan57/coa-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433481571
git clone --depth 1 --no-tags https://github.com/GVictorsd/simpleComputerWeb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434322998
git clone --depth 1 --no-tags https://github.com/dautal/Whack-a-Mole-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435648767
git clone --depth 1 --no-tags https://github.com/aniketb005/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443191666
git clone --depth 1 --no-tags https://github.com/bit0fun/spraid_mpw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442601891
git clone --depth 1 --no-tags https://github.com/JeffreyWong20/Avalon-Memory-Mapped_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439597284
git clone --depth 1 --no-tags https://github.com/TheRainstorm/FPGA-lightcube8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440170309
git clone --depth 1 --no-tags https://github.com/JhoanLeon/RoadFighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439915700
git clone --depth 1 --no-tags https://github.com/rtl-modeler/HDL_CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435144173
git clone --depth 1 --no-tags https://github.com/Nxiso/USTB_digital_logic_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440583793
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/MNIST_picoRV32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434725193
git clone --depth 1 --no-tags https://github.com/drewhb/MIPS_single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434280059
git clone --depth 1 --no-tags https://github.com/siyuanluo/Computer-Organization-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442227467
git clone --depth 1 --no-tags https://github.com/NafisulKhondaker1025/EightCoreProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435742859
git clone --depth 1 --no-tags https://github.com/Darren221/NTU-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438779947
git clone --depth 1 --no-tags https://github.com/lightyLi/EDA-301FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433122322
git clone --depth 1 --no-tags https://github.com/JunnanLi/tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434644200
git clone --depth 1 --no-tags https://github.com/caneerguul/fbu-cpu-rtl-tasar-m-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442844122
git clone --depth 1 --no-tags https://github.com/rishabh-panda/VLSI-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441224290
git clone --depth 1 --no-tags https://github.com/hodiepanh/Viterbi_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434578077
git clone --depth 1 --no-tags https://github.com/L-Kh-Hovhannisyan/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443340424
git clone --depth 1 --no-tags https://github.com/domikal792/amsuc_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439295954
git clone --depth 1 --no-tags https://github.com/kycnb666/softwarerelease.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434879177
git clone --depth 1 --no-tags https://github.com/DylanR594/Multifunctional-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437094087
git clone --depth 1 --no-tags https://github.com/apurbaanik/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443094969
git clone --depth 1 --no-tags https://github.com/Jazzel/HU-DLD-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439355141
git clone --depth 1 --no-tags https://github.com/YAMY1234/carset-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435727192
git clone --depth 1 --no-tags https://github.com/AidanJohnston/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436037353
git clone --depth 1 --no-tags https://github.com/nikohill/NEU-SampleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433026411
git clone --depth 1 --no-tags https://github.com/markovav-official/Game2048_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433943153
git clone --depth 1 --no-tags https://github.com/MingXii/Ready-Valid-Handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437459405
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441756635
git clone --depth 1 --no-tags https://github.com/nomanker/CPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434821595
git clone --depth 1 --no-tags https://github.com/Memorywzd/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436133895
git clone --depth 1 --no-tags https://github.com/ChamRun/LogicCircuitsFP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442780694
git clone --depth 1 --no-tags https://github.com/AbdulBari8455/Voting_Machine_to_count_votes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442195419
git clone --depth 1 --no-tags https://github.com/apurbaanik/4b-adder-using-a-simple-half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443111401
git clone --depth 1 --no-tags https://github.com/apurbaanik/Demultiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443094050
git clone --depth 1 --no-tags https://github.com/raghibsibtain98/VLSI-Project-Alarm-Clock-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435563540
git clone --depth 1 --no-tags https://github.com/FlexEasy/advanced-encryption-standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438690794
git clone --depth 1 --no-tags https://github.com/JD-14/RISC_SPM_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439188101
git clone --depth 1 --no-tags https://github.com/olivamadrigal/Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435012493
git clone --depth 1 --no-tags https://github.com/JordanUFlores/Sistema_Mem_Ulloa_Jordan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433668468
git clone --depth 1 --no-tags https://github.com/cosmolabs-ru/RZ-EasyFPGA-A2.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433474915
git clone --depth 1 --no-tags https://github.com/tallenintegsys/mii2mii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433871205
git clone --depth 1 --no-tags https://github.com/yuxiao-ww/MIPSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434866916
git clone --depth 1 --no-tags https://github.com/canacar7/VERILOG_COMPUTER_ARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434877849
git clone --depth 1 --no-tags https://github.com/serenitygoyh/APS_LAB_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434892620
git clone --depth 1 --no-tags https://github.com/tuancoiz4/I2C-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438834008
git clone --depth 1 --no-tags https://github.com/dong-xt/study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438957963
git clone --depth 1 --no-tags https://github.com/idpp1237/verilog_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439074232
git clone --depth 1 --no-tags https://github.com/Bynaryman/wrapped_asic_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443049795
git clone --depth 1 --no-tags https://github.com/MahmoudAbdelmawgoed/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441330923
git clone --depth 1 --no-tags https://github.com/neko-cc/hdlbits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441582189
git clone --depth 1 --no-tags https://github.com/chuyihuo/RCEFK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441405282
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443439506
git clone --depth 1 --no-tags https://github.com/BlazKor/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443373586
git clone --depth 1 --no-tags https://github.com/ASuresh21/Floating-point-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433111929
git clone --depth 1 --no-tags https://github.com/Zaduk/Pixel-Drawing-via-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440791216
git clone --depth 1 --no-tags https://github.com/wokwi/wrapped_silife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440263190
git clone --depth 1 --no-tags https://github.com/JoGoh/FPGA_2CARS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438610167
git clone --depth 1 --no-tags https://github.com/justincavalli/Up-Down-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434724163
git clone --depth 1 --no-tags https://github.com/qweasd676/Verliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436527299
git clone --depth 1 --no-tags https://github.com/yuzeng2333/ILA_Piccolo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437999423
git clone --depth 1 --no-tags https://github.com/Tony-Tseng/IC_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438333393
git clone --depth 1 --no-tags https://github.com/WageeNanta/MorseDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437506839
git clone --depth 1 --no-tags https://github.com/nyuriumuri/Automatic-Clock-Gating.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437509181
git clone --depth 1 --no-tags https://github.com/RolandoAraujo/Sistema_Mem_Araujo_Rolando.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435318191
git clone --depth 1 --no-tags https://github.com/jimchan932/MIPS_SingleCycleCPU_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436123010
