Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jan  5 13:54:48 2020
| Host         : fpgadev running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.628        0.000                      0                25597        0.107        0.000                      0                25597        3.000        0.000                       0                 13579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                  ------------       ----------      --------------
clk_fpga_0                                             {0.000 5.000}      10.000          100.000         
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_prop_clock_divider                          {0.000 9.766}      19.531          51.200          
  clkfbout_prop_clock_divider                          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_prop_clock_divider                                5.136        0.000                      0                13573        0.107        0.000                      0                13573        9.266        0.000                       0                 13575  
  clkfbout_prop_clock_divider                                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_prop_clock_divider  clk_out1_prop_clock_divider        4.628        0.000                      0                12024        0.791        0.000                      0                12024  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
  To Clock:  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        5.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41232/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.966ns (22.468%)  route 3.333ns (77.532%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 11.306 - 9.766 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.874     1.874    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.419     2.293 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.771     3.064    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.299     3.363 f  fpgaagc/trayb/b08alarm/i__i_1__20/O
                         net (fo=6, routed)           0.438     3.801    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y13        LUT3 (Prop_lut3_I1_O)        0.124     3.925 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.124     6.049    fpgaagc/traya/a13/NOR41232/STRT2
    SLICE_X56Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.173 r  fpgaagc/traya/a13/NOR41232/next_val_i_1__2437/O
                         net (fo=1, routed)           0.000     6.173    fpgaagc/traya/a13/NOR41232/next_val_i_1__2437_n_0
    SLICE_X56Y29         FDPE                                         r  fpgaagc/traya/a13/NOR41232/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.540    11.306    fpgaagc/traya/a13/NOR41232/clk_out1
    SLICE_X56Y29         FDPE                                         r  fpgaagc/traya/a13/NOR41232/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.421    
                         clock uncertainty           -0.144    11.277    
    SLICE_X56Y29         FDPE (Setup_fdpe_C_D)        0.032    11.309    fpgaagc/traya/a13/NOR41232/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a15/NOR52462/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.966ns (22.970%)  route 3.239ns (77.030%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.238 - 9.766 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.874     1.874    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.419     2.293 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.771     3.064    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.299     3.363 f  fpgaagc/trayb/b08alarm/i__i_1__20/O
                         net (fo=6, routed)           0.438     3.801    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y13        LUT3 (Prop_lut3_I1_O)        0.124     3.925 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.030     5.955    fpgaagc/traya/a15/NOR52462/STRT2
    SLICE_X52Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.079 r  fpgaagc/traya/a15/NOR52462/next_val_i_1__1636/O
                         net (fo=1, routed)           0.000     6.079    fpgaagc/traya/a15/NOR52462/next_val_i_1__1636_n_0
    SLICE_X52Y16         FDCE                                         r  fpgaagc/traya/a15/NOR52462/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.472    11.238    fpgaagc/traya/a15/NOR52462/clk_out1
    SLICE_X52Y16         FDCE                                         r  fpgaagc/traya/a15/NOR52462/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.353    
                         clock uncertainty           -0.144    11.209    
    SLICE_X52Y16         FDCE (Setup_fdce_C_D)        0.032    11.241    fpgaagc/traya/a15/NOR52462/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR40250/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.966ns (23.048%)  route 3.225ns (76.952%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.321 - 9.766 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.874     1.874    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.419     2.293 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.771     3.064    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.299     3.363 f  fpgaagc/trayb/b08alarm/i__i_1__20/O
                         net (fo=6, routed)           0.438     3.801    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y13        LUT3 (Prop_lut3_I1_O)        0.124     3.925 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           2.016     5.941    fpgaagc/traya/a02/NOR40250/STRT2
    SLICE_X70Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.065 r  fpgaagc/traya/a02/NOR40250/next_val_i_1__2519/O
                         net (fo=1, routed)           0.000     6.065    fpgaagc/traya/a02/NOR40250/next_val0
    SLICE_X70Y44         FDCE                                         r  fpgaagc/traya/a02/NOR40250/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.555    11.321    fpgaagc/traya/a02/NOR40250/clk_out1
    SLICE_X70Y44         FDCE                                         r  fpgaagc/traya/a02/NOR40250/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.436    
                         clock uncertainty           -0.144    11.292    
    SLICE_X70Y44         FDCE (Setup_fdce_C_D)        0.034    11.326    fpgaagc/traya/a02/NOR40250/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.326    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a17/NOR44449/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.715ns (17.718%)  route 3.320ns (82.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.305 - 9.766 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.788     1.788    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X105Y53        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDPE (Prop_fdpe_C_Q)         0.419     2.207 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.320     5.527    fpgaagc/traya/a17/NOR44449/GOJAM
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.296     5.823 r  fpgaagc/traya/a17/NOR44449/next_val_i_1__2304/O
                         net (fo=1, routed)           0.000     5.823    fpgaagc/traya/a17/NOR44449/next_val0
    SLICE_X56Y21         FDCE                                         r  fpgaagc/traya/a17/NOR44449/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.539    11.305    fpgaagc/traya/a17/NOR44449/clk_out1
    SLICE_X56Y21         FDCE                                         r  fpgaagc/traya/a17/NOR44449/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.305    
                         clock uncertainty           -0.144    11.161    
    SLICE_X56Y21         FDCE (Setup_fdce_C_D)        0.032    11.193    fpgaagc/traya/a17/NOR44449/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.193    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37240/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.966ns (24.578%)  route 2.964ns (75.422%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.377 - 9.766 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.874     1.874    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.419     2.293 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.771     3.064    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.299     3.363 f  fpgaagc/trayb/b08alarm/i__i_1__20/O
                         net (fo=6, routed)           0.438     3.801    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y13        LUT3 (Prop_lut3_I1_O)        0.124     3.925 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           1.755     5.680    fpgaagc/traya/a02/NOR37240/STRT2
    SLICE_X104Y53        LUT3 (Prop_lut3_I2_O)        0.124     5.804 r  fpgaagc/traya/a02/NOR37240/next_val_i_1__3058/O
                         net (fo=1, routed)           0.000     5.804    fpgaagc/traya/a02/NOR37240/next_val_i_1__3058_n_0
    SLICE_X104Y53        FDCE                                         r  fpgaagc/traya/a02/NOR37240/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.612    11.377    fpgaagc/traya/a02/NOR37240/clk_out1
    SLICE_X104Y53        FDCE                                         r  fpgaagc/traya/a02/NOR37240/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.377    
                         clock uncertainty           -0.144    11.234    
    SLICE_X104Y53        FDCE (Setup_fdce_C_D)        0.082    11.316    fpgaagc/traya/a02/NOR37240/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43153/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.715ns (18.494%)  route 3.151ns (81.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.228 - 9.766 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.788     1.788    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X105Y53        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDPE (Prop_fdpe_C_Q)         0.419     2.207 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          3.151     5.358    fpgaagc/traya/a16/NOR43153/GOJAM
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.296     5.654 r  fpgaagc/traya/a16/NOR43153//i_/O
                         net (fo=1, routed)           0.000     5.654    fpgaagc/traya/a16/NOR43153/next_val0
    SLICE_X50Y24         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.462    11.228    fpgaagc/traya/a16/NOR43153/clk_out1
    SLICE_X50Y24         FDCE                                         r  fpgaagc/traya/a16/NOR43153/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.228    
                         clock uncertainty           -0.144    11.084    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)        0.084    11.168    fpgaagc/traya/a16/NOR43153/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a02/NOR37228/next_val_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.966ns (24.781%)  route 2.932ns (75.219%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.378 - 9.766 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.874     1.874    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.419     2.293 r  fpgaagc/trayb/b08alarm/delay_counter_reg[1]/Q
                         net (fo=6, routed)           0.771     3.064    fpgaagc/trayb/b08alarm/delay_counter[1]
    SLICE_X112Y14        LUT6 (Prop_lut6_I3_O)        0.299     3.363 f  fpgaagc/trayb/b08alarm/i__i_1__20/O
                         net (fo=6, routed)           0.438     3.801    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_0
    SLICE_X112Y13        LUT3 (Prop_lut3_I1_O)        0.124     3.925 f  fpgaagc/trayb/b08alarm/STRT2_OBUF_inst_i_1/O
                         net (fo=7, routed)           1.723     5.648    fpgaagc/traya/a02/NOR37228/STRT2
    SLICE_X104Y52        LUT5 (Prop_lut5_I3_O)        0.124     5.772 r  fpgaagc/traya/a02/NOR37228/next_val_i_1__2503/O
                         net (fo=1, routed)           0.000     5.772    fpgaagc/traya/a02/NOR37228/next_val_i_1__2503_n_0
    SLICE_X104Y52        FDPE                                         r  fpgaagc/traya/a02/NOR37228/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.613    11.378    fpgaagc/traya/a02/NOR37228/clk_out1
    SLICE_X104Y52        FDPE                                         r  fpgaagc/traya/a02/NOR37228/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.378    
                         clock uncertainty           -0.144    11.235    
    SLICE_X104Y52        FDPE (Setup_fdpe_C_D)        0.082    11.317    fpgaagc/traya/a02/NOR37228/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43210/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.715ns (19.635%)  route 2.926ns (80.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.228 - 9.766 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.788     1.788    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X105Y53        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDPE (Prop_fdpe_C_Q)         0.419     2.207 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          2.926     5.133    fpgaagc/traya/a16/NOR43210/GOJAM
    SLICE_X53Y25         LUT4 (Prop_lut4_I3_O)        0.296     5.429 r  fpgaagc/traya/a16/NOR43210//i_/O
                         net (fo=1, routed)           0.000     5.429    fpgaagc/traya/a16/NOR43210/next_val0
    SLICE_X53Y25         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.462    11.228    fpgaagc/traya/a16/NOR43210/clk_out1
    SLICE_X53Y25         FDCE                                         r  fpgaagc/traya/a16/NOR43210/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.228    
                         clock uncertainty           -0.144    11.084    
    SLICE_X53Y25         FDCE (Setup_fdce_C_D)        0.034    11.118    fpgaagc/traya/a16/NOR43210/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a19/NOR46214/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.715ns (19.608%)  route 2.931ns (80.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.240 - 9.766 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.788     1.788    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X105Y53        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDPE (Prop_fdpe_C_Q)         0.419     2.207 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          2.931     5.138    fpgaagc/traya/a19/NOR46214/GOJAM
    SLICE_X52Y35         LUT5 (Prop_lut5_I2_O)        0.296     5.434 r  fpgaagc/traya/a19/NOR46214//i_/O
                         net (fo=1, routed)           0.000     5.434    fpgaagc/traya/a19/NOR46214/next_val0
    SLICE_X52Y35         FDCE                                         r  fpgaagc/traya/a19/NOR46214/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.474    11.240    fpgaagc/traya/a19/NOR46214/clk_out1
    SLICE_X52Y35         FDCE                                         r  fpgaagc/traya/a19/NOR46214/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.240    
                         clock uncertainty           -0.144    11.096    
    SLICE_X52Y35         FDCE (Setup_fdce_C_D)        0.032    11.128    fpgaagc/traya/a19/NOR46214/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a02/NOR37245/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a22/NOR47219/next_val_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.715ns (19.503%)  route 2.951ns (80.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.308 - 9.766 ) 
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.788     1.788    fpgaagc/traya/a02/NOR37245/clk_out1
    SLICE_X105Y53        FDPE                                         r  fpgaagc/traya/a02/NOR37245/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDPE (Prop_fdpe_C_Q)         0.419     2.207 f  fpgaagc/traya/a02/NOR37245/y_reg/Q
                         net (fo=68, routed)          2.951     5.158    fpgaagc/traya/a22/NOR47219/GOJAM
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.296     5.454 r  fpgaagc/traya/a22/NOR47219//i_/O
                         net (fo=1, routed)           0.000     5.454    fpgaagc/traya/a22/NOR47219/next_val0
    SLICE_X63Y29         FDCE                                         r  fpgaagc/traya/a22/NOR47219/next_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.542    11.308    fpgaagc/traya/a22/NOR47219/clk_out1
    SLICE_X63Y29         FDCE                                         r  fpgaagc/traya/a22/NOR47219/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    11.308    
                         clock uncertainty           -0.144    11.164    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.035    11.199    fpgaagc/traya/a22/NOR47219/next_val_reg
  -------------------------------------------------------------------
                         required time                         11.199    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a23/NOR48144/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a23/NOR48144/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.451%)  route 0.266ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.586     0.586    fpgaagc/traya/a23/NOR48144/clk_out1
    SLICE_X81Y50         FDPE                                         r  fpgaagc/traya/a23/NOR48144/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y50         FDPE (Prop_fdpe_C_Q)         0.128     0.714 r  fpgaagc/traya/a23/NOR48144/y_reg/Q
                         net (fo=4, routed)           0.266     0.980    fpgaagc/traya/a23/NOR48144/NOR48144_out
    SLICE_X81Y47         FDPE                                         r  fpgaagc/traya/a23/NOR48144/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.856     0.856    fpgaagc/traya/a23/NOR48144/clk_out1
    SLICE_X81Y47         FDPE                                         r  fpgaagc/traya/a23/NOR48144/prev_val_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X81Y47         FDPE (Hold_fdpe_C_D)         0.017     0.873    fpgaagc/traya/a23/NOR48144/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b08alarm/delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.636     0.636    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X113Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y14        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  fpgaagc/trayb/b08alarm/delay_counter_reg[5]/Q
                         net (fo=4, routed)           0.089     0.866    fpgaagc/trayb/delay_counter[5]
    SLICE_X112Y14        LUT5 (Prop_lut5_I1_O)        0.045     0.911 r  fpgaagc/trayb/i___1/O
                         net (fo=1, routed)           0.000     0.911    fpgaagc/trayb/b08alarm/delay_counter_reg[4]_1
    SLICE_X112Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.906     0.906    fpgaagc/trayb/b08alarm/clk_out1
    SLICE_X112Y14        FDRE                                         r  fpgaagc/trayb/b08alarm/delay_counter_reg[4]/C
                         clock pessimism             -0.257     0.649    
    SLICE_X112Y14        FDRE (Hold_fdre_C_D)         0.120     0.769    fpgaagc/trayb/b08alarm/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR45404/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a18/NOR45404/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.027%)  route 0.263ns (63.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.557     0.557    fpgaagc/traya/a18/NOR45404/clk_out1
    SLICE_X50Y49         FDCE                                         r  fpgaagc/traya/a18/NOR45404/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.148     0.705 r  fpgaagc/traya/a18/NOR45404/y_reg/Q
                         net (fo=4, routed)           0.263     0.967    fpgaagc/traya/a18/NOR45404/ADVCNT
    SLICE_X51Y50         FDCE                                         r  fpgaagc/traya/a18/NOR45404/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.823     0.823    fpgaagc/traya/a18/NOR45404/clk_out1
    SLICE_X51Y50         FDCE                                         r  fpgaagc/traya/a18/NOR45404/prev_val_reg/C
                         clock pessimism              0.000     0.823    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)        -0.006     0.817    fpgaagc/traya/a18/NOR45404/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a13/NOR41143/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a13/NOR41143/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.059%)  route 0.130ns (47.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.586     0.586    fpgaagc/traya/a13/NOR41143/clk_out1
    SLICE_X80Y50         FDCE                                         r  fpgaagc/traya/a13/NOR41143/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  fpgaagc/traya/a13/NOR41143/y_reg/Q
                         net (fo=3, routed)           0.130     0.857    fpgaagc/traya/a13/NOR41143/NOR41143_out
    SLICE_X83Y51         FDCE                                         r  fpgaagc/traya/a13/NOR41143/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.855     0.855    fpgaagc/traya/a13/NOR41143/clk_out1
    SLICE_X83Y51         FDCE                                         r  fpgaagc/traya/a13/NOR41143/prev_val_reg/C
                         clock pessimism             -0.234     0.621    
    SLICE_X83Y51         FDCE (Hold_fdce_C_D)         0.070     0.691    fpgaagc/traya/a13/NOR41143/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a08/NOR51205/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a08/NOR51205/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.690%)  route 0.122ns (46.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.600     0.600    fpgaagc/traya/a08/NOR51205/clk_out1
    SLICE_X101Y26        FDCE                                         r  fpgaagc/traya/a08/NOR51205/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDCE (Prop_fdce_C_Q)         0.141     0.741 r  fpgaagc/traya/a08/NOR51205/y_reg/Q
                         net (fo=3, routed)           0.122     0.862    fpgaagc/traya/a08/NOR51205/NOR51205_out
    SLICE_X98Y27         FDCE                                         r  fpgaagc/traya/a08/NOR51205/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.868     0.868    fpgaagc/traya/a08/NOR51205/clk_out1
    SLICE_X98Y27         FDCE                                         r  fpgaagc/traya/a08/NOR51205/prev_val_reg/C
                         clock pessimism             -0.253     0.615    
    SLICE_X98Y27         FDCE (Hold_fdce_C_D)         0.076     0.691    fpgaagc/traya/a08/NOR51205/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fpgaagc/trayb/b12erasablememory/NOR00033/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/trayb/b12erasablememory/NOR00033/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.156%)  route 0.140ns (49.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.578     0.578    fpgaagc/trayb/b12erasablememory/NOR00033/clk_out1
    SLICE_X72Y19         FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00033/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.719 r  fpgaagc/trayb/b12erasablememory/NOR00033/y_reg/Q
                         net (fo=3, routed)           0.140     0.859    fpgaagc/trayb/b12erasablememory/NOR00033/NOR00033_out
    SLICE_X71Y19         FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00033/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.842     0.842    fpgaagc/trayb/b12erasablememory/NOR00033/clk_out1
    SLICE_X71Y19         FDPE                                         r  fpgaagc/trayb/b12erasablememory/NOR00033/prev_val_reg/C
                         clock pessimism             -0.233     0.609    
    SLICE_X71Y19         FDPE (Hold_fdpe_C_D)         0.078     0.687    fpgaagc/trayb/b12erasablememory/NOR00033/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a03/NOR30039/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30039/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.637     0.637    fpgaagc/traya/a03/NOR30039/clk_out1
    SLICE_X109Y39        FDCE                                         r  fpgaagc/traya/a03/NOR30039/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y39        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  fpgaagc/traya/a03/NOR30039/y_reg/Q
                         net (fo=3, routed)           0.142     0.920    fpgaagc/traya/a03/NOR30039/NOR30039_out
    SLICE_X110Y38        FDCE                                         r  fpgaagc/traya/a03/NOR30039/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.909     0.909    fpgaagc/traya/a03/NOR30039/clk_out1
    SLICE_X110Y38        FDCE                                         r  fpgaagc/traya/a03/NOR30039/prev_val_reg/C
                         clock pessimism             -0.233     0.676    
    SLICE_X110Y38        FDCE (Hold_fdce_C_D)         0.072     0.748    fpgaagc/traya/a03/NOR30039/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a04/NOR36155/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36155/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.208%)  route 0.326ns (71.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.589     0.589    fpgaagc/traya/a04/NOR36155/clk_out1
    SLICE_X88Y49         FDCE                                         r  fpgaagc/traya/a04/NOR36155/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDCE (Prop_fdce_C_Q)         0.128     0.717 r  fpgaagc/traya/a04/NOR36155/y_reg/Q
                         net (fo=3, routed)           0.326     1.042    fpgaagc/traya/a04/NOR36155/NOR36155_out
    SLICE_X87Y50         FDCE                                         r  fpgaagc/traya/a04/NOR36155/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.856     0.856    fpgaagc/traya/a04/NOR36155/clk_out1
    SLICE_X87Y50         FDCE                                         r  fpgaagc/traya/a04/NOR36155/prev_val_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X87Y50         FDCE (Hold_fdce_C_D)         0.013     0.869    fpgaagc/traya/a04/NOR36155/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a07/NOR33202/y_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33202/prev_val_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.212%)  route 0.140ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.606     0.606    fpgaagc/traya/a07/NOR33202/clk_out1
    SLICE_X93Y34         FDPE                                         r  fpgaagc/traya/a07/NOR33202/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.747 r  fpgaagc/traya/a07/NOR33202/y_reg/Q
                         net (fo=20, routed)          0.140     0.886    fpgaagc/traya/a07/NOR33202/y_reg_0
    SLICE_X91Y34         FDPE                                         r  fpgaagc/traya/a07/NOR33202/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.873     0.873    fpgaagc/traya/a07/NOR33202/clk_out1
    SLICE_X91Y34         FDPE                                         r  fpgaagc/traya/a07/NOR33202/prev_val_reg/C
                         clock pessimism             -0.233     0.640    
    SLICE_X91Y34         FDPE (Hold_fdpe_C_D)         0.071     0.711    fpgaagc/traya/a07/NOR33202/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a04/NOR36244/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36244/prev_val_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             clk_out1_prop_clock_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.583     0.583    fpgaagc/traya/a04/NOR36244/clk_out1
    SLICE_X85Y36         FDCE                                         r  fpgaagc/traya/a04/NOR36244/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y36         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  fpgaagc/traya/a04/NOR36244/y_reg/Q
                         net (fo=3, routed)           0.122     0.845    fpgaagc/traya/a04/NOR36244/NOR36244_out
    SLICE_X85Y37         FDCE                                         r  fpgaagc/traya/a04/NOR36244/prev_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a04/NOR36244/clk_out1
    SLICE_X85Y37         FDCE                                         r  fpgaagc/traya/a04/NOR36244/prev_val_reg/C
                         clock pessimism             -0.253     0.599    
    SLICE_X85Y37         FDCE (Hold_fdce_C_D)         0.070     0.669    fpgaagc/traya/a04/NOR36244/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prop_clock_divider
Waveform(ns):       { 0.000 9.766 }
Period(ns):         19.531
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.531      17.376     BUFGCTRL_X0Y0    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.531      18.282     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X78Y40     fpgaagc/traya/a02/NOR37416/next_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X79Y40     fpgaagc/traya/a02/NOR37416/prev_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X78Y41     fpgaagc/traya/a02/NOR37416/y_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X110Y53    fpgaagc/traya/a02/NOR37422/next_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X111Y53    fpgaagc/traya/a02/NOR37422/prev_val_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         19.531      18.531     SLICE_X111Y53    fpgaagc/traya/a02/NOR37422/y_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X80Y44     fpgaagc/traya/a02/NOR37423/next_val_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         19.531      18.531     SLICE_X81Y44     fpgaagc/traya/a02/NOR37423/prev_val_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.531      193.829    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X80Y37     fpgaagc/traya/a15/NOR35349/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X80Y37     fpgaagc/traya/a15/NOR35349/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X48Y25     fpgaagc/traya/a16/NOR43154/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X48Y25     fpgaagc/traya/a16/NOR43154/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54304/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54305/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54307/prev_val_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54307/y_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54308/prev_val_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X103Y32    fpgaagc/traya/a11/NOR54308/y_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X81Y37     fpgaagc/traya/a15/NOR35349/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X84Y37     fpgaagc/traya/a03/NOR30103/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X84Y37     fpgaagc/traya/a03/NOR30104/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X49Y25     fpgaagc/traya/a16/NOR43154/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y32    fpgaagc/traya/a11/NOR54304/next_val_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         9.766       9.266      SLICE_X102Y32    fpgaagc/traya/a11/NOR54307/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y32    fpgaagc/traya/a11/NOR54308/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X102Y32    fpgaagc/traya/a11/NOR54309/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X49Y25     fpgaagc/traya/a16/NOR43214/next_val_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.766       9.266      SLICE_X48Y24     fpgaagc/traya/a16/NOR43429/next_val_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prop_clock_divider
  To Clock:  clkfbout_prop_clock_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prop_clock_divider
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_prop_clock_divider
  To Clock:  clk_out1_prop_clock_divider

Setup :            0  Failing Endpoints,  Worst Slack        4.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30048/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.574ns (12.832%)  route 3.899ns (87.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.464 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        3.097     6.203    fpgaagc/traya/a03/NOR30048/vrst
    SLICE_X109Y48        FDCE                                         f  fpgaagc/traya/a03/NOR30048/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.698    11.464    fpgaagc/traya/a03/NOR30048/clk_out1
    SLICE_X109Y48        FDCE                                         r  fpgaagc/traya/a03/NOR30048/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.579    
                         clock uncertainty           -0.144    11.435    
    SLICE_X109Y48        FDCE (Recov_fdce_C_CLR)     -0.604    10.831    fpgaagc/traya/a03/NOR30048/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30318/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.574ns (12.832%)  route 3.899ns (87.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.464 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        3.097     6.203    fpgaagc/traya/a03/NOR30318/vrst
    SLICE_X109Y48        FDCE                                         f  fpgaagc/traya/a03/NOR30318/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.698    11.464    fpgaagc/traya/a03/NOR30318/clk_out1
    SLICE_X109Y48        FDCE                                         r  fpgaagc/traya/a03/NOR30318/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.579    
                         clock uncertainty           -0.144    11.435    
    SLICE_X109Y48        FDCE (Recov_fdce_C_CLR)     -0.604    10.831    fpgaagc/traya/a03/NOR30318/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30360/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.574ns (12.832%)  route 3.899ns (87.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.464 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        3.097     6.203    fpgaagc/traya/a03/NOR30360/vrst
    SLICE_X109Y48        FDCE                                         f  fpgaagc/traya/a03/NOR30360/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.698    11.464    fpgaagc/traya/a03/NOR30360/clk_out1
    SLICE_X109Y48        FDCE                                         r  fpgaagc/traya/a03/NOR30360/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.579    
                         clock uncertainty           -0.144    11.435    
    SLICE_X109Y48        FDCE (Recov_fdce_C_CLR)     -0.604    10.831    fpgaagc/traya/a03/NOR30360/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a03/NOR30445/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.574ns (12.832%)  route 3.899ns (87.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.464 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        3.097     6.203    fpgaagc/traya/a03/NOR30445/vrst
    SLICE_X109Y48        FDCE                                         f  fpgaagc/traya/a03/NOR30445/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.698    11.464    fpgaagc/traya/a03/NOR30445/clk_out1
    SLICE_X109Y48        FDCE                                         r  fpgaagc/traya/a03/NOR30445/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    11.579    
                         clock uncertainty           -0.144    11.435    
    SLICE_X109Y48        FDCE (Recov_fdce_C_CLR)     -0.604    10.831    fpgaagc/traya/a03/NOR30445/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43137/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.574ns (13.975%)  route 3.533ns (86.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.244 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.476     2.662    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.118     2.780 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        3.057     5.837    fpgaagc/traya/a16/NOR43137/vrst
    SLICE_X37Y22         FDCE                                         f  fpgaagc/traya/a16/NOR43137/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.478    11.244    fpgaagc/traya/a16/NOR43137/clk_out1
    SLICE_X37Y22         FDCE                                         r  fpgaagc/traya/a16/NOR43137/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.258    
                         clock uncertainty           -0.144    11.114    
    SLICE_X37Y22         FDCE (Recov_fdce_C_CLR)     -0.604    10.510    fpgaagc/traya/a16/NOR43137/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43221/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.574ns (13.975%)  route 3.533ns (86.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.244 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.476     2.662    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.118     2.780 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        3.057     5.837    fpgaagc/traya/a16/NOR43221/vrst
    SLICE_X37Y22         FDCE                                         f  fpgaagc/traya/a16/NOR43221/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.478    11.244    fpgaagc/traya/a16/NOR43221/clk_out1
    SLICE_X37Y22         FDCE                                         r  fpgaagc/traya/a16/NOR43221/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.258    
                         clock uncertainty           -0.144    11.114    
    SLICE_X37Y22         FDCE (Recov_fdce_C_CLR)     -0.604    10.510    fpgaagc/traya/a16/NOR43221/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.673ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43232/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.574ns (13.975%)  route 3.533ns (86.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.244 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.476     2.662    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.118     2.780 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        3.057     5.837    fpgaagc/traya/a16/NOR43232/vrst
    SLICE_X37Y22         FDCE                                         f  fpgaagc/traya/a16/NOR43232/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.478    11.244    fpgaagc/traya/a16/NOR43232/clk_out1
    SLICE_X37Y22         FDCE                                         r  fpgaagc/traya/a16/NOR43232/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.258    
                         clock uncertainty           -0.144    11.114    
    SLICE_X37Y22         FDCE (Recov_fdce_C_CLR)     -0.604    10.510    fpgaagc/traya/a16/NOR43232/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.510    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  4.673    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a16/NOR43108/next_val_reg/PRE
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.574ns (13.975%)  route 3.533ns (86.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.244 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.476     2.662    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.118     2.780 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        3.057     5.837    fpgaagc/traya/a16/NOR43108/vrst
    SLICE_X37Y22         FDPE                                         f  fpgaagc/traya/a16/NOR43108/next_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.478    11.244    fpgaagc/traya/a16/NOR43108/clk_out1
    SLICE_X37Y22         FDPE                                         r  fpgaagc/traya/a16/NOR43108/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.258    
                         clock uncertainty           -0.144    11.114    
    SLICE_X37Y22         FDPE (Recov_fdpe_C_PRE)     -0.558    10.556    fpgaagc/traya/a16/NOR43108/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a01/NOR49355/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.574ns (14.118%)  route 3.492ns (85.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.257 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        2.690     5.796    fpgaagc/traya/a01/NOR49355/vrst
    SLICE_X48Y48         FDCE                                         f  fpgaagc/traya/a01/NOR49355/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.491    11.257    fpgaagc/traya/a01/NOR49355/clk_out1
    SLICE_X48Y48         FDCE                                         r  fpgaagc/traya/a01/NOR49355/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.271    
                         clock uncertainty           -0.144    11.127    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.604    10.523    fpgaagc/traya/a01/NOR49355/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a01/NOR49357/next_val_reg/CLR
                            (recovery check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.766ns  (clk_out1_prop_clock_divider fall@9.766ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.574ns (14.118%)  route 3.492ns (85.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.257 - 9.766 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.803     1.803    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.730     1.730    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.456     2.186 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.802     2.988    fpgaagc/trayb/b07oscillator/SBYREL_
    SLICE_X75Y34         LUT3 (Prop_lut3_I1_O)        0.118     3.106 f  fpgaagc/trayb/b07oscillator/next_val_i_1__3138/O
                         net (fo=5460, routed)        2.690     5.796    fpgaagc/traya/a01/NOR49357/vrst
    SLICE_X48Y48         FDCE                                         f  fpgaagc/traya/a01/NOR49357/next_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider fall edge)
                                                      9.766     9.766 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     9.766 f  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    11.375    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.950 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.675    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.766 f  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       1.491    11.257    fpgaagc/traya/a01/NOR49357/clk_out1
    SLICE_X48Y48         FDCE                                         r  fpgaagc/traya/a01/NOR49357/next_val_reg/C  (IS_INVERTED)
                         clock pessimism              0.014    11.271    
                         clock uncertainty           -0.144    11.127    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.604    10.523    fpgaagc/traya/a01/NOR49357/next_val_reg
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  4.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36129/prev_val_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.189ns (28.194%)  route 0.481ns (71.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.313     1.255    fpgaagc/traya/a04/NOR36129/vrst
    SLICE_X77Y42         FDPE                                         f  fpgaagc/traya/a04/NOR36129/prev_val_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.854     0.854    fpgaagc/traya/a04/NOR36129/clk_out1
    SLICE_X77Y42         FDPE                                         r  fpgaagc/traya/a04/NOR36129/prev_val_reg/C
                         clock pessimism             -0.233     0.621    
    SLICE_X77Y42         FDPE (Remov_fdpe_C_PRE)     -0.157     0.464    fpgaagc/traya/a04/NOR36129/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36129/y_reg/PRE
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.189ns (28.194%)  route 0.481ns (71.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.313     1.255    fpgaagc/traya/a04/NOR36129/vrst
    SLICE_X77Y42         FDPE                                         f  fpgaagc/traya/a04/NOR36129/y_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.854     0.854    fpgaagc/traya/a04/NOR36129/clk_out1
    SLICE_X77Y42         FDPE                                         r  fpgaagc/traya/a04/NOR36129/y_reg/C
                         clock pessimism             -0.233     0.621    
    SLICE_X77Y42         FDPE (Remov_fdpe_C_PRE)     -0.157     0.464    fpgaagc/traya/a04/NOR36129/y_reg
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36119/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.189ns (20.730%)  route 0.723ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.555     1.496    fpgaagc/traya/a04/NOR36119/vrst
    SLICE_X87Y50         FDCE                                         f  fpgaagc/traya/a04/NOR36119/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.856     0.856    fpgaagc/traya/a04/NOR36119/clk_out1
    SLICE_X87Y50         FDCE                                         r  fpgaagc/traya/a04/NOR36119/prev_val_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X87Y50         FDCE (Remov_fdce_C_CLR)     -0.154     0.702    fpgaagc/traya/a04/NOR36119/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36155/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.189ns (20.730%)  route 0.723ns (79.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.555     1.496    fpgaagc/traya/a04/NOR36155/vrst
    SLICE_X87Y50         FDCE                                         f  fpgaagc/traya/a04/NOR36155/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.856     0.856    fpgaagc/traya/a04/NOR36155/clk_out1
    SLICE_X87Y50         FDCE                                         r  fpgaagc/traya/a04/NOR36155/prev_val_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X87Y50         FDCE (Remov_fdce_C_CLR)     -0.154     0.702    fpgaagc/traya/a04/NOR36155/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33257/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.189ns (25.235%)  route 0.560ns (74.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.392     1.334    fpgaagc/traya/a07/NOR33257/vrst
    SLICE_X66Y47         FDCE                                         f  fpgaagc/traya/a07/NOR33257/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a07/NOR33257/clk_out1
    SLICE_X66Y47         FDCE                                         r  fpgaagc/traya/a07/NOR33257/prev_val_reg/C
                         clock pessimism             -0.233     0.619    
    SLICE_X66Y47         FDCE (Remov_fdce_C_CLR)     -0.129     0.490    fpgaagc/traya/a07/NOR33257/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a07/NOR33257/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.189ns (25.235%)  route 0.560ns (74.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.392     1.334    fpgaagc/traya/a07/NOR33257/vrst
    SLICE_X66Y47         FDCE                                         f  fpgaagc/traya/a07/NOR33257/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a07/NOR33257/clk_out1
    SLICE_X66Y47         FDCE                                         r  fpgaagc/traya/a07/NOR33257/y_reg/C
                         clock pessimism             -0.233     0.619    
    SLICE_X66Y47         FDCE (Remov_fdce_C_CLR)     -0.129     0.490    fpgaagc/traya/a07/NOR33257/y_reg
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36142/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.189ns (26.743%)  route 0.518ns (73.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.350     1.291    fpgaagc/traya/a04/NOR36142/vrst
    SLICE_X73Y40         FDCE                                         f  fpgaagc/traya/a04/NOR36142/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a04/NOR36142/clk_out1
    SLICE_X73Y40         FDCE                                         r  fpgaagc/traya/a04/NOR36142/y_reg/C
                         clock pessimism             -0.251     0.601    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.154     0.447    fpgaagc/traya/a04/NOR36142/y_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36261/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.189ns (26.743%)  route 0.518ns (73.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.350     1.291    fpgaagc/traya/a04/NOR36261/vrst
    SLICE_X73Y40         FDCE                                         f  fpgaagc/traya/a04/NOR36261/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a04/NOR36261/clk_out1
    SLICE_X73Y40         FDCE                                         r  fpgaagc/traya/a04/NOR36261/prev_val_reg/C
                         clock pessimism             -0.251     0.601    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.154     0.447    fpgaagc/traya/a04/NOR36261/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36261/y_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.189ns (26.743%)  route 0.518ns (73.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.350     1.291    fpgaagc/traya/a04/NOR36261/vrst
    SLICE_X73Y40         FDCE                                         f  fpgaagc/traya/a04/NOR36261/y_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a04/NOR36261/clk_out1
    SLICE_X73Y40         FDCE                                         r  fpgaagc/traya/a04/NOR36261/y_reg/C
                         clock pessimism             -0.251     0.601    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.154     0.447    fpgaagc/traya/a04/NOR36261/y_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 fpgaagc/traya/a18/NOR42457/y_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Destination:            fpgaagc/traya/a04/NOR36263/prev_val_reg/CLR
                            (removal check against rising-edge clock clk_out1_prop_clock_divider  {rise@0.000ns fall@9.766ns period=19.531ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_prop_clock_divider rise@0.000ns - clk_out1_prop_clock_divider rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.189ns (26.743%)  route 0.518ns (73.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.595     0.595    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.585     0.585    fpgaagc/traya/a18/NOR42457/clk_out1
    SLICE_X73Y42         FDCE                                         r  fpgaagc/traya/a18/NOR42457/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y42         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  fpgaagc/traya/a18/NOR42457/y_reg/Q
                         net (fo=6, routed)           0.168     0.894    fpgaagc/traya/a18/NOR42457/y_reg_0
    SLICE_X73Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.942 f  fpgaagc/traya/a18/NOR42457/next_val_i_2__39/O
                         net (fo=6564, routed)        0.350     1.291    fpgaagc/traya/a04/NOR36263/vrst
    SLICE_X73Y40         FDCE                                         f  fpgaagc/traya/a04/NOR36263/prev_val_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_prop_clock_divider rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.862     0.862    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkout1_buf/O
                         net (fo=13573, routed)       0.852     0.852    fpgaagc/traya/a04/NOR36263/clk_out1
    SLICE_X73Y40         FDCE                                         r  fpgaagc/traya/a04/NOR36263/prev_val_reg/C
                         clock pessimism             -0.251     0.601    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.154     0.447    fpgaagc/traya/a04/NOR36263/prev_val_reg
  -------------------------------------------------------------------
                         required time                         -0.447    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.845    





