module T3_stage(
	/*输入*/
	input										clk,
	input										rstn,
	input			[2:0]						cont,
	input			[575:0]					M_out_plain_in,
	input										S_A_T2,
	input										S_B_T2,
	input										S_C_T2,
	input										S_A_H_T2,
	input										S_B_H_T2,
	input										S_C_H_T2,
	input			[3:0]						trap_T2_0,
	input			[3:0]						trap_T2_1,
	input			[2:0]						trap_ans_T2_0,
	input			[2:0]						trap_ans_T2_1,
	/*输出*/
	
);
endmodule