// Pure ALU semantics for the register (opcode 00000) and immediate (opcode
// 00001) instruction forms. Flag and edge-case rules (carry for shifts,
// shift amounts of 32 or more, sub/subb operand order) are specified in
// docs/ISA.md "ALU flags and edge cases"; the tests below pin them.

use crate::isa::*;

// Highest register-form ALU op.
const MAX_REG_OP: u32 = OP_TNCD;
// Highest immediate-form ALU op.
const MAX_IMM_OP: u32 = OP_SUBB;

// Value written back plus the carry flag the operation produces.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(super) struct AluOutput {
  pub value: u32,
  pub carry: bool,
}

// Sign-extend the low `bits` bits of `value` to 32 bits.
pub(super) fn sign_extend(value: u32, bits: u32) -> u32 {
  let shift = 32 - bits;
  (((value << shift) as i32) >> shift) as u32
}

// Decode the 12-bit immediate field of an ALU-immediate instruction for `op`.
// Bitwise ops use the `yy` byte-lane encoding, shifts use a 5-bit amount, and
// arithmetic ops sign-extend 12 bits. Returns None for ops with no immediate
// form, which must raise an invalid-instruction exception.
pub(super) fn decode_imm(op: u32, imm: u32) -> Option<u32> {
  match op {
    OP_AND..=OP_NOT => Some((imm & 0xFF) << (8 * ((imm >> 8) & 3))),
    OP_LSL..=OP_LSRC => Some(imm & 0x1F),
    OP_ADD..=OP_SUBB => Some(sign_extend(imm & 0xFFF, 12)),
    _ => None,
  }
}

// Logical left shift that yields 0 once every bit has been shifted out.
fn shl(x: u32, amount: u32) -> u32 {
  if amount >= 32 { 0 } else { x << amount }
}

// Logical right shift that yields 0 once every bit has been shifted out.
fn shr(x: u32, amount: u32) -> u32 {
  if amount >= 32 { 0 } else { x >> amount }
}

// Whether a left shift by `amount` discards any set bit from the top of `x`.
fn lost_left(x: u32, amount: u32) -> bool {
  amount != 0 && shr(x, 32 - amount.min(32)) != 0
}

// Whether a right shift by `amount` discards any set bit from the bottom of `x`.
fn lost_right(x: u32, amount: u32) -> bool {
  let mask = if amount >= 32 { u32::MAX } else { (1u32 << amount) - 1 };
  x & mask != 0
}

// `lhs + !rhs + carry_in` with the carry out of bit 31; implements sub/subb.
fn subtract(lhs: u32, rhs: u32, carry_in: bool) -> AluOutput {
  let wide = u64::from(lhs) + u64::from(!rhs) + u64::from(carry_in);
  AluOutput {
    value: wide as u32,
    carry: wide >> 32 != 0,
  }
}

// Evaluate one ALU op. `lhs` is rB and `rhs` is rC or the decoded immediate.
// Immediate sub/subb compute `rhs - lhs` (docs/ISA.md: `sub rA, rB, i` is
// `i - rB`). Returns None for undefined ops so the caller raises an
// invalid-instruction exception without touching any state.
pub(super) fn evaluate(op: u32, lhs: u32, rhs: u32, carry_in: bool, imm_form: bool) -> Option<AluOutput> {
  let max_op = if imm_form { MAX_IMM_OP } else { MAX_REG_OP };
  if op > max_op {
    return None;
  }
  let c = u32::from(carry_in);
  let plain = |value: u32| AluOutput { value, carry: false };
  let out = match op {
    OP_AND => plain(lhs & rhs),
    OP_NAND => plain(!(lhs & rhs)),
    OP_OR => plain(lhs | rhs),
    OP_NOR => plain(!(lhs | rhs)),
    OP_XOR => plain(lhs ^ rhs),
    OP_XNOR => plain(!(lhs ^ rhs)),
    OP_NOT => plain(!rhs),
    OP_LSL => AluOutput {
      value: shl(lhs, rhs),
      carry: lost_left(lhs, rhs),
    },
    OP_LSR => AluOutput {
      value: shr(lhs, rhs),
      carry: lost_right(lhs, rhs),
    },
    OP_ASR => AluOutput {
      value: ((lhs as i32) >> rhs.min(31)) as u32,
      carry: lost_right(lhs, rhs),
    },
    OP_ROTL => AluOutput {
      value: lhs.rotate_left(rhs % 32),
      carry: lost_left(lhs, rhs % 32),
    },
    OP_ROTR => AluOutput {
      value: lhs.rotate_right(rhs % 32),
      carry: lost_right(lhs, rhs % 32),
    },
    OP_LSLC => {
      let carry_bit = if (1..=32).contains(&rhs) { c << (rhs - 1) } else { 0 };
      AluOutput {
        value: shl(lhs, rhs) | carry_bit,
        carry: lost_left(lhs, rhs),
      }
    }
    OP_LSRC => {
      let carry_bit = if (1..=32).contains(&rhs) { c << (32 - rhs) } else { 0 };
      AluOutput {
        value: shr(lhs, rhs) | carry_bit,
        carry: lost_right(lhs, rhs),
      }
    }
    OP_ADD | OP_ADDC => {
      let carry_add = if op == OP_ADDC { u64::from(c) } else { 0 };
      let wide = u64::from(lhs) + u64::from(rhs) + carry_add;
      AluOutput {
        value: wide as u32,
        carry: wide >> 32 != 0,
      }
    }
    OP_SUB | OP_SUBB => {
      let borrow_in = if op == OP_SUB { true } else { carry_in };
      if imm_form {
        subtract(rhs, lhs, borrow_in)
      } else {
        subtract(lhs, rhs, borrow_in)
      }
    }
    OP_SXTB => plain(sign_extend(rhs & 0xFF, 8)),
    OP_SXTD => plain(sign_extend(rhs & 0xFFFF, 16)),
    OP_TNCB => plain(rhs & 0xFF),
    OP_TNCD => plain(rhs & 0xFFFF),
    _ => unreachable!("alu: op {op} passed the MAX_REG_OP/MAX_IMM_OP bound check but has no match arm"),
  };
  Some(out)
}

// Overflow flag for a result whose operation was `a op b` in operand order.
// Subtractions overflow when the operands' signs differ and the result's sign
// differs from `a`; every other op uses the addition rule. Non-arithmetic ops
// also get the addition rule applied to their operands; docs/ISA.md does not
// define V for them and this matches the emulator's historical behavior.
pub(super) fn overflow(op: u32, a: u32, b: u32, result: u32) -> bool {
  let (a, b, r) = (a >> 31, b >> 31, result >> 31);
  if op == OP_SUB || op == OP_SUBB {
    r != a && a != b
  } else {
    r != a && a == b
  }
}

#[cfg(test)]
/*
Summary:
- Pins the shift/rotate carry and large-amount rules from docs/ISA.md,
  including the amount-0 and amount-32 boundaries that the original emulator
  got wrong (asr by 0 of a negative value returned 0xFFFFFFFF, lslc/lsrc by 0
  ORed in the carry, and amounts >= 32 panicked in debug builds).
- Pins immediate subb using its immediate (it used to substitute 1) and the
  `i - rB` operand order shared with immediate sub.
*/
mod tests {
  use super::*;

  // Evaluate a register-form op with a clear carry.
  fn reg(op: u32, lhs: u32, rhs: u32) -> AluOutput {
    evaluate(op, lhs, rhs, false, false).unwrap()
  }

  #[test]
  fn shift_by_zero_is_identity_with_clear_carry() {
    for op in OP_LSL..=OP_LSRC {
      for carry_in in [false, true] {
        let out = evaluate(op, 0x8000_0010, 0, carry_in, false).unwrap();
        assert_eq!(out.value, 0x8000_0010, "op {op} by 0 must not change the value");
        assert!(!out.carry, "op {op} by 0 shifts nothing out, so carry must be clear");
      }
    }
  }

  #[test]
  fn carry_reflects_any_shifted_out_bit() {
    assert!(reg(OP_LSL, 0x4000_0000, 2).carry);
    assert!(!reg(OP_LSL, 0x2000_0000, 2).carry);
    assert!(reg(OP_LSR, 0b10, 2).carry);
    assert!(!reg(OP_LSR, 0b100, 2).carry);
    assert!(reg(OP_ASR, 0x8000_0001, 1).carry, "asr carry comes from shifted-out low bits");
    assert!(!reg(OP_ASR, 0x8000_0000, 1).carry, "asr carry must not just copy bit 0 of a wider shift");
    assert!(reg(OP_ROTL, 0x8000_0000, 1).carry);
    assert!(reg(OP_ROTR, 1, 1).carry);
  }

  #[test]
  fn logical_shifts_of_32_or_more_produce_zero() {
    for amount in [32, 33, 40, u32::MAX] {
      assert_eq!(reg(OP_LSL, 0xFFFF_FFFF, amount), AluOutput { value: 0, carry: true });
      assert_eq!(reg(OP_LSR, 0xFFFF_FFFF, amount), AluOutput { value: 0, carry: true });
      assert_eq!(reg(OP_LSL, 0, amount), AluOutput { value: 0, carry: false });
    }
    // The incoming carry still lands in range for an amount of exactly 32.
    assert_eq!(evaluate(OP_LSLC, 0, 32, true, false).unwrap().value, 0x8000_0000);
    assert_eq!(evaluate(OP_LSRC, 0, 32, true, false).unwrap().value, 1);
    assert_eq!(evaluate(OP_LSLC, 0, 33, true, false).unwrap().value, 0);
    assert_eq!(evaluate(OP_LSRC, 0, 33, true, false).unwrap().value, 0);
  }

  #[test]
  fn asr_saturates_to_sign_fill() {
    assert_eq!(reg(OP_ASR, 0x8000_0000, 31).value, 0xFFFF_FFFF);
    assert_eq!(reg(OP_ASR, 0x8000_0000, 40).value, 0xFFFF_FFFF);
    assert_eq!(reg(OP_ASR, 0x7FFF_FFFF, 40).value, 0);
  }

  #[test]
  fn rotates_use_amount_mod_32() {
    assert_eq!(reg(OP_ROTL, 0x8000_0001, 33), reg(OP_ROTL, 0x8000_0001, 1));
    assert_eq!(reg(OP_ROTR, 0x8000_0001, 64).value, 0x8000_0001);
    assert!(!reg(OP_ROTR, 0x8000_0001, 64).carry, "a rotate by a multiple of 32 moves nothing");
  }

  #[test]
  fn shift_through_carry_inserts_carry_in() {
    assert_eq!(evaluate(OP_LSLC, 0x1, 1, true, false).unwrap().value, 0x3);
    assert_eq!(evaluate(OP_LSRC, 0x2, 1, true, false).unwrap().value, 0x8000_0001);
  }

  #[test]
  fn immediate_subtracts_use_imm_minus_register() {
    // sub rA, rB, i => i - rB with carry meaning "no borrow".
    assert_eq!(
      evaluate(OP_SUB, 10, 50, false, true).unwrap(),
      AluOutput { value: 40, carry: true }
    );
    // subb rA, rB, i => i - rB - !carry.
    assert_eq!(evaluate(OP_SUBB, 10, 50, true, true).unwrap().value, 40);
    assert_eq!(evaluate(OP_SUBB, 10, 50, false, true).unwrap().value, 39);
    assert_eq!(evaluate(OP_SUBB, 0, 0, false, true).unwrap(), AluOutput {
      value: u32::MAX,
      carry: false,
    });
  }

  #[test]
  fn subb_borrow_chain_matches_64_bit_subtraction() {
    let (a, b): (u64, u64) = (0x0000_0001_0000_0000, 0x0000_0000_FFFF_FFFF);
    let lo = reg(OP_SUB, a as u32, b as u32);
    let hi = evaluate(OP_SUBB, (a >> 32) as u32, (b >> 32) as u32, lo.carry, false).unwrap();
    assert_eq!((u64::from(hi.value) << 32) | u64::from(lo.value), a - b);
    // Borrowing through rC = 0xFFFFFFFF must still report a borrow.
    assert!(!evaluate(OP_SUBB, 5, u32::MAX, false, false).unwrap().carry);
  }

  #[test]
  fn immediate_form_rejects_ops_without_an_immediate_encoding() {
    for op in OP_SXTB..32 {
      assert_eq!(evaluate(op, 0, 0, false, true), None, "imm op {op} is not in ISA.md");
      assert_eq!(decode_imm(op, 0), None);
    }
    assert_eq!(evaluate(OP_TNCD + 1, 0, 0, false, false), None);
    assert!(evaluate(OP_TNCD, 0, 0, false, false).is_some());
  }

  #[test]
  fn overflow_uses_operand_order() {
    // 0 - 0x80000000 overflows; the reversed order would not.
    assert!(overflow(OP_SUB, 0, 0x8000_0000, 0x8000_0000));
    assert!(!overflow(OP_SUB, 0x8000_0000, 0, 0x8000_0000));
    assert!(overflow(OP_ADD, 0x7FFF_FFFF, 1, 0x8000_0000));
  }
}
