INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1 opened at Wed Sep 06 10:20:09 EDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 3.5 sec.
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.64 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.58 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.33 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.06 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.47 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.69 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.75 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.71 seconds. CPU system time: 1.79 seconds. Elapsed time: 22.82 seconds; current allocated memory: 456.180 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.44 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.45 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.52 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.52 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.56 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.53 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.54 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 8.63 sec.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'float_to_int8(float (*) [768], float*, signed char (*) [768])' (kernel.cpp:14:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Linear_layer_qkv(signed char (*) [768], ap_int<4> (*) [768], ap_int<12>*, float*, signed char (*) [768])' (kernel.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' (kernel.cpp:138:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' (kernel.cpp:138:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Context_layer(signed char (*) [12], signed char (*) [64], float*, signed char (*) [64])' (kernel.cpp:179:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer(signed char (*) [64], signed char (*) [64], float*, float (*) [12])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (kernel.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float*, signed char (*) [12])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (kernel.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'Context_layer(signed char (*) [12], signed char (*) [64], float*, signed char (*) [64])' into 'Self_attention(signed char (*) [768], signed char (*) [768], signed char (*) [768], float*, float*, float*, signed char (*) [768])' (kernel.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm0(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:349:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.236.245.255.265.275.285.295.305.372.382)' into 'fp_struct<double>::to_double() const (.233.242.252.262.272.282.292.302.369.379)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.233.242.252.262.272.282.292.302.369.379)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.404.414.423.434.443.454.463.474.483.494)' into 'fp_struct<float>::to_float() const (.401.411.420.431.440.451.460.471.480.491)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.401.411.420.431.440.451.460.471.480.491)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (kernel.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (kernel.cpp:467:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' (kernel.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm1(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:570:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds0(signed char (*) [768], ap_int<4> (*) [768], ap_int<12>*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Res_layer0(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm0(float (*) [768], float*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds1(signed char (*) [768], ap_int<4> (*) [768], ap_int<12>*, float*, float (*) [3072])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float*, signed char (*) [3072])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds2(signed char (*) [3072], ap_int<4> (*) [3072], ap_int<12>*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Res_layer1(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-178] Inlining function 'Layer_norm1(float (*) [768], float*, float*, float (*) [768])' into 'Bert_layer(float (*) [768], ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [768], ap_int<12>*, ap_int<4> (*) [3072], ap_int<12>*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp': Complete partitioning on dimension 1. (kernel.cpp:46:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp2.i': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:186:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp1.i': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:97:13)
INFO: [HLS 214-248] Applying array_partition to 'Q_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:241:12)
INFO: [HLS 214-248] Applying array_partition to 'K_h': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:242:12)
INFO: [HLS 214-248] Applying array_partition to 'V_h': Cyclic partitioning with factor 4 on dimension 2. (kernel.cpp:243:12)
INFO: [HLS 214-248] Applying array_partition to 'v123': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:255:11)
INFO: [HLS 214-248] Applying array_partition to 'v124': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:257:12)
INFO: [HLS 214-248] Applying array_partition to 'v125': Cyclic partitioning with factor 4 on dimension 1. (kernel.cpp:259:12)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp5.i': Complete partitioning on dimension 1. (kernel.cpp:505:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp4.i': Complete partitioning on dimension 1. (kernel.cpp:425:13)
INFO: [HLS 214-248] Applying array_partition to 'acc_outp3.i': Complete partitioning on dimension 1. (kernel.cpp:284:13)
INFO: [HLS 214-248] Applying array_partition to 'v353': Complete partitioning on dimension 1. (kernel.cpp:665:10)
INFO: [HLS 214-248] Applying array_partition to 'v354': Complete partitioning on dimension 1. (kernel.cpp:667:10)
INFO: [HLS 214-248] Applying array_partition to 'v355': Complete partitioning on dimension 1. (kernel.cpp:669:10)
INFO: [HLS 214-248] Applying array_partition to 'v356': Complete partitioning on dimension 1. (kernel.cpp:671:10)
INFO: [HLS 214-248] Applying array_partition to 'v357': Complete partitioning on dimension 1. (kernel.cpp:673:10)
INFO: [HLS 214-248] Applying array_partition to 'v358': Complete partitioning on dimension 1. (kernel.cpp:675:9)
INFO: [HLS 214-248] Applying array_partition to 'v359': Complete partitioning on dimension 1. (kernel.cpp:677:9)
INFO: [HLS 214-248] Applying array_partition to 'v360': Complete partitioning on dimension 1. (kernel.cpp:679:9)
INFO: [HLS 214-248] Applying array_partition to 'v361': Complete partitioning on dimension 1. (kernel.cpp:681:10)
INFO: [HLS 214-248] Applying array_partition to 'v362': Complete partitioning on dimension 1. (kernel.cpp:683:9)
INFO: [HLS 214-248] Applying array_partition to 'v363': Complete partitioning on dimension 1. (kernel.cpp:685:10)
INFO: [HLS 214-248] Applying array_partition to 'v364': Complete partitioning on dimension 1. (kernel.cpp:687:9)
INFO: [HLS 214-248] Applying array_partition to 'v365': Complete partitioning on dimension 1. (kernel.cpp:689:9)
INFO: [HLS 214-248] Applying array_partition to 'v323': Complete partitioning on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v324': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v326': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v328': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v330': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v332': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v334': Cyclic partitioning with factor 12 on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v340': Complete partitioning on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v348': Complete partitioning on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-248] Applying array_partition to 'v352': Complete partitioning on dimension 1. (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v335' with compact=bit mode in 12-bits (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v334_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v334_0' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v333' with compact=bit mode in 12-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v332_0' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v331' with compact=bit mode in 12-bits (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v330_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v330_0' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v329' with compact=bit mode in 12-bits (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v328_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v328_0' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v327' with compact=bit mode in 12-bits (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v326_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v326_0' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v325' with compact=bit mode in 12-bits (kernel.cpp:664:0)
INFO: [HLS 214-241] Aggregating bram variable 'v324_11' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_10' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_9' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_8' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_7' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_6' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_5' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_4' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_3' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_2' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_1' with compact=bit mode in 4-bits
INFO: [HLS 214-241] Aggregating bram variable 'v324_0' with compact=bit mode in 4-bits
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.14 seconds. CPU system time: 1.47 seconds. Elapsed time: 19.22 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 31.92 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 31.52 seconds. CPU system time: 0.3 seconds. Elapsed time: 32.27 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 30.67 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.71 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 31.82 seconds. CPU system time: 0.39 seconds. Elapsed time: 32.4 seconds; current allocated memory: 1.164 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'l_j4' (kernel.cpp:107) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_j8' (kernel.cpp:196) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_k' (kernel.cpp:59) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_k3' (kernel.cpp:297) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_k4' (kernel.cpp:438) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'l_k5' (kernel.cpp:518) in function 'Bert_layer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j4' (kernel.cpp:107) in function 'Self_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_j8' (kernel.cpp:196) in function 'Self_attention' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_k1' (kernel.cpp:108) in function 'Self_attention' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'l_k2' (kernel.cpp:197) in function 'Self_attention' completely with a factor of 12.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 39.01 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Self_attention' (kernel.cpp:59:14)...150 expression(s) balanced.
Command           transform done; 2.6 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 40.96 seconds. CPU system time: 0.43 seconds. Elapsed time: 41.76 seconds; current allocated memory: 1.570 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i' (kernel.cpp:21:27) in function 'float_to_int8.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i' (kernel.cpp:21:27) in function 'float_to_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:244:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (kernel.cpp:100:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i4' (kernel.cpp:106:23) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i5' (kernel.cpp:121:23) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i6' (kernel.cpp:148:26) in function 'Self_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i7' (kernel.cpp:160:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_189_1' (kernel.cpp:189:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i8' (kernel.cpp:195:23) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i9' (kernel.cpp:210:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:261:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:241:12) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i1' (kernel.cpp:49:22) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j2' (kernel.cpp:58:20) in function 'Linear_layer_qkv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i2' (kernel.cpp:57:23) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i3' (kernel.cpp:72:29) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:287:23) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j11' (kernel.cpp:296:21) in function 'Bert_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i11' (kernel.cpp:295:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i12' (kernel.cpp:310:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (kernel.cpp:333:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i14' (kernel.cpp:365:23) in function 'Bert_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i16' (kernel.cpp:393:24) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i17' (kernel.cpp:428:23) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j17' (kernel.cpp:437:21) in function 'Bert_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i18' (kernel.cpp:436:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i19' (kernel.cpp:451:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i20' (kernel.cpp:472:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i21' (kernel.cpp:508:23) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_j21' (kernel.cpp:517:21) in function 'Bert_layer' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i22' (kernel.cpp:516:24) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_scale_outp_i23' (kernel.cpp:531:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i24' (kernel.cpp:554:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_sum_i25' (kernel.cpp:586:23) in function 'Bert_layer' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i27' (kernel.cpp:614:24) in function 'Bert_layer' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'v2_0' (kernel.cpp:28:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:248:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:250:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:252:23)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp1.V' (kernel.cpp:103:22)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp1.V' (kernel.cpp:114:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (kernel.cpp:129:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:146:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v123' (kernel.cpp:153:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:155:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v124' (kernel.cpp:169:19)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp2.V' (kernel.cpp:192:22)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp2.V' (kernel.cpp:203:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v125' (kernel.cpp:218:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v113_0' (kernel.cpp:265:37)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp.V' (kernel.cpp:54:24)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp.V' (kernel.cpp:65:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v13_0' (kernel.cpp:80:19)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp3.V' (kernel.cpp:292:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp3.V' (kernel.cpp:303:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v358' (kernel.cpp:317:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v359' (kernel.cpp:339:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:357:13)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:362:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:369:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:374:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:383:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:386:16)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:391:14)
INFO: [HLS 200-472] Inferring partial write operation for 'v360' (kernel.cpp:407:22)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp4.V' (kernel.cpp:433:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp4.V' (kernel.cpp:444:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v362' (kernel.cpp:458:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v363' (kernel.cpp:487:22)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp5.V' (kernel.cpp:513:27)
INFO: [HLS 200-472] Inferring partial write operation for 'acc_outp5.V' (kernel.cpp:524:27)
INFO: [HLS 200-472] Inferring partial write operation for 'v364' (kernel.cpp:538:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v365' (kernel.cpp:560:22)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:578:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:583:15)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:590:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:595:20)
INFO: [HLS 200-472] Inferring partial write operation for 'mean1' (kernel.cpp:604:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean21' (kernel.cpp:607:17)
INFO: [HLS 200-472] Inferring partial write operation for 'var1' (kernel.cpp:612:15)
Command           transform done; 44.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 44.06 seconds. CPU system time: 0.33 seconds. Elapsed time: 44.79 seconds; current allocated memory: 2.258 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 151.27 sec.
Command       elaborate done; 193.34 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.62 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'float_to_int8.1' to 'float_to_int8_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j25 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_mean_var_i26 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j24 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_k5 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_k4 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         preproc_iomode -model float_to_int8.1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j15 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_mean_var_i15 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j14 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_k3 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         preproc_iomode -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         preproc_iomode -model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j6 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         preproc_iomode -model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         preproc_iomode -model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_k 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         preproc_iomode -model float_to_int8 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8.1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO-FLOW: Configuring Module : float_to_int8 ...
Execute         set_default_model float_to_int8 
Execute         apply_spec_resource_limit float_to_int8 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_gemm_i4_l_j4 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_gemm_i4_l_j4 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_norm_i5_l_j5 ...
Execute         set_default_model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_norm_i5_l_j5 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_144_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_144_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_j6 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j6 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i7_l_j7 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i7_l_j7 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_gemm_i8_l_j8 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_gemm_i8_l_j8 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_scale_outp_i9_l_j9 ...
Execute         set_default_model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_scale_outp_i9_l_j9 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i10_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_k3 ...
Execute         set_default_model Bert_layer_Pipeline_l_k3 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_k3 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_scale_outp_i12_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_355_1 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_355_1 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_360_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j14 ...
Execute         set_default_model Bert_layer_Pipeline_l_j14 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j14 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_mean_var_i15 ...
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i15 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_mean_var_i15 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_j15 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j15 
INFO-FLOW: Configuring Module : float_to_int8.1 ...
Execute         set_default_model float_to_int8.1 
Execute         apply_spec_resource_limit float_to_int8.1 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i17_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i17_l_j16 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_k4 ...
Execute         set_default_model Bert_layer_Pipeline_l_k4 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_k4 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_scale_outp_i19_l_j18 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_bias_i21_l_j20 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_bias_i21_l_j20 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_k5 ...
Execute         set_default_model Bert_layer_Pipeline_l_k5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_k5 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_scale_outp_i23_l_j22 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_576_1 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_576_1 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_581_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_581_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j24 ...
Execute         set_default_model Bert_layer_Pipeline_l_j24 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j24 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_mean_var_i26 ...
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i26 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_mean_var_i26 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j25 ...
Execute         set_default_model Bert_layer_Pipeline_l_j25 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j25 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8.1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO-FLOW: Preprocessing Module: float_to_int8 ...
Execute         set_default_model float_to_int8 
Execute         cdfg_preprocess -model float_to_int8 
Execute         rtl_gen_preprocess float_to_int8 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_k ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_gemm_i4_l_j4 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i4_l_j4 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_norm_i5_l_j5 ...
Execute         set_default_model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_norm_i5_l_j5 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_144_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_144_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_j6 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j6 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i7_l_j7 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i7_l_j7 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_gemm_i8_l_j8 ...
Execute         set_default_model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i8_l_j8 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_scale_outp_i9_l_j9 ...
Execute         set_default_model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_scale_outp_i9_l_j9 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i10_l_j10 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_k3 ...
Execute         set_default_model Bert_layer_Pipeline_l_k3 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_k3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k3 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_scale_outp_i12_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_355_1 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_355_1 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_360_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j14 ...
Execute         set_default_model Bert_layer_Pipeline_l_j14 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j14 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j14 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_mean_var_i15 ...
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i15 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_mean_var_i15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_mean_var_i15 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_j15 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j15 
INFO-FLOW: Preprocessing Module: float_to_int8.1 ...
Execute         set_default_model float_to_int8.1 
Execute         cdfg_preprocess -model float_to_int8.1 
Execute         rtl_gen_preprocess float_to_int8.1 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i17_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i17_l_j16 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_k4 ...
Execute         set_default_model Bert_layer_Pipeline_l_k4 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_k4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k4 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_scale_outp_i19_l_j18 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_bias_i21_l_j20 ...
Execute         set_default_model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i21_l_j20 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_k5 ...
Execute         set_default_model Bert_layer_Pipeline_l_k5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_k5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k5 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_scale_outp_i23_l_j22 ...
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_576_1 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_576_1 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_581_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_581_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j24 ...
Execute         set_default_model Bert_layer_Pipeline_l_j24 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j24 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j24 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_mean_var_i26 ...
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i26 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_mean_var_i26 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_mean_var_i26 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j25 ...
Execute         set_default_model Bert_layer_Pipeline_l_j25 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j25 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j25 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8.1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_to_int8 
Execute         schedule -model float_to_int8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_scale_outp_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.sched.adb -f 
INFO-FLOW: Finish scheduling float_to_int8.
Execute         set_default_model float_to_int8 
Execute         bind -model float_to_int8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.bind.adb -f 
INFO-FLOW: Finish binding float_to_int8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i1_l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_bias_i1_l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         bind -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_k 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v26) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_k'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_k.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_k 
Execute         bind -model Linear_layer_qkv_Pipeline_l_k 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_k.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i3_l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'l_scale_outp_i3_l_j3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         bind -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1_VITIS_LOOP_101_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_100_1_VITIS_LOOP_101_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_gemm_i4_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         schedule -model Self_attention_Pipeline_l_gemm_i4_l_j4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'K_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q_h'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i4_l_j4'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i4_l_j4' (loop 'l_gemm_i4_l_j4'): Unable to schedule 'load' operation ('Q_h_load_29', kernel.cpp:106) on array 'Q_h' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i4_l_j4' (loop 'l_gemm_i4_l_j4'): Unable to schedule 'load' operation ('Q_h_load_61', kernel.cpp:106) on array 'Q_h' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
WARNING: [HLS 200-885] The II Violation in module 'Self_attention_Pipeline_l_gemm_i4_l_j4' (loop 'l_gemm_i4_l_j4'): Unable to schedule 'load' operation ('Q_h_load_35', kernel.cpp:106) on array 'Q_h' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'Q_h'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 11, loop 'l_gemm_i4_l_j4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.38 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_gemm_i4_l_j4.
Execute         set_default_model Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         bind -model Self_attention_Pipeline_l_gemm_i4_l_j4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding Self_attention_Pipeline_l_gemm_i4_l_j4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         schedule -model Self_attention_Pipeline_l_norm_i5_l_j5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i5_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'l_norm_i5_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_norm_i5_l_j5.
Execute         set_default_model Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         bind -model Self_attention_Pipeline_l_norm_i5_l_j5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_norm_i5_l_j5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_144_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_144_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_144_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_144_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_144_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j6 
Execute         schedule -model Self_attention_Pipeline_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j6'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v72_write_ln156', kernel.cpp:156) of variable 'v73', kernel.cpp:156 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:156) on local variable 'v72'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v72_write_ln156', kernel.cpp:156) of variable 'v73', kernel.cpp:156 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:156) on local variable 'v72'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j6' (loop 'l_j6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v72_write_ln156', kernel.cpp:156) of variable 'v73', kernel.cpp:156 on local variable 'v72' and 'load' operation ('v72_load', kernel.cpp:156) on local variable 'v72'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j6'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j6' consists of the following:	'fadd' operation ('v73', kernel.cpp:156) [58]  (7.26 ns)
	'store' operation ('v72_write_ln156', kernel.cpp:156) of variable 'v73', kernel.cpp:156 on local variable 'v72' [66]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j6.
Execute         set_default_model Self_attention_Pipeline_l_j6 
Execute         bind -model Self_attention_Pipeline_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         schedule -model Self_attention_Pipeline_l_update_i7_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_update_i7_l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'l_update_i7_l_j7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i7_l_j7.
Execute         set_default_model Self_attention_Pipeline_l_update_i7_l_j7 
Execute         bind -model Self_attention_Pipeline_l_update_i7_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i7_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_1_VITIS_LOOP_190_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_1_VITIS_LOOP_190_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_gemm_i8_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         schedule -model Self_attention_Pipeline_l_gemm_i8_l_j8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'V_h'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'v124'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i8_l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'l_gemm_i8_l_j8'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_gemm_i8_l_j8.
Execute         set_default_model Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         bind -model Self_attention_Pipeline_l_gemm_i8_l_j8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_gemm_i8_l_j8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         schedule -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i9_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'l_scale_outp_i9_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_scale_outp_i9_l_j9.
Execute         set_default_model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         bind -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_scale_outp_i9_l_j9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_bias_i10_l_j10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i10_l_j10.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         bind -model Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i10_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_k3 
Execute         schedule -model Bert_layer_Pipeline_l_k3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v146) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_k3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_k3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_k3.
Execute         set_default_model Bert_layer_Pipeline_l_k3 
Execute         bind -model Bert_layer_Pipeline_l_k3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_k3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         schedule -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i12_l_j12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_scale_outp_i12_l_j12'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_scale_outp_i12_l_j12.
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         bind -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_scale_outp_i12_l_j12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_S_i_j_0_i13_l_j13'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_355_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_355_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_355_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_355_1.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_355_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_355_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_360_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_360_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_360_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_360_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j14 
Execute         schedule -model Bert_layer_Pipeline_l_j14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j14'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v176_write_ln370', kernel.cpp:370) of variable 'v177', kernel.cpp:370 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:370) on local variable 'v176'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v176_write_ln370', kernel.cpp:370) of variable 'v177', kernel.cpp:370 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:370) on local variable 'v176'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j14' (loop 'l_j14'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v176_write_ln370', kernel.cpp:370) of variable 'v177', kernel.cpp:370 on local variable 'v176' and 'load' operation ('v176_load', kernel.cpp:370) on local variable 'v176'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j14'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j14' consists of the following:	'fadd' operation ('v177', kernel.cpp:370) [70]  (7.26 ns)
	'store' operation ('v176_write_ln370', kernel.cpp:370) of variable 'v177', kernel.cpp:370 on local variable 'v176' [82]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j14.
Execute         set_default_model Bert_layer_Pipeline_l_j14 
Execute         bind -model Bert_layer_Pipeline_l_j14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i15 
Execute         schedule -model Bert_layer_Pipeline_l_mean_var_i15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'l_mean_var_i15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_mean_var_i15.
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i15 
Execute         bind -model Bert_layer_Pipeline_l_mean_var_i15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_mean_var_i15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j15 
Execute         schedule -model Bert_layer_Pipeline_l_j15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j15'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j15.
Execute         set_default_model Bert_layer_Pipeline_l_j15 
Execute         bind -model Bert_layer_Pipeline_l_j15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'float_to_int8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model float_to_int8.1 
Execute         schedule -model float_to_int8.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_scale_outp_i_l_j'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.sched.adb -f 
INFO-FLOW: Finish scheduling float_to_int8.1.
Execute         set_default_model float_to_int8.1 
Execute         bind -model float_to_int8.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.bind.adb -f 
INFO-FLOW: Finish binding float_to_int8.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i17_l_j16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i17_l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_bias_i17_l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i17_l_j16.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         bind -model Bert_layer_Pipeline_l_bias_i17_l_j16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i17_l_j16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_k4 
Execute         schedule -model Bert_layer_Pipeline_l_k4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v221) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_k4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_k4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_k4.
Execute         set_default_model Bert_layer_Pipeline_l_k4 
Execute         bind -model Bert_layer_Pipeline_l_k4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_k4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         schedule -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i19_l_j18'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_scale_outp_i19_l_j18'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_scale_outp_i19_l_j18.
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         bind -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_scale_outp_i19_l_j18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_50) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i20_l_j19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 208, loop 'l_S_i_j_0_i20_l_j19'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' consists of the following:	'call' operation ('tmp_9', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [97]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.57 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.68 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         schedule -model Bert_layer_Pipeline_l_bias_i21_l_j20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i21_l_j20'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_bias_i21_l_j20'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_bias_i21_l_j20.
Execute         set_default_model Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         bind -model Bert_layer_Pipeline_l_bias_i21_l_j20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_bias_i21_l_j20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_k5 
Execute         schedule -model Bert_layer_Pipeline_l_k5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=v265) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_k5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'l_k5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_k5.
Execute         set_default_model Bert_layer_Pipeline_l_k5 
Execute         bind -model Bert_layer_Pipeline_l_k5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_k5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         schedule -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_scale_outp_i23_l_j22'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_scale_outp_i23_l_j22'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_scale_outp_i23_l_j22.
Execute         set_default_model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         bind -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_scale_outp_i23_l_j22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_S_i_j_0_i24_l_j23'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_576_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_576_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_576_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_576_1.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_576_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_576_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_581_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_581_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_581_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_581_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_581_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_581_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_581_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j24 
Execute         schedule -model Bert_layer_Pipeline_l_j24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j24'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v295_write_ln591', kernel.cpp:591) of variable 'v296', kernel.cpp:591 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:591) on local variable 'v295'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v295_write_ln591', kernel.cpp:591) of variable 'v296', kernel.cpp:591 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:591) on local variable 'v295'.
WARNING: [HLS 200-880] The II Violation in module 'Bert_layer_Pipeline_l_j24' (loop 'l_j24'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v295_write_ln591', kernel.cpp:591) of variable 'v296', kernel.cpp:591 on local variable 'v295' and 'load' operation ('v295_load', kernel.cpp:591) on local variable 'v295'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 13, loop 'l_j24'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_j24' consists of the following:	'fadd' operation ('v296', kernel.cpp:591) [70]  (7.26 ns)
	'store' operation ('v295_write_ln591', kernel.cpp:591) of variable 'v296', kernel.cpp:591 on local variable 'v295' [82]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j24.
Execute         set_default_model Bert_layer_Pipeline_l_j24 
Execute         bind -model Bert_layer_Pipeline_l_j24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i26 
Execute         schedule -model Bert_layer_Pipeline_l_mean_var_i26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i26'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 28, loop 'l_mean_var_i26'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_mean_var_i26.
Execute         set_default_model Bert_layer_Pipeline_l_mean_var_i26 
Execute         bind -model Bert_layer_Pipeline_l_mean_var_i26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_mean_var_i26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j25 
Execute         schedule -model Bert_layer_Pipeline_l_j25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j25'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j25'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j25.
Execute         set_default_model Bert_layer_Pipeline_l_j25 
Execute         bind -model Bert_layer_Pipeline_l_j25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul11) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.258 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess float_to_int8 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_k 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i7_l_j7 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j14 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_mean_var_i15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j15 
Execute         rtl_gen_preprocess float_to_int8.1 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_k5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j24 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_mean_var_i26 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j25 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8.1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model float_to_int8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_to_int8' pipeline 'l_scale_outp_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_int8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.258 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_to_int8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_float_to_int8 
Execute         gen_rtl float_to_int8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_float_to_int8 
Execute         syn_report -csynth -model float_to_int8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/float_to_int8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model float_to_int8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/float_to_int8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model float_to_int8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model float_to_int8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.adb 
Execute         db_write -model float_to_int8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_to_int8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1' pipeline 'l_bias_i1_l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_k' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_k -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_k' pipeline 'l_k' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_k'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_k -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_k 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_k_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_k -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_k -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_k -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3' pipeline 'l_scale_outp_i3_l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2' pipeline 'VITIS_LOOP_100_1_VITIS_LOOP_101_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_gemm_i4_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_gemm_i4_l_j4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_gemm_i4_l_j4' pipeline 'l_gemm_i4_l_j4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_gemm_i4_l_j4'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i4_l_j4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i4_l_j4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_gemm_i4_l_j4 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_gemm_i4_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i4_l_j4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_gemm_i4_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i4_l_j4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_gemm_i4_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i4_l_j4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.adb 
Command         db_write done; 0.29 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i4_l_j4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_gemm_i4_l_j4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_norm_i5_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_norm_i5_l_j5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_norm_i5_l_j5' pipeline 'l_norm_i5_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_norm_i5_l_j5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_norm_i5_l_j5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         gen_rtl Self_attention_Pipeline_l_norm_i5_l_j5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_norm_i5_l_j5 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_norm_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_norm_i5_l_j5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_norm_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_norm_i5_l_j5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_norm_i5_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_norm_i5_l_j5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.adb 
Execute         db_write -model Self_attention_Pipeline_l_norm_i5_l_j5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_norm_i5_l_j5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_144_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_144_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_144_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_144_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_144_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_144_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_144_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_144_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_144_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_144_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_144_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_144_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_144_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j6' pipeline 'l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j6'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j6 
Execute         gen_rtl Self_attention_Pipeline_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j6 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.adb 
Execute         db_write -model Self_attention_Pipeline_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i7_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i7_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i7_l_j7' pipeline 'l_update_i7_l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i7_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i7_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i7_l_j7 
Execute         gen_rtl Self_attention_Pipeline_l_update_i7_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i7_l_j7 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i7_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i7_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i7_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Self_attention_Pipeline_l_update_i7_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i7_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_update_i7_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2' pipeline 'VITIS_LOOP_189_1_VITIS_LOOP_190_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.320 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_gemm_i8_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_gemm_i8_l_j8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_gemm_i8_l_j8' pipeline 'l_gemm_i8_l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_17_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_gemm_i8_l_j8'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i8_l_j8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         gen_rtl Self_attention_Pipeline_l_gemm_i8_l_j8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_gemm_i8_l_j8 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_gemm_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i8_l_j8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_gemm_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_gemm_i8_l_j8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_gemm_i8_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model Self_attention_Pipeline_l_gemm_i8_l_j8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.adb 
Execute         db_write -model Self_attention_Pipeline_l_gemm_i8_l_j8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_gemm_i8_l_j8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_scale_outp_i9_l_j9' pipeline 'l_scale_outp_i9_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_scale_outp_i9_l_j9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_scale_outp_i9_l_j9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         gen_rtl Self_attention_Pipeline_l_scale_outp_i9_l_j9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_scale_outp_i9_l_j9 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_scale_outp_i9_l_j9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_scale_outp_i9_l_j9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.adb 
Execute         db_write -model Self_attention_Pipeline_l_scale_outp_i9_l_j9 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_scale_outp_i9_l_j9 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.62 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i10_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i10_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i10_l_j10' pipeline 'l_bias_i10_l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i10_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i10_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i10_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i10_l_j10 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i10_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i10_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i10_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i10_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i10_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i10_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_k3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_k3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_k3' pipeline 'l_k3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_k3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_k3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_k3 
Execute         gen_rtl Bert_layer_Pipeline_l_k3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_k3 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_k3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_k3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.adb 
Execute         db_write -model Bert_layer_Pipeline_l_k3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_k3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_scale_outp_i12_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_scale_outp_i12_l_j12' pipeline 'l_scale_outp_i12_l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_scale_outp_i12_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i12_l_j12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i12_l_j12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.adb 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_scale_outp_i12_l_j12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13' pipeline 'l_S_i_j_0_i13_l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_355_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_355_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_355_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_355_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_355_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_355_1 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_355_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_355_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_355_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_355_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_355_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_355_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_355_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_355_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_360_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_360_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_360_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_360_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_360_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_360_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_360_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_360_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_360_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_360_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j14 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j14' pipeline 'l_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j14 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j14 
Execute         gen_rtl Bert_layer_Pipeline_l_j14 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j14 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j14 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j14 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j14 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_mean_var_i15 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i15' pipeline 'l_mean_var_i15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_mean_var_i15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_mean_var_i15 
Execute         gen_rtl Bert_layer_Pipeline_l_mean_var_i15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_mean_var_i15 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_mean_var_i15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_mean_var_i15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_mean_var_i15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_mean_var_i15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_mean_var_i15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_mean_var_i15 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.adb 
Execute         db_write -model Bert_layer_Pipeline_l_mean_var_i15 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_mean_var_i15 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j15 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j15' pipeline 'l_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j15'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j15 
Execute         gen_rtl Bert_layer_Pipeline_l_j15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j15 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j15 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j15 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j15 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'float_to_int8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model float_to_int8.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'float_to_int8_1' pipeline 'l_scale_outp_i_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'float_to_int8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl float_to_int8.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_float_to_int8_1 
Execute         gen_rtl float_to_int8.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_float_to_int8_1 
Execute         syn_report -csynth -model float_to_int8.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/float_to_int8_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model float_to_int8.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/float_to_int8_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model float_to_int8.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model float_to_int8.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.adb 
Execute         db_write -model float_to_int8.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info float_to_int8.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i17_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i17_l_j16 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i17_l_j16' pipeline 'l_bias_i17_l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i17_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i17_l_j16 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i17_l_j16 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i17_l_j16 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i17_l_j16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i17_l_j16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i17_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i17_l_j16 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i17_l_j16 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i17_l_j16 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_k4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_k4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_k4' pipeline 'l_k4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_k4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_k4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_k4 
Execute         gen_rtl Bert_layer_Pipeline_l_k4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_k4 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_k4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_k4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.adb 
Execute         db_write -model Bert_layer_Pipeline_l_k4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_k4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18' pipeline 'l_scale_outp_i19_l_j18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i19_l_j18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i19_l_j18_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.adb 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_scale_outp_i19_l_j18 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.383 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.52 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' pipeline 'l_S_i_j_0_i20_l_j19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19' is 21003 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.71 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_bias_i21_l_j20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_bias_i21_l_j20 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_bias_i21_l_j20' pipeline 'l_bias_i21_l_j20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_bias_i21_l_j20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i21_l_j20 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         gen_rtl Bert_layer_Pipeline_l_bias_i21_l_j20 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_bias_i21_l_j20 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_bias_i21_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i21_l_j20_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_bias_i21_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_bias_i21_l_j20_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_bias_i21_l_j20 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i21_l_j20 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.adb 
Execute         db_write -model Bert_layer_Pipeline_l_bias_i21_l_j20 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_bias_i21_l_j20 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_k5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_k5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_k5' pipeline 'l_k5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_k5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_k5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_k5 
Execute         gen_rtl Bert_layer_Pipeline_l_k5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_k5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_k5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_k5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_k5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_k5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_k5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_scale_outp_i23_l_j22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_scale_outp_i23_l_j22' pipeline 'l_scale_outp_i23_l_j22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_scale_outp_i23_l_j22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         gen_rtl Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i23_l_j22_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_scale_outp_i23_l_j22_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.adb 
Execute         db_write -model Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_scale_outp_i23_l_j22 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23' pipeline 'l_S_i_j_0_i24_l_j23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_576_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_576_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_576_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_576_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_576_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_576_1 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_576_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_576_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_576_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_576_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_576_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_576_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_576_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_576_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_581_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_581_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_581_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_581_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_581_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_581_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_581_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_581_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_581_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_581_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_581_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_581_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_581_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_581_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j24 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j24' pipeline 'l_j24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j24 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j24 
Execute         gen_rtl Bert_layer_Pipeline_l_j24 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j24 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j24_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j24_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j24 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j24 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j24 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j24 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_mean_var_i26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_mean_var_i26 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_mean_var_i26' pipeline 'l_mean_var_i26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_mean_var_i26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_mean_var_i26 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_mean_var_i26 
Execute         gen_rtl Bert_layer_Pipeline_l_mean_var_i26 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_mean_var_i26 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_mean_var_i26 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_mean_var_i26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_mean_var_i26 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_mean_var_i26_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_mean_var_i26 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_mean_var_i26 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.adb 
Execute         db_write -model Bert_layer_Pipeline_l_mean_var_i26 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_mean_var_i26 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j25 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j25' pipeline 'l_j25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j25'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j25 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j25 
Execute         gen_rtl Bert_layer_Pipeline_l_j25 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j25 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j25_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j25 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j25 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j25 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j25 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v323_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v324_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v325' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v326_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v327' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v328_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v329' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v330_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v331' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v332_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v333' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v334_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v335' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v336' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v337' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v338' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v339' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v340_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v341' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v342' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v343' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v344' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v345' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v346' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v347' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v348_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v349' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v350' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v351' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v352_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_11ns_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_124_22_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_5ns_4_14_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_12ns_5ns_4_16_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 3.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.67 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.73 seconds; current allocated memory: 2.445 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/verilog/Bert_layer 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.07 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 1.76 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8.1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO-FLOW: Handling components in module [float_to_int8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_124_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_bias_i1_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_k] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_124_8_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_8_1_1
INFO-FLOW: Found component Bert_layer_mux_124_4_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_4_1_1
INFO-FLOW: Found component Bert_layer_mac_muladd_8s_4s_22s_22_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_8s_4s_22s_22_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_sitofp_32s_32_6_no_dsp_1.
INFO-FLOW: Append model Bert_layer_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: Found component Bert_layer_mux_124_22_1_1.
INFO-FLOW: Append model Bert_layer_mux_124_22_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_10ns_5ns_4_14_seq_1.
INFO-FLOW: Append model Bert_layer_urem_10ns_5ns_4_14_seq_1
INFO-FLOW: Found component Bert_layer_mul_mul_10ns_11ns_21_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i_s_l_j_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_gemm_i4_l_j4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_42_8_1_1.
INFO-FLOW: Append model Bert_layer_mux_42_8_1_1
INFO-FLOW: Found component Bert_layer_mux_42_22_1_1.
INFO-FLOW: Append model Bert_layer_mux_42_22_1_1
INFO-FLOW: Found component Bert_layer_mul_8s_8s_16_1_1.
INFO-FLOW: Append model Bert_layer_mul_8s_8s_16_1_1
INFO-FLOW: Found component Bert_layer_mac_muladd_8s_8s_16s_17_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: Found component Bert_layer_mac_muladd_8s_8s_17s_17_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: Found component Bert_layer_mac_muladd_8s_8s_22s_22_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_8s_8s_22s_22_4_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_norm_i5_l_j5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_144_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_mux_42_32_1_1.
INFO-FLOW: Append model Bert_layer_mux_42_32_1_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i7_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_gemm_i8_l_j8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_scale_outp_i9_l_j9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i_m_l_j_m] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v123_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v123_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v125_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v125_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i10_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_k3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_scale_outp_i12_l_j12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_355_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_360_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j14] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_mean_var_i15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [float_to_int8_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i17_l_j16] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_k4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_scale_outp_i19_l_j18] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_bias_i21_l_j20] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_k5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_scale_outp_i23_l_j22] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_576_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_581_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j24] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_mean_var_i26] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j25] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_urem_12ns_5ns_4_16_seq_1.
INFO-FLOW: Append model Bert_layer_urem_12ns_5ns_4_16_seq_1
INFO-FLOW: Found component Bert_layer_mul_mul_12ns_13ns_25_4_1.
INFO-FLOW: Append model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_mean1_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_mean1_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_acc_outp4_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_acc_outp4_V_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v353_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v353_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v358_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v358_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v362_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v362_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v363_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v363_RAM_AUTO_1R1W
INFO-FLOW: Append model float_to_int8
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2
INFO-FLOW: Append model Self_attention_Pipeline_l_gemm_i4_l_j4
INFO-FLOW: Append model Self_attention_Pipeline_l_norm_i5_l_j5
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_144_1
INFO-FLOW: Append model Self_attention_Pipeline_l_j6
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i7_l_j7
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2
INFO-FLOW: Append model Self_attention_Pipeline_l_gemm_i8_l_j8
INFO-FLOW: Append model Self_attention_Pipeline_l_scale_outp_i9_l_j9
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i10_l_j10
INFO-FLOW: Append model Bert_layer_Pipeline_l_k3
INFO-FLOW: Append model Bert_layer_Pipeline_l_scale_outp_i12_l_j12
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_355_1
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_j14
INFO-FLOW: Append model Bert_layer_Pipeline_l_mean_var_i15
INFO-FLOW: Append model Bert_layer_Pipeline_l_j15
INFO-FLOW: Append model float_to_int8_1
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i17_l_j16
INFO-FLOW: Append model Bert_layer_Pipeline_l_k4
INFO-FLOW: Append model Bert_layer_Pipeline_l_scale_outp_i19_l_j18
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19
INFO-FLOW: Append model Bert_layer_Pipeline_l_bias_i21_l_j20
INFO-FLOW: Append model Bert_layer_Pipeline_l_k5
INFO-FLOW: Append model Bert_layer_Pipeline_l_scale_outp_i23_l_j22
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_576_1
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_581_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_j24
INFO-FLOW: Append model Bert_layer_Pipeline_l_mean_var_i26
INFO-FLOW: Append model Bert_layer_Pipeline_l_j25
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_mux_124_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mux_124_8_1_1 Bert_layer_mux_124_4_1_1 Bert_layer_mac_muladd_8s_4s_22s_22_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_sitofp_32s_32_6_no_dsp_1 Bert_layer_mux_124_22_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_urem_10ns_5ns_4_14_seq_1 Bert_layer_mul_mul_10ns_11ns_21_4_1 Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mux_42_8_1_1 Bert_layer_mux_42_22_1_1 Bert_layer_mul_8s_8s_16_1_1 Bert_layer_mac_muladd_8s_8s_16s_17_4_1 Bert_layer_mac_muladd_8s_8s_17s_17_4_1 Bert_layer_mac_muladd_8s_8s_22s_22_4_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_mux_42_32_1_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_v123_RAM_AUTO_1R1W Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W Bert_layer_Self_attention_v125_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_urem_12ns_5ns_4_16_seq_1 Bert_layer_mul_mul_12ns_13ns_25_4_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_mean1_RAM_AUTO_1R1W Bert_layer_acc_outp4_V_RAM_AUTO_1R1W Bert_layer_v353_RAM_AUTO_1R1W Bert_layer_v358_RAM_AUTO_1R1W Bert_layer_v362_RAM_AUTO_1R1W Bert_layer_v363_RAM_AUTO_1R1W float_to_int8 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 Linear_layer_qkv_Pipeline_l_k Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 Self_attention_Pipeline_l_gemm_i4_l_j4 Self_attention_Pipeline_l_norm_i5_l_j5 Self_attention_Pipeline_VITIS_LOOP_144_1 Self_attention_Pipeline_l_j6 Self_attention_Pipeline_l_update_i7_l_j7 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 Self_attention_Pipeline_l_gemm_i8_l_j8 Self_attention_Pipeline_l_scale_outp_i9_l_j9 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_l_bias_i10_l_j10 Bert_layer_Pipeline_l_k3 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 Bert_layer_Pipeline_VITIS_LOOP_355_1 Bert_layer_Pipeline_VITIS_LOOP_360_2 Bert_layer_Pipeline_l_j14 Bert_layer_Pipeline_l_mean_var_i15 Bert_layer_Pipeline_l_j15 float_to_int8_1 Bert_layer_Pipeline_l_bias_i17_l_j16 Bert_layer_Pipeline_l_k4 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 Bert_layer_Pipeline_l_bias_i21_l_j20 Bert_layer_Pipeline_l_k5 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 Bert_layer_Pipeline_VITIS_LOOP_576_1 Bert_layer_Pipeline_VITIS_LOOP_581_2 Bert_layer_Pipeline_l_j24 Bert_layer_Pipeline_l_mean_var_i26 Bert_layer_Pipeline_l_j25 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_mux_124_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mux_124_8_1_1
INFO-FLOW: To file: write model Bert_layer_mux_124_4_1_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_8s_4s_22s_22_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_sitofp_32s_32_6_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_mux_124_22_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_urem_10ns_5ns_4_14_seq_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_10ns_11ns_21_4_1
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mux_42_8_1_1
INFO-FLOW: To file: write model Bert_layer_mux_42_22_1_1
INFO-FLOW: To file: write model Bert_layer_mul_8s_8s_16_1_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_8s_8s_16s_17_4_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_8s_8s_22s_22_4_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_mux_42_32_1_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v123_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v125_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_urem_12ns_5ns_4_16_seq_1
INFO-FLOW: To file: write model Bert_layer_mul_mul_12ns_13ns_25_4_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_mean1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_acc_outp4_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v353_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v358_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v362_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v363_RAM_AUTO_1R1W
INFO-FLOW: To file: write model float_to_int8
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_k
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_gemm_i4_l_j4
INFO-FLOW: To file: write model Self_attention_Pipeline_l_norm_i5_l_j5
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_144_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j6
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i7_l_j7
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_gemm_i8_l_j8
INFO-FLOW: To file: write model Self_attention_Pipeline_l_scale_outp_i9_l_j9
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i10_l_j10
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_k3
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_scale_outp_i12_l_j12
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_355_1
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j14
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_mean_var_i15
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j15
INFO-FLOW: To file: write model float_to_int8_1
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i17_l_j16
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_k4
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_scale_outp_i19_l_j18
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_bias_i21_l_j20
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_k5
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_scale_outp_i23_l_j22
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_576_1
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_581_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j24
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_mean_var_i26
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j25
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_124_8_1_1
Bert_layer_mux_124_4_1_1
Bert_layer_mac_muladd_8s_4s_22s_22_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_sitofp_32s_32_6_no_dsp_1
Bert_layer_mux_124_22_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_4_14_seq_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_8_1_1
Bert_layer_mux_42_22_1_1
Bert_layer_mul_8s_8s_16_1_1
Bert_layer_mac_muladd_8s_8s_16s_17_4_1
Bert_layer_mac_muladd_8s_8s_17s_17_4_1
Bert_layer_mac_muladd_8s_8s_22s_22_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_mux_42_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v123_RAM_AUTO_1R1W
Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v125_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_urem_12ns_5ns_4_16_seq_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_mean1_RAM_AUTO_1R1W
Bert_layer_acc_outp4_V_RAM_AUTO_1R1W
Bert_layer_v353_RAM_AUTO_1R1W
Bert_layer_v358_RAM_AUTO_1R1W
Bert_layer_v362_RAM_AUTO_1R1W
Bert_layer_v363_RAM_AUTO_1R1W
float_to_int8
Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2
Self_attention_Pipeline_l_gemm_i4_l_j4
Self_attention_Pipeline_l_norm_i5_l_j5
Self_attention_Pipeline_VITIS_LOOP_144_1
Self_attention_Pipeline_l_j6
Self_attention_Pipeline_l_update_i7_l_j7
Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2
Self_attention_Pipeline_l_gemm_i8_l_j8
Self_attention_Pipeline_l_scale_outp_i9_l_j9
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Bert_layer_Pipeline_l_bias_i10_l_j10
Bert_layer_Pipeline_l_k3
Bert_layer_Pipeline_l_scale_outp_i12_l_j12
Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13
Bert_layer_Pipeline_VITIS_LOOP_355_1
Bert_layer_Pipeline_VITIS_LOOP_360_2
Bert_layer_Pipeline_l_j14
Bert_layer_Pipeline_l_mean_var_i15
Bert_layer_Pipeline_l_j15
float_to_int8_1
Bert_layer_Pipeline_l_bias_i17_l_j16
Bert_layer_Pipeline_l_k4
Bert_layer_Pipeline_l_scale_outp_i19_l_j18
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19
Bert_layer_Pipeline_l_bias_i21_l_j20
Bert_layer_Pipeline_l_k5
Bert_layer_Pipeline_l_scale_outp_i23_l_j22
Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23
Bert_layer_Pipeline_VITIS_LOOP_576_1
Bert_layer_Pipeline_VITIS_LOOP_581_2
Bert_layer_Pipeline_l_j24
Bert_layer_Pipeline_l_mean_var_i26
Bert_layer_Pipeline_l_j25
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_source done; 0.13 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Command         ap_source done; 0.21 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v123_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v125_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.44 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.24 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_mean1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_acc_outp4_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v353_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v358_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v362_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v363_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.35 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.11 seconds. CPU system time: 0.48 seconds. Elapsed time: 10.86 seconds; current allocated memory: 2.512 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_mux_124_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_124_8_1_1
Bert_layer_mux_124_4_1_1
Bert_layer_mac_muladd_8s_4s_22s_22_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_sitofp_32s_32_6_no_dsp_1
Bert_layer_mux_124_22_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_urem_10ns_5ns_4_14_seq_1
Bert_layer_mul_mul_10ns_11ns_21_4_1
Bert_layer_Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mux_42_8_1_1
Bert_layer_mux_42_22_1_1
Bert_layer_mul_8s_8s_16_1_1
Bert_layer_mac_muladd_8s_8s_16s_17_4_1
Bert_layer_mac_muladd_8s_8s_17s_17_4_1
Bert_layer_mac_muladd_8s_8s_22s_22_4_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_mux_42_32_1_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_acc_outp2_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_acc_outp1_V_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v123_RAM_AUTO_1R1W
Bert_layer_Self_attention_v124_RAM_1WNR_AUTO_1R1W
Bert_layer_Self_attention_v125_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_urem_12ns_5ns_4_16_seq_1
Bert_layer_mul_mul_12ns_13ns_25_4_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_mean1_RAM_AUTO_1R1W
Bert_layer_acc_outp4_V_RAM_AUTO_1R1W
Bert_layer_v353_RAM_AUTO_1R1W
Bert_layer_v358_RAM_AUTO_1R1W
Bert_layer_v362_RAM_AUTO_1R1W
Bert_layer_v363_RAM_AUTO_1R1W
float_to_int8
Linear_layer_qkv_Pipeline_l_bias_i1_l_j1
Linear_layer_qkv_Pipeline_l_k
Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2
Self_attention_Pipeline_l_gemm_i4_l_j4
Self_attention_Pipeline_l_norm_i5_l_j5
Self_attention_Pipeline_VITIS_LOOP_144_1
Self_attention_Pipeline_l_j6
Self_attention_Pipeline_l_update_i7_l_j7
Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2
Self_attention_Pipeline_l_gemm_i8_l_j8
Self_attention_Pipeline_l_scale_outp_i9_l_j9
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Bert_layer_Pipeline_l_bias_i10_l_j10
Bert_layer_Pipeline_l_k3
Bert_layer_Pipeline_l_scale_outp_i12_l_j12
Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13
Bert_layer_Pipeline_VITIS_LOOP_355_1
Bert_layer_Pipeline_VITIS_LOOP_360_2
Bert_layer_Pipeline_l_j14
Bert_layer_Pipeline_l_mean_var_i15
Bert_layer_Pipeline_l_j15
float_to_int8_1
Bert_layer_Pipeline_l_bias_i17_l_j16
Bert_layer_Pipeline_l_k4
Bert_layer_Pipeline_l_scale_outp_i19_l_j18
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19
Bert_layer_Pipeline_l_bias_i21_l_j20
Bert_layer_Pipeline_l_k5
Bert_layer_Pipeline_l_scale_outp_i23_l_j22
Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23
Bert_layer_Pipeline_VITIS_LOOP_576_1
Bert_layer_Pipeline_VITIS_LOOP_581_2
Bert_layer_Pipeline_l_j24
Bert_layer_Pipeline_l_mean_var_i26
Bert_layer_Pipeline_l_j25
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_bias_i1_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_k.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i4_l_j4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_norm_i5_l_j5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_144_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i7_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_gemm_i8_l_j8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_scale_outp_i9_l_j9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i10_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i12_l_j12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_355_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_360_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j14.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/float_to_int8_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i17_l_j16.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i19_l_j18.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_bias_i21_l_j20.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_k5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_scale_outp_i23_l_j22.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_576_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_581_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j24.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_mean_var_i26.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j25.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dct_int8.prj/out.prj/solution1/impl/misc/Bert_layer_sitofp_32s_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer float_to_int8 grp_float_to_int8_fu_2032 Bert_layer_Pipeline_l_bias_i10_l_j10 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_2108 Linear_layer_qkv grp_Linear_layer_qkv_fu_2138 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372 Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402 Linear_layer_qkv_Pipeline_l_k grp_Linear_layer_qkv_Pipeline_l_k_fu_444 Self_attention grp_Self_attention_fu_2222 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332 Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 grp_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_fu_421 Self_attention_Pipeline_VITIS_LOOP_144_1 grp_Self_attention_Pipeline_VITIS_LOOP_144_1_fu_429 Self_attention_Pipeline_l_gemm_i4_l_j4 grp_Self_attention_Pipeline_l_gemm_i4_l_j4_fu_434 Self_attention_Pipeline_l_norm_i5_l_j5 grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450 Self_attention_Pipeline_l_update_i7_l_j7 grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 grp_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_fu_479 Self_attention_Pipeline_l_j6 grp_Self_attention_Pipeline_l_j6_fu_487 Self_attention_Pipeline_l_gemm_i8_l_j8 grp_Self_attention_Pipeline_l_gemm_i8_l_j8_fu_501 Self_attention_Pipeline_l_scale_outp_i9_l_j9 grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 grp_Bert_layer_Pipeline_l_scale_outp_i12_l_j12_fu_2280 Bert_layer_Pipeline_VITIS_LOOP_355_1 grp_Bert_layer_Pipeline_VITIS_LOOP_355_1_fu_2310 Bert_layer_Pipeline_VITIS_LOOP_360_2 grp_Bert_layer_Pipeline_VITIS_LOOP_360_2_fu_2315 Bert_layer_Pipeline_l_k3 grp_Bert_layer_Pipeline_l_k3_fu_2320 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_fu_2365 Bert_layer_Pipeline_l_mean_var_i15 grp_Bert_layer_Pipeline_l_mean_var_i15_fu_2417 Bert_layer_Pipeline_l_j14 grp_Bert_layer_Pipeline_l_j14_fu_2424 float_to_int8_1 grp_float_to_int8_1_fu_2446 Bert_layer_Pipeline_l_bias_i17_l_j16 grp_Bert_layer_Pipeline_l_bias_i17_l_j16_fu_2498 Bert_layer_Pipeline_l_j15 grp_Bert_layer_Pipeline_l_j15_fu_2516 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2551 Bert_layer_Pipeline_l_bias_i21_l_j20 grp_Bert_layer_Pipeline_l_bias_i21_l_j20_fu_2581 Bert_layer_Pipeline_l_k4 grp_Bert_layer_Pipeline_l_k4_fu_2599 Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2644 pow_generic_double_s grp_pow_generic_double_s_fu_523 generic_tanh_float_s grp_generic_tanh_float_s_fu_552 exp_generic_double_s grp_exp_generic_double_s_fu_89 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 grp_Bert_layer_Pipeline_l_scale_outp_i23_l_j22_fu_2704 Bert_layer_Pipeline_VITIS_LOOP_576_1 grp_Bert_layer_Pipeline_VITIS_LOOP_576_1_fu_2734 Bert_layer_Pipeline_VITIS_LOOP_581_2 grp_Bert_layer_Pipeline_VITIS_LOOP_581_2_fu_2739 Bert_layer_Pipeline_l_k5 grp_Bert_layer_Pipeline_l_k5_fu_2744 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 grp_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_fu_2789 Bert_layer_Pipeline_l_mean_var_i26 grp_Bert_layer_Pipeline_l_mean_var_i26_fu_2829 Bert_layer_Pipeline_l_j24 grp_Bert_layer_Pipeline_l_j24_fu_2836 Bert_layer_Pipeline_l_j25 grp_Bert_layer_Pipeline_l_j25_fu_2858} INST2MODULE {Bert_layer Bert_layer grp_float_to_int8_fu_2032 float_to_int8 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_2108 Bert_layer_Pipeline_l_bias_i10_l_j10 grp_Linear_layer_qkv_fu_2138 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372 Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402 Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 grp_Linear_layer_qkv_Pipeline_l_k_fu_444 Linear_layer_qkv_Pipeline_l_k grp_Self_attention_fu_2222 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_fu_421 Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 grp_Self_attention_Pipeline_VITIS_LOOP_144_1_fu_429 Self_attention_Pipeline_VITIS_LOOP_144_1 grp_Self_attention_Pipeline_l_gemm_i4_l_j4_fu_434 Self_attention_Pipeline_l_gemm_i4_l_j4 grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450 Self_attention_Pipeline_l_norm_i5_l_j5 grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464 Self_attention_Pipeline_l_update_i7_l_j7 grp_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_fu_479 Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 grp_Self_attention_Pipeline_l_j6_fu_487 Self_attention_Pipeline_l_j6 grp_Self_attention_Pipeline_l_gemm_i8_l_j8_fu_501 Self_attention_Pipeline_l_gemm_i8_l_j8 grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517 Self_attention_Pipeline_l_scale_outp_i9_l_j9 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Bert_layer_Pipeline_l_scale_outp_i12_l_j12_fu_2280 Bert_layer_Pipeline_l_scale_outp_i12_l_j12 grp_Bert_layer_Pipeline_VITIS_LOOP_355_1_fu_2310 Bert_layer_Pipeline_VITIS_LOOP_355_1 grp_Bert_layer_Pipeline_VITIS_LOOP_360_2_fu_2315 Bert_layer_Pipeline_VITIS_LOOP_360_2 grp_Bert_layer_Pipeline_l_k3_fu_2320 Bert_layer_Pipeline_l_k3 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_fu_2365 Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 grp_Bert_layer_Pipeline_l_mean_var_i15_fu_2417 Bert_layer_Pipeline_l_mean_var_i15 grp_Bert_layer_Pipeline_l_j14_fu_2424 Bert_layer_Pipeline_l_j14 grp_float_to_int8_1_fu_2446 float_to_int8_1 grp_Bert_layer_Pipeline_l_bias_i17_l_j16_fu_2498 Bert_layer_Pipeline_l_bias_i17_l_j16 grp_Bert_layer_Pipeline_l_j15_fu_2516 Bert_layer_Pipeline_l_j15 grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2551 Bert_layer_Pipeline_l_scale_outp_i19_l_j18 grp_Bert_layer_Pipeline_l_bias_i21_l_j20_fu_2581 Bert_layer_Pipeline_l_bias_i21_l_j20 grp_Bert_layer_Pipeline_l_k4_fu_2599 Bert_layer_Pipeline_l_k4 grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2644 Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 grp_pow_generic_double_s_fu_523 pow_generic_double_s grp_generic_tanh_float_s_fu_552 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Bert_layer_Pipeline_l_scale_outp_i23_l_j22_fu_2704 Bert_layer_Pipeline_l_scale_outp_i23_l_j22 grp_Bert_layer_Pipeline_VITIS_LOOP_576_1_fu_2734 Bert_layer_Pipeline_VITIS_LOOP_576_1 grp_Bert_layer_Pipeline_VITIS_LOOP_581_2_fu_2739 Bert_layer_Pipeline_VITIS_LOOP_581_2 grp_Bert_layer_Pipeline_l_k5_fu_2744 Bert_layer_Pipeline_l_k5 grp_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_fu_2789 Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 grp_Bert_layer_Pipeline_l_mean_var_i26_fu_2829 Bert_layer_Pipeline_l_mean_var_i26 grp_Bert_layer_Pipeline_l_j24_fu_2836 Bert_layer_Pipeline_l_j24 grp_Bert_layer_Pipeline_l_j25_fu_2858 Bert_layer_Pipeline_l_j25} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_float_to_int8_fu_2032 grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_2108 grp_Linear_layer_qkv_fu_2138 grp_Self_attention_fu_2222 grp_Bert_layer_Pipeline_l_scale_outp_i12_l_j12_fu_2280 grp_Bert_layer_Pipeline_VITIS_LOOP_355_1_fu_2310 grp_Bert_layer_Pipeline_VITIS_LOOP_360_2_fu_2315 grp_Bert_layer_Pipeline_l_k3_fu_2320 grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_fu_2365 grp_Bert_layer_Pipeline_l_mean_var_i15_fu_2417 grp_Bert_layer_Pipeline_l_j14_fu_2424 grp_float_to_int8_1_fu_2446 grp_Bert_layer_Pipeline_l_bias_i17_l_j16_fu_2498 grp_Bert_layer_Pipeline_l_j15_fu_2516 grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2551 grp_Bert_layer_Pipeline_l_bias_i21_l_j20_fu_2581 grp_Bert_layer_Pipeline_l_k4_fu_2599 grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2644 grp_Bert_layer_Pipeline_l_scale_outp_i23_l_j22_fu_2704 grp_Bert_layer_Pipeline_VITIS_LOOP_576_1_fu_2734 grp_Bert_layer_Pipeline_VITIS_LOOP_581_2_fu_2739 grp_Bert_layer_Pipeline_l_k5_fu_2744 grp_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_fu_2789 grp_Bert_layer_Pipeline_l_mean_var_i26_fu_2829 grp_Bert_layer_Pipeline_l_j24_fu_2836 grp_Bert_layer_Pipeline_l_j25_fu_2858}} grp_float_to_int8_fu_2032 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_2108 {DEPTH 2 CHILDREN {}} grp_Linear_layer_qkv_fu_2138 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372 grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402 grp_Linear_layer_qkv_Pipeline_l_k_fu_444}} grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_k_fu_444 {DEPTH 3 CHILDREN {}} grp_Self_attention_fu_2222 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332 grp_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_fu_421 grp_Self_attention_Pipeline_VITIS_LOOP_144_1_fu_429 grp_Self_attention_Pipeline_l_gemm_i4_l_j4_fu_434 grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450 grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464 grp_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_fu_479 grp_Self_attention_Pipeline_l_j6_fu_487 grp_Self_attention_Pipeline_l_gemm_i8_l_j8_fu_501 grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531}} grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_332 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_fu_421 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_144_1_fu_429 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_gemm_i4_l_j4_fu_434 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_norm_i5_l_j5_fu_450 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i7_l_j7_fu_464 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2_fu_479 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j6_fu_487 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_gemm_i8_l_j8_fu_501 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_scale_outp_i9_l_j9_fu_517 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_531 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_scale_outp_i12_l_j12_fu_2280 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_355_1_fu_2310 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_360_2_fu_2315 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_k3_fu_2320 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13_fu_2365 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_mean_var_i15_fu_2417 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j14_fu_2424 {DEPTH 2 CHILDREN {}} grp_float_to_int8_1_fu_2446 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i17_l_j16_fu_2498 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j15_fu_2516 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_scale_outp_i19_l_j18_fu_2551 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_bias_i21_l_j20_fu_2581 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_k4_fu_2599 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19_fu_2644 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_523 grp_generic_tanh_float_s_fu_552}} grp_pow_generic_double_s_fu_523 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_552 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Bert_layer_Pipeline_l_scale_outp_i23_l_j22_fu_2704 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_576_1_fu_2734 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_581_2_fu_2739 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_k5_fu_2744 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23_fu_2789 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_mean_var_i26_fu_2829 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j24_fu_2836 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j25_fu_2858 {DEPTH 2 CHILDREN {}}} MODULEDATA {float_to_int8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_2_fu_640_p2 SOURCE kernel.cpp:21 VARIABLE add_ln21_2 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_652_p2 SOURCE kernel.cpp:21 VARIABLE add_ln21 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_891_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_905_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_4_fu_984_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_4 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_764_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_291_p2 SOURCE kernel.cpp:49 VARIABLE add_ln49_1 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_303_p2 SOURCE kernel.cpp:49 VARIABLE add_ln49 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_336_p2 SOURCE kernel.cpp:50 VARIABLE add_ln50 LOOP l_bias_i1_l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_k {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_472_p2 SOURCE kernel.cpp:59 VARIABLE add_ln59 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_498_p2 SOURCE kernel.cpp:61 VARIABLE add_ln61 LOOP l_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U57 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v26 LOOP l_k BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U57 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v29_V LOOP l_k BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_512_p2 SOURCE kernel.cpp:72 VARIABLE add_ln72_1 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_570_p2 SOURCE kernel.cpp:72 VARIABLE add_ln72 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U90 SOURCE kernel.cpp:78 VARIABLE v35 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_659_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_673_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_11_fu_752_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_11 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_551_p2 SOURCE kernel.cpp:73 VARIABLE add_ln73 LOOP l_scale_outp_i3_l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_1_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_2_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_3_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_4_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_5_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_6_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_7_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_8_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_9_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_10_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp_V_11_U SOURCE kernel.cpp:46 VARIABLE acc_outp_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_525_p2 SOURCE kernel.cpp:57 VARIABLE add_ln57_1 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_575_p2 SOURCE kernel.cpp:57 VARIABLE add_ln57 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U122 SOURCE kernel.cpp:57 VARIABLE mul LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_656_p2 SOURCE kernel.cpp:61 VARIABLE sub_ln61 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_681_p2 SOURCE kernel.cpp:58 VARIABLE add_ln58 LOOP l_gemm_i2_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 24 URAM 0}} Self_attention_Pipeline_l_mh_separate_i_s_l_j_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_826_p2 SOURCE kernel.cpp:244 VARIABLE add_ln244_1 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_919_p2 SOURCE kernel.cpp:244 VARIABLE add_ln244 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_1051_p2 SOURCE kernel.cpp:248 VARIABLE add_ln248 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_868_p2 SOURCE kernel.cpp:247 VARIABLE add_ln247 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_849_p2 SOURCE kernel.cpp:245 VARIABLE add_ln245 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_150_p2 SOURCE kernel.cpp:100 VARIABLE add_ln100_1 LOOP VITIS_LOOP_100_1_VITIS_LOOP_101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_162_p2 SOURCE kernel.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_1_VITIS_LOOP_101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_204_p2 SOURCE kernel.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_100_1_VITIS_LOOP_101_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_gemm_i4_l_j4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_5611_p2 SOURCE kernel.cpp:106 VARIABLE add_ln106_1 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_5620_p2 SOURCE kernel.cpp:106 VARIABLE add_ln106 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U303 SOURCE kernel.cpp:113 VARIABLE mul_ln113 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U285 SOURCE kernel.cpp:113 VARIABLE mul_ln113_1 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U254 SOURCE kernel.cpp:113 VARIABLE mul_ln113_2 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U286 SOURCE kernel.cpp:113 VARIABLE mul_ln113_3 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U255 SOURCE kernel.cpp:113 VARIABLE mul_ln113_4 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U287 SOURCE kernel.cpp:113 VARIABLE mul_ln113_5 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U256 SOURCE kernel.cpp:113 VARIABLE mul_ln113_6 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U288 SOURCE kernel.cpp:113 VARIABLE mul_ln113_7 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U257 SOURCE kernel.cpp:113 VARIABLE mul_ln113_8 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U289 SOURCE kernel.cpp:113 VARIABLE mul_ln113_9 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U258 SOURCE kernel.cpp:113 VARIABLE mul_ln113_10 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U290 SOURCE kernel.cpp:113 VARIABLE mul_ln113_11 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U259 SOURCE kernel.cpp:113 VARIABLE mul_ln113_12 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U291 SOURCE kernel.cpp:113 VARIABLE mul_ln113_13 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U260 SOURCE kernel.cpp:113 VARIABLE mul_ln113_14 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U292 SOURCE kernel.cpp:113 VARIABLE mul_ln113_15 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U261 SOURCE kernel.cpp:113 VARIABLE mul_ln113_16 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U294 SOURCE kernel.cpp:113 VARIABLE mul_ln113_17 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U262 SOURCE kernel.cpp:113 VARIABLE mul_ln113_18 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U295 SOURCE kernel.cpp:113 VARIABLE mul_ln113_19 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U263 SOURCE kernel.cpp:113 VARIABLE mul_ln113_20 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U296 SOURCE kernel.cpp:113 VARIABLE mul_ln113_21 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U264 SOURCE kernel.cpp:113 VARIABLE mul_ln113_22 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U297 SOURCE kernel.cpp:113 VARIABLE mul_ln113_23 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U265 SOURCE kernel.cpp:113 VARIABLE mul_ln113_24 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U298 SOURCE kernel.cpp:113 VARIABLE mul_ln113_25 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U266 SOURCE kernel.cpp:113 VARIABLE mul_ln113_26 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U299 SOURCE kernel.cpp:113 VARIABLE mul_ln113_27 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U267 SOURCE kernel.cpp:113 VARIABLE mul_ln113_28 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U253 SOURCE kernel.cpp:113 VARIABLE mul_ln113_29 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U293 SOURCE kernel.cpp:113 VARIABLE mul_ln113_30 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U268 SOURCE kernel.cpp:113 VARIABLE mul_ln113_31 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U311 SOURCE kernel.cpp:113 VARIABLE mul_ln113_32 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U269 SOURCE kernel.cpp:113 VARIABLE mul_ln113_33 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U300 SOURCE kernel.cpp:113 VARIABLE mul_ln113_34 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U270 SOURCE kernel.cpp:113 VARIABLE mul_ln113_35 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U301 SOURCE kernel.cpp:113 VARIABLE mul_ln113_36 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U271 SOURCE kernel.cpp:113 VARIABLE mul_ln113_37 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U304 SOURCE kernel.cpp:113 VARIABLE mul_ln113_38 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U272 SOURCE kernel.cpp:113 VARIABLE mul_ln113_39 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U305 SOURCE kernel.cpp:113 VARIABLE mul_ln113_40 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U273 SOURCE kernel.cpp:113 VARIABLE mul_ln113_41 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U306 SOURCE kernel.cpp:113 VARIABLE mul_ln113_42 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U274 SOURCE kernel.cpp:113 VARIABLE mul_ln113_43 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U307 SOURCE kernel.cpp:113 VARIABLE mul_ln113_44 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U275 SOURCE kernel.cpp:113 VARIABLE mul_ln113_45 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U308 SOURCE kernel.cpp:113 VARIABLE mul_ln113_46 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U276 SOURCE kernel.cpp:113 VARIABLE mul_ln113_47 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U312 SOURCE kernel.cpp:113 VARIABLE mul_ln113_48 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U277 SOURCE kernel.cpp:113 VARIABLE mul_ln113_49 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U309 SOURCE kernel.cpp:113 VARIABLE mul_ln113_50 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U278 SOURCE kernel.cpp:113 VARIABLE mul_ln113_51 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U310 SOURCE kernel.cpp:113 VARIABLE mul_ln113_52 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U279 SOURCE kernel.cpp:113 VARIABLE mul_ln113_53 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U313 SOURCE kernel.cpp:113 VARIABLE mul_ln113_54 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U280 SOURCE kernel.cpp:113 VARIABLE mul_ln113_55 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U314 SOURCE kernel.cpp:113 VARIABLE mul_ln113_56 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U281 SOURCE kernel.cpp:113 VARIABLE mul_ln113_57 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U315 SOURCE kernel.cpp:113 VARIABLE mul_ln113_58 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U282 SOURCE kernel.cpp:113 VARIABLE mul_ln113_59 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U316 SOURCE kernel.cpp:113 VARIABLE mul_ln113_60 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_22s_22_4_1_U302 SOURCE kernel.cpp:113 VARIABLE mul_ln113_61 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U283 SOURCE kernel.cpp:113 VARIABLE mul_ln113_62 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U284 SOURCE kernel.cpp:113 VARIABLE mul_ln113_63 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_22s_22_4_1_U302 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U316 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_1 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_8555_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_2 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U314 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_3 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U315 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_4 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_8566_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_5 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U312 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_7 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U309 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_8 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_9_fu_8578_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_9 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U310 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_10 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U313 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_11 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_12_fu_8594_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_12 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_13_fu_8604_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_13 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U311 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_15 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U300 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_16 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_17_fu_8616_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_17 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U301 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_18 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U304 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_19 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_8471_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_20 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_21_fu_8629_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_21 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U305 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_22 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U306 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_23 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_24_fu_8483_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_24 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U307 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_25 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U308 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_26 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_27_fu_8499_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_27 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_28_fu_8509_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_28 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_29_fu_8683_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_29 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U303 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_31 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U285 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_32 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_33_fu_8521_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_33 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U286 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_34 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U287 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_35 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_36_fu_8111_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_36 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_37_fu_8534_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_37 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U288 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_38 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U289 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_39 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_40_fu_8123_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_40 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U290 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_41 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U291 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_42 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_43_fu_8139_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_43 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_44_fu_8149_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_44 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_45_fu_8641_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_45 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U292 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_46 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U294 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_47 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_48_fu_8299_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_48 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U295 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_49 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U296 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_50 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_51_fu_8315_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_51 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_52_fu_8325_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_52 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U297 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_53 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U298 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_54 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_55_fu_8337_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_55 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U299 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_56 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U284 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_57 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U293 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_58 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_59_fu_8353_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_59 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_60_fu_8363_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_60 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_61_fu_8546_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_61 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_62_fu_8654_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_62 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_7701_p2 SOURCE kernel.cpp:107 VARIABLE add_ln107 LOOP l_gemm_i4_l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 33 BRAM 0 URAM 0}} Self_attention_Pipeline_l_norm_i5_l_j5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_237_p2 SOURCE kernel.cpp:121 VARIABLE add_ln121_1 LOOP l_norm_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_249_p2 SOURCE kernel.cpp:121 VARIABLE add_ln121 LOOP l_norm_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_291_p2 SOURCE kernel.cpp:122 VARIABLE add_ln122 LOOP l_norm_i5_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_144_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_60_p2 SOURCE kernel.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_144_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_205_p2 SOURCE kernel.cpp:149 VARIABLE add_ln149 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_215_p2 SOURCE kernel.cpp:151 VARIABLE add_ln151 LOOP l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U350 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v71 LOOP l_j6 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i7_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_1_fu_276_p2 SOURCE kernel.cpp:160 VARIABLE add_ln160_1 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_288_p2 SOURCE kernel.cpp:160 VARIABLE add_ln160 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_446_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_460_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_5_fu_539_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_5 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_330_p2 SOURCE kernel.cpp:161 VARIABLE add_ln161 LOOP l_update_i7_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_189_1_VITIS_LOOP_190_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_1_fu_154_p2 SOURCE kernel.cpp:189 VARIABLE add_ln189_1 LOOP VITIS_LOOP_189_1_VITIS_LOOP_190_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_166_p2 SOURCE kernel.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_189_1_VITIS_LOOP_190_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_220_p2 SOURCE kernel.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_189_1_VITIS_LOOP_190_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_226_p2 SOURCE kernel.cpp:190 VARIABLE add_ln190 LOOP VITIS_LOOP_189_1_VITIS_LOOP_190_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_gemm_i8_l_j8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln198_fu_1421_p2 SOURCE kernel.cpp:198 VARIABLE sub_ln198 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_1433_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_1 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_1442_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln198_1_fu_1504_p2 SOURCE kernel.cpp:198 VARIABLE sub_ln198_1 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_2_fu_1792_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_2 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_3_fu_1805_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_3 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_4_fu_1818_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_4 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_5_fu_1831_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_5 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_6_fu_1844_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_6 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_7_fu_1857_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_7 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_8_fu_1870_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_8 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_9_fu_1883_p2 SOURCE kernel.cpp:195 VARIABLE add_ln195_9 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_430_fu_1899_p2 SOURCE kernel.cpp:195 VARIABLE empty_430 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U410 SOURCE kernel.cpp:202 VARIABLE mul_ln202 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U404 SOURCE kernel.cpp:202 VARIABLE mul_ln202_1 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U405 SOURCE kernel.cpp:202 VARIABLE mul_ln202_2 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U406 SOURCE kernel.cpp:202 VARIABLE mul_ln202_3 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U411 SOURCE kernel.cpp:202 VARIABLE mul_ln202_4 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U407 SOURCE kernel.cpp:202 VARIABLE mul_ln202_5 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U412 SOURCE kernel.cpp:202 VARIABLE mul_ln202_6 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U413 SOURCE kernel.cpp:202 VARIABLE mul_ln202_7 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U416 SOURCE kernel.cpp:202 VARIABLE mul_ln202_8 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_16_1_1_U408 SOURCE kernel.cpp:202 VARIABLE mul_ln202_9 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U414 SOURCE kernel.cpp:202 VARIABLE mul_ln202_10 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U415 SOURCE kernel.cpp:202 VARIABLE mul_ln202_11 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U414 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_2390_p2 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_1 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U413 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_2 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U416 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_3 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U410 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_5 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U412 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_6 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U411 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_7 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_16s_17_4_1_U415 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE add_ln75_8 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_1758_p2 SOURCE kernel.cpp:196 VARIABLE add_ln196 LOOP l_gemm_i8_l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_scale_outp_i9_l_j9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_266_p2 SOURCE kernel.cpp:210 VARIABLE add_ln210_1 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_278_p2 SOURCE kernel.cpp:210 VARIABLE add_ln210 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_332_p2 SOURCE kernel.cpp:213 VARIABLE add_ln213 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_424_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_438_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_9_fu_517_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_9 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_338_p2 SOURCE kernel.cpp:211 VARIABLE add_ln211 LOOP l_scale_outp_i9_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_merge_i_m_l_j_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_1_fu_352_p2 SOURCE kernel.cpp:261 VARIABLE add_ln261_1 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_364_p2 SOURCE kernel.cpp:261 VARIABLE add_ln261 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_437_p2 SOURCE kernel.cpp:264 VARIABLE add_ln264 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_467_p2 SOURCE kernel.cpp:265 VARIABLE add_ln265 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_406_p2 SOURCE kernel.cpp:262 VARIABLE add_ln262 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_outp2_V_U SOURCE kernel.cpp:186 VARIABLE acc_outp2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_outp2_V_1_U SOURCE kernel.cpp:186 VARIABLE acc_outp2_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_outp2_V_2_U SOURCE kernel.cpp:186 VARIABLE acc_outp2_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc_outp2_V_3_U SOURCE kernel.cpp:186 VARIABLE acc_outp2_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:143 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp1_V_U SOURCE kernel.cpp:97 VARIABLE acc_outp1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp1_V_1_U SOURCE kernel.cpp:97 VARIABLE acc_outp1_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp1_V_2_U SOURCE kernel.cpp:97 VARIABLE acc_outp1_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp1_V_3_U SOURCE kernel.cpp:97 VARIABLE acc_outp1_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_U SOURCE kernel.cpp:241 VARIABLE Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_1_U SOURCE kernel.cpp:241 VARIABLE Q_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_2_U SOURCE kernel.cpp:241 VARIABLE Q_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_h_3_U SOURCE kernel.cpp:241 VARIABLE Q_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_U SOURCE kernel.cpp:242 VARIABLE K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_1_U SOURCE kernel.cpp:242 VARIABLE K_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_2_U SOURCE kernel.cpp:242 VARIABLE K_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME K_h_3_U SOURCE kernel.cpp:242 VARIABLE K_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_U SOURCE kernel.cpp:243 VARIABLE V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_1_U SOURCE kernel.cpp:243 VARIABLE V_h_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_2_U SOURCE kernel.cpp:243 VARIABLE V_h_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME V_h_3_U SOURCE kernel.cpp:243 VARIABLE V_h_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v123_U SOURCE kernel.cpp:255 VARIABLE v123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v123_1_U SOURCE kernel.cpp:255 VARIABLE v123_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v123_2_U SOURCE kernel.cpp:255 VARIABLE v123_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v123_3_U SOURCE kernel.cpp:255 VARIABLE v123_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME v124_U SOURCE kernel.cpp:257 VARIABLE v124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME v124_1_U SOURCE kernel.cpp:257 VARIABLE v124_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME v124_2_U SOURCE kernel.cpp:257 VARIABLE v124_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME v124_3_U SOURCE kernel.cpp:257 VARIABLE v124_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v125_U SOURCE kernel.cpp:259 VARIABLE v125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v125_1_U SOURCE kernel.cpp:259 VARIABLE v125_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v125_2_U SOURCE kernel.cpp:259 VARIABLE v125_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v125_3_U SOURCE kernel.cpp:259 VARIABLE v125_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_578_p2 SOURCE kernel.cpp:240 VARIABLE add_ln240 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_599_p2 SOURCE kernel.cpp:148 VARIABLE add_ln148 LOOP l_exp_sum_i6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln151_fu_649_p2 SOURCE kernel.cpp:151 VARIABLE sub_ln151 LOOP l_exp_sum_i6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 47 BRAM 184 URAM 0}} Bert_layer_Pipeline_l_bias_i10_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_1_fu_291_p2 SOURCE kernel.cpp:287 VARIABLE add_ln287_1 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_303_p2 SOURCE kernel.cpp:287 VARIABLE add_ln287 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln288_fu_336_p2 SOURCE kernel.cpp:288 VARIABLE add_ln288 LOOP l_bias_i10_l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_k3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_472_p2 SOURCE kernel.cpp:297 VARIABLE add_ln297 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln299_fu_498_p2 SOURCE kernel.cpp:299 VARIABLE add_ln299 LOOP l_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U538 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v146 LOOP l_k3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U538 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v149_V LOOP l_k3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_scale_outp_i12_l_j12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_1_fu_480_p2 SOURCE kernel.cpp:310 VARIABLE add_ln310_1 LOOP l_scale_outp_i12_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_538_p2 SOURCE kernel.cpp:310 VARIABLE add_ln310 LOOP l_scale_outp_i12_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_519_p2 SOURCE kernel.cpp:311 VARIABLE add_ln311 LOOP l_scale_outp_i12_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i13_l_j13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_1_fu_642_p2 SOURCE kernel.cpp:333 VARIABLE add_ln333_1 LOOP l_S_i_j_0_i13_l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln333_fu_712_p2 SOURCE kernel.cpp:333 VARIABLE add_ln333 LOOP l_S_i_j_0_i13_l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_693_p2 SOURCE kernel.cpp:334 VARIABLE add_ln334 LOOP l_S_i_j_0_i13_l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_355_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_60_p2 SOURCE kernel.cpp:355 VARIABLE add_ln355 LOOP VITIS_LOOP_355_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_360_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_fu_60_p2 SOURCE kernel.cpp:360 VARIABLE add_ln360 LOOP VITIS_LOOP_360_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_326_p2 SOURCE kernel.cpp:366 VARIABLE add_ln366 LOOP l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_mean_var_i15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_115_p2 SOURCE kernel.cpp:379 VARIABLE add_ln379 LOOP l_mean_var_i15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln394_fu_506_p2 SOURCE kernel.cpp:394 VARIABLE add_ln394 LOOP l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} float_to_int8_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_634_p2 SOURCE kernel.cpp:21 VARIABLE add_ln21_1 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_646_p2 SOURCE kernel.cpp:21 VARIABLE add_ln21 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_837_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_851_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_930_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_2 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_758_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22 LOOP l_scale_outp_i_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_bias_i17_l_j16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_1_fu_291_p2 SOURCE kernel.cpp:428 VARIABLE add_ln428_1 LOOP l_bias_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_fu_303_p2 SOURCE kernel.cpp:428 VARIABLE add_ln428 LOOP l_bias_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_fu_336_p2 SOURCE kernel.cpp:429 VARIABLE add_ln429 LOOP l_bias_i17_l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_k4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_472_p2 SOURCE kernel.cpp:438 VARIABLE add_ln438 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln440_fu_498_p2 SOURCE kernel.cpp:440 VARIABLE add_ln440 LOOP l_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U754 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v221 LOOP l_k4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U754 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v224_V LOOP l_k4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_scale_outp_i19_l_j18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_1_fu_480_p2 SOURCE kernel.cpp:451 VARIABLE add_ln451_1 LOOP l_scale_outp_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_538_p2 SOURCE kernel.cpp:451 VARIABLE add_ln451 LOOP l_scale_outp_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln452_fu_519_p2 SOURCE kernel.cpp:452 VARIABLE add_ln452 LOOP l_scale_outp_i19_l_j18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U820 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U812 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U813 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U814 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U815 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U816 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U817 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U818 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U819 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U821 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U822 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U823 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U828 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U828 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U824 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U825 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U826 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U827 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U863 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U863 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U859 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U860 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U861 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U862 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U866 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U867 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U875 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U868 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U871 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U869 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U871 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U865 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U870 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i20_l_j19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_1_fu_637_p2 SOURCE kernel.cpp:472 VARIABLE add_ln472_1 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_695_p2 SOURCE kernel.cpp:472 VARIABLE add_ln472 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U896 SOURCE kernel.cpp:478 VARIABLE mul10_i LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U897 SOURCE kernel.cpp:480 VARIABLE mul13_i LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U889 SOURCE kernel.cpp:485 VARIABLE v246 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_780_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346 VARIABLE add_ln346 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_794_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_13_fu_873_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE result_V_13 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_676_p2 SOURCE kernel.cpp:473 VARIABLE add_ln473 LOOP l_S_i_j_0_i20_l_j19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 35 URAM 0}} Bert_layer_Pipeline_l_bias_i21_l_j20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln508_1_fu_291_p2 SOURCE kernel.cpp:508 VARIABLE add_ln508_1 LOOP l_bias_i21_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln508_fu_303_p2 SOURCE kernel.cpp:508 VARIABLE add_ln508 LOOP l_bias_i21_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln509_fu_336_p2 SOURCE kernel.cpp:509 VARIABLE add_ln509 LOOP l_bias_i21_l_j20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_k5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln518_fu_472_p2 SOURCE kernel.cpp:518 VARIABLE add_ln518 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_fu_498_p2 SOURCE kernel.cpp:520 VARIABLE add_ln520 LOOP l_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U942 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v265 LOOP l_k5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_4s_22s_22_4_1_U942 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE v268_V LOOP l_k5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_scale_outp_i23_l_j22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln531_1_fu_480_p2 SOURCE kernel.cpp:531 VARIABLE add_ln531_1 LOOP l_scale_outp_i23_l_j22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln531_fu_538_p2 SOURCE kernel.cpp:531 VARIABLE add_ln531 LOOP l_scale_outp_i23_l_j22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln532_fu_519_p2 SOURCE kernel.cpp:532 VARIABLE add_ln532 LOOP l_scale_outp_i23_l_j22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i24_l_j23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_1_fu_636_p2 SOURCE kernel.cpp:554 VARIABLE add_ln554_1 LOOP l_S_i_j_0_i24_l_j23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln554_fu_706_p2 SOURCE kernel.cpp:554 VARIABLE add_ln554 LOOP l_S_i_j_0_i24_l_j23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln555_fu_687_p2 SOURCE kernel.cpp:555 VARIABLE add_ln555 LOOP l_S_i_j_0_i24_l_j23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_576_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_fu_60_p2 SOURCE kernel.cpp:576 VARIABLE add_ln576 LOOP VITIS_LOOP_576_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_581_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln581_fu_60_p2 SOURCE kernel.cpp:581 VARIABLE add_ln581 LOOP VITIS_LOOP_581_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln587_fu_326_p2 SOURCE kernel.cpp:587 VARIABLE add_ln587 LOOP l_j24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_mean_var_i26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln600_fu_115_p2 SOURCE kernel.cpp:600 VARIABLE add_ln600 LOOP l_mean_var_i26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln615_fu_506_p2 SOURCE kernel.cpp:615 VARIABLE add_ln615 LOOP l_j25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean1_U SOURCE kernel.cpp:575 VARIABLE mean1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean21_U SOURCE kernel.cpp:580 VARIABLE mean21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var1_U SOURCE kernel.cpp:585 VARIABLE var1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_1_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_2_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_3_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_4_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_5_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_6_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_7_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_8_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_9_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_10_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp5_V_11_U SOURCE kernel.cpp:505 VARIABLE acc_outp5_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_1_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_2_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_3_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_4_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_5_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_6_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_7_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_8_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_9_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_10_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp4_V_11_U SOURCE kernel.cpp:425 VARIABLE acc_outp4_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:354 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:359 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:364 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_1_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_2_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_3_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_4_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_5_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_6_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_7_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_8_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_9_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_10_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME acc_outp3_V_11_U SOURCE kernel.cpp:284 VARIABLE acc_outp3_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_U SOURCE kernel.cpp:665 VARIABLE v353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_1_U SOURCE kernel.cpp:665 VARIABLE v353_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_2_U SOURCE kernel.cpp:665 VARIABLE v353_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_3_U SOURCE kernel.cpp:665 VARIABLE v353_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_4_U SOURCE kernel.cpp:665 VARIABLE v353_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_5_U SOURCE kernel.cpp:665 VARIABLE v353_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_6_U SOURCE kernel.cpp:665 VARIABLE v353_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_7_U SOURCE kernel.cpp:665 VARIABLE v353_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_8_U SOURCE kernel.cpp:665 VARIABLE v353_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_9_U SOURCE kernel.cpp:665 VARIABLE v353_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_10_U SOURCE kernel.cpp:665 VARIABLE v353_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v353_11_U SOURCE kernel.cpp:665 VARIABLE v353_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_U SOURCE kernel.cpp:667 VARIABLE v354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_1_U SOURCE kernel.cpp:667 VARIABLE v354_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_2_U SOURCE kernel.cpp:667 VARIABLE v354_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_3_U SOURCE kernel.cpp:667 VARIABLE v354_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_4_U SOURCE kernel.cpp:667 VARIABLE v354_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_5_U SOURCE kernel.cpp:667 VARIABLE v354_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_6_U SOURCE kernel.cpp:667 VARIABLE v354_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_7_U SOURCE kernel.cpp:667 VARIABLE v354_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_8_U SOURCE kernel.cpp:667 VARIABLE v354_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_9_U SOURCE kernel.cpp:667 VARIABLE v354_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_10_U SOURCE kernel.cpp:667 VARIABLE v354_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v354_11_U SOURCE kernel.cpp:667 VARIABLE v354_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_U SOURCE kernel.cpp:669 VARIABLE v355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_1_U SOURCE kernel.cpp:669 VARIABLE v355_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_2_U SOURCE kernel.cpp:669 VARIABLE v355_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_3_U SOURCE kernel.cpp:669 VARIABLE v355_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_4_U SOURCE kernel.cpp:669 VARIABLE v355_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_5_U SOURCE kernel.cpp:669 VARIABLE v355_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_6_U SOURCE kernel.cpp:669 VARIABLE v355_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_7_U SOURCE kernel.cpp:669 VARIABLE v355_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_8_U SOURCE kernel.cpp:669 VARIABLE v355_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_9_U SOURCE kernel.cpp:669 VARIABLE v355_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_10_U SOURCE kernel.cpp:669 VARIABLE v355_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v355_11_U SOURCE kernel.cpp:669 VARIABLE v355_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_U SOURCE kernel.cpp:671 VARIABLE v356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_1_U SOURCE kernel.cpp:671 VARIABLE v356_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_2_U SOURCE kernel.cpp:671 VARIABLE v356_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_3_U SOURCE kernel.cpp:671 VARIABLE v356_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_4_U SOURCE kernel.cpp:671 VARIABLE v356_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_5_U SOURCE kernel.cpp:671 VARIABLE v356_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_6_U SOURCE kernel.cpp:671 VARIABLE v356_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_7_U SOURCE kernel.cpp:671 VARIABLE v356_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_8_U SOURCE kernel.cpp:671 VARIABLE v356_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_9_U SOURCE kernel.cpp:671 VARIABLE v356_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_10_U SOURCE kernel.cpp:671 VARIABLE v356_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v356_11_U SOURCE kernel.cpp:671 VARIABLE v356_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_0_U SOURCE {} VARIABLE v357_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_1_U SOURCE {} VARIABLE v357_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_2_U SOURCE {} VARIABLE v357_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_3_U SOURCE {} VARIABLE v357_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_4_U SOURCE {} VARIABLE v357_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_5_U SOURCE {} VARIABLE v357_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_6_U SOURCE {} VARIABLE v357_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_7_U SOURCE {} VARIABLE v357_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_8_U SOURCE {} VARIABLE v357_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_9_U SOURCE {} VARIABLE v357_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_10_U SOURCE {} VARIABLE v357_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v357_11_U SOURCE {} VARIABLE v357_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_U SOURCE kernel.cpp:675 VARIABLE v358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_1_U SOURCE kernel.cpp:675 VARIABLE v358_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_2_U SOURCE kernel.cpp:675 VARIABLE v358_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_3_U SOURCE kernel.cpp:675 VARIABLE v358_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_4_U SOURCE kernel.cpp:675 VARIABLE v358_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_5_U SOURCE kernel.cpp:675 VARIABLE v358_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_6_U SOURCE kernel.cpp:675 VARIABLE v358_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_7_U SOURCE kernel.cpp:675 VARIABLE v358_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_8_U SOURCE kernel.cpp:675 VARIABLE v358_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_9_U SOURCE kernel.cpp:675 VARIABLE v358_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_10_U SOURCE kernel.cpp:675 VARIABLE v358_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v358_11_U SOURCE kernel.cpp:675 VARIABLE v358_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_U SOURCE kernel.cpp:677 VARIABLE v359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_1_U SOURCE kernel.cpp:677 VARIABLE v359_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_2_U SOURCE kernel.cpp:677 VARIABLE v359_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_3_U SOURCE kernel.cpp:677 VARIABLE v359_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_4_U SOURCE kernel.cpp:677 VARIABLE v359_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_5_U SOURCE kernel.cpp:677 VARIABLE v359_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_6_U SOURCE kernel.cpp:677 VARIABLE v359_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_7_U SOURCE kernel.cpp:677 VARIABLE v359_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_8_U SOURCE kernel.cpp:677 VARIABLE v359_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_9_U SOURCE kernel.cpp:677 VARIABLE v359_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_10_U SOURCE kernel.cpp:677 VARIABLE v359_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v359_11_U SOURCE kernel.cpp:677 VARIABLE v359_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_U SOURCE kernel.cpp:679 VARIABLE v360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_1_U SOURCE kernel.cpp:679 VARIABLE v360_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_2_U SOURCE kernel.cpp:679 VARIABLE v360_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_3_U SOURCE kernel.cpp:679 VARIABLE v360_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_4_U SOURCE kernel.cpp:679 VARIABLE v360_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_5_U SOURCE kernel.cpp:679 VARIABLE v360_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_6_U SOURCE kernel.cpp:679 VARIABLE v360_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_7_U SOURCE kernel.cpp:679 VARIABLE v360_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_8_U SOURCE kernel.cpp:679 VARIABLE v360_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_9_U SOURCE kernel.cpp:679 VARIABLE v360_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_10_U SOURCE kernel.cpp:679 VARIABLE v360_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v360_11_U SOURCE kernel.cpp:679 VARIABLE v360_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_0_U SOURCE {} VARIABLE v361_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_1_U SOURCE {} VARIABLE v361_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_2_U SOURCE {} VARIABLE v361_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_3_U SOURCE {} VARIABLE v361_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_4_U SOURCE {} VARIABLE v361_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_5_U SOURCE {} VARIABLE v361_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_6_U SOURCE {} VARIABLE v361_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_7_U SOURCE {} VARIABLE v361_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_8_U SOURCE {} VARIABLE v361_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_9_U SOURCE {} VARIABLE v361_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_10_U SOURCE {} VARIABLE v361_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v361_11_U SOURCE {} VARIABLE v361_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_U SOURCE kernel.cpp:683 VARIABLE v362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_1_U SOURCE kernel.cpp:683 VARIABLE v362_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_2_U SOURCE kernel.cpp:683 VARIABLE v362_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_3_U SOURCE kernel.cpp:683 VARIABLE v362_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_4_U SOURCE kernel.cpp:683 VARIABLE v362_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_5_U SOURCE kernel.cpp:683 VARIABLE v362_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_6_U SOURCE kernel.cpp:683 VARIABLE v362_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_7_U SOURCE kernel.cpp:683 VARIABLE v362_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_8_U SOURCE kernel.cpp:683 VARIABLE v362_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_9_U SOURCE kernel.cpp:683 VARIABLE v362_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_10_U SOURCE kernel.cpp:683 VARIABLE v362_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v362_11_U SOURCE kernel.cpp:683 VARIABLE v362_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_U SOURCE kernel.cpp:685 VARIABLE v363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_1_U SOURCE kernel.cpp:685 VARIABLE v363_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_2_U SOURCE kernel.cpp:685 VARIABLE v363_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_3_U SOURCE kernel.cpp:685 VARIABLE v363_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_4_U SOURCE kernel.cpp:685 VARIABLE v363_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_5_U SOURCE kernel.cpp:685 VARIABLE v363_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_6_U SOURCE kernel.cpp:685 VARIABLE v363_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_7_U SOURCE kernel.cpp:685 VARIABLE v363_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_8_U SOURCE kernel.cpp:685 VARIABLE v363_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_9_U SOURCE kernel.cpp:685 VARIABLE v363_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_10_U SOURCE kernel.cpp:685 VARIABLE v363_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v363_11_U SOURCE kernel.cpp:685 VARIABLE v363_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_U SOURCE kernel.cpp:687 VARIABLE v364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_1_U SOURCE kernel.cpp:687 VARIABLE v364_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_2_U SOURCE kernel.cpp:687 VARIABLE v364_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_3_U SOURCE kernel.cpp:687 VARIABLE v364_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_4_U SOURCE kernel.cpp:687 VARIABLE v364_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_5_U SOURCE kernel.cpp:687 VARIABLE v364_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_6_U SOURCE kernel.cpp:687 VARIABLE v364_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_7_U SOURCE kernel.cpp:687 VARIABLE v364_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_8_U SOURCE kernel.cpp:687 VARIABLE v364_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_9_U SOURCE kernel.cpp:687 VARIABLE v364_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_10_U SOURCE kernel.cpp:687 VARIABLE v364_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v364_11_U SOURCE kernel.cpp:687 VARIABLE v364_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_U SOURCE kernel.cpp:689 VARIABLE v365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_1_U SOURCE kernel.cpp:689 VARIABLE v365_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_2_U SOURCE kernel.cpp:689 VARIABLE v365_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_3_U SOURCE kernel.cpp:689 VARIABLE v365_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_4_U SOURCE kernel.cpp:689 VARIABLE v365_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_5_U SOURCE kernel.cpp:689 VARIABLE v365_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_6_U SOURCE kernel.cpp:689 VARIABLE v365_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_7_U SOURCE kernel.cpp:689 VARIABLE v365_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_8_U SOURCE kernel.cpp:689 VARIABLE v365_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_9_U SOURCE kernel.cpp:689 VARIABLE v365_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_10_U SOURCE kernel.cpp:689 VARIABLE v365_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v365_11_U SOURCE kernel.cpp:689 VARIABLE v365_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_1_fu_2982_p2 SOURCE kernel.cpp:295 VARIABLE add_ln295_1 LOOP l_gemm_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_3037_p2 SOURCE kernel.cpp:295 VARIABLE add_ln295 LOOP l_gemm_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U1113 SOURCE kernel.cpp:295 VARIABLE mul LOOP l_gemm_i11_l_j11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_3118_p2 SOURCE kernel.cpp:299 VARIABLE sub_ln299 LOOP l_gemm_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_3143_p2 SOURCE kernel.cpp:296 VARIABLE add_ln296 LOOP l_gemm_i11_l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln365_fu_3170_p2 SOURCE kernel.cpp:365 VARIABLE add_ln365 LOOP l_sum_i14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_3201_p2 SOURCE kernel.cpp:393 VARIABLE add_ln393 LOOP l_norm_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U1106 SOURCE kernel.cpp:393 VARIABLE add88_i LOOP l_norm_i16 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_16_no_dsp_1_U1105 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464 VARIABLE v2 LOOP l_norm_i16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_1_fu_3242_p2 SOURCE kernel.cpp:436 VARIABLE add_ln436_1 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_3307_p2 SOURCE kernel.cpp:436 VARIABLE add_ln436 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_12ns_13ns_25_4_1_U1114 SOURCE kernel.cpp:436 VARIABLE mul5 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln440_fu_3388_p2 SOURCE kernel.cpp:440 VARIABLE sub_ln440 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_3413_p2 SOURCE kernel.cpp:437 VARIABLE add_ln437 LOOP l_gemm_i18_l_j17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_1_fu_3440_p2 SOURCE kernel.cpp:516 VARIABLE add_ln516_1 LOOP l_gemm_i22_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_fu_3495_p2 SOURCE kernel.cpp:516 VARIABLE add_ln516 LOOP l_gemm_i22_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_11ns_21_4_1_U1115 SOURCE kernel.cpp:516 VARIABLE mul11 LOOP l_gemm_i22_l_j21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln520_fu_3576_p2 SOURCE kernel.cpp:520 VARIABLE sub_ln520 LOOP l_gemm_i22_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_3601_p2 SOURCE kernel.cpp:517 VARIABLE add_ln517 LOOP l_gemm_i22_l_j21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln586_fu_3628_p2 SOURCE kernel.cpp:586 VARIABLE add_ln586 LOOP l_sum_i25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln614_fu_3659_p2 SOURCE kernel.cpp:614 VARIABLE add_ln614 LOOP l_norm_i27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U1106 SOURCE kernel.cpp:614 VARIABLE add88_i1 LOOP l_norm_i27 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_16_no_dsp_1_U1105 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:464 VARIABLE v4 LOOP l_norm_i27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fsqrt}}} AREA {DSP 191 BRAM 675 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.21 seconds; current allocated memory: 2.512 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
Command       autosyn done; 83.18 sec.
Command     csynth_design done; 277.16 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 254.8 seconds. CPU system time: 6.47 seconds. Elapsed time: 277.16 seconds; current allocated memory: 2.066 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.33 sec.
