{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 19:07:01 2022 " "Info: Processing started: Thu Oct 20 19:07:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC_conuter -c PC_conuter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC_conuter -c PC_conuter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aload " "Info: Assuming node \"aload\" is a latch enable. Will not compute fmax for this pin." {  } { { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 240 160 328 256 "aload" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns + Longest register register " "Info: + Longest register to register delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\] 1 REG LCFF_X35_Y26_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.414 ns) 0.919 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita3~COUT 2 COMB LCCOMB_X35_Y26_N8 2 " "Info: 2: + IC(0.505 ns) + CELL(0.414 ns) = 0.919 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.990 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita4~COUT 3 COMB LCCOMB_X35_Y26_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.990 ns; Loc. = LCCOMB_X35_Y26_N10; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.400 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5 4 COMB LCCOMB_X35_Y26_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.400 ns; Loc. = LCCOMB_X35_Y26_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|counter_comb_bita5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.484 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 5 REG LCFF_X35_Y26_N13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.484 ns; Loc. = LCFF_X35_Y26_N13; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.979 ns ( 65.97 % ) " "Info: Total cell delay = 0.979 ns ( 65.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.505 ns ( 34.03 % ) " "Info: Total interconnect delay = 0.505 ns ( 34.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.637 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk~clkctrl 2 COMB CLKCTRL_G1 6 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.637 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 3 REG LCFF_X35_Y26_N13 2 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X35_Y26_N13; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.25 % ) " "Info: Total cell delay = 1.536 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.101 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.637 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk~clkctrl 2 COMB CLKCTRL_G1 6 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.637 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\] 3 REG LCFF_X35_Y26_N9 3 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.25 % ) " "Info: Total cell delay = 1.536 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.101 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|counter_comb_bita5 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.505ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[3] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } {  } {  } "" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 jump_address\[4\] aload 5.740 ns register " "Info: tsu for register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7\" (data pin = \"jump_address\[4\]\", clock pin = \"aload\") is 5.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.497 ns + Longest pin register " "Info: + Longest pin to register delay is 7.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns jump_address\[4\] 1 PIN PIN_AC14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC14; Fanout = 2; PIN Node = 'jump_address\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[4] } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 104 144 328 120 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.392 ns) + CELL(0.275 ns) 7.497 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 2 REG LCCOMB_X35_Y26_N30 3 " "Info: 2: + IC(6.392 ns) + CELL(0.275 ns) = 7.497 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { jump_address[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 14.74 % ) " "Info: Total cell delay = 1.105 ns ( 14.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.392 ns ( 85.26 % ) " "Info: Total interconnect delay = 6.392 ns ( 85.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.497 ns" { jump_address[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.497 ns" { jump_address[4] {} jump_address[4]~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 {} } { 0.000ns 0.000ns 6.392ns } { 0.000ns 0.830ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.850 ns + " "Info: + Micro setup delay of destination is 0.850 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aload destination 2.607 ns - Shortest register " "Info: - Shortest clock path from clock \"aload\" to destination register is 2.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 14; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 240 160 328 256 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns aload~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'aload~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { aload aload~clkctrl } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 240 160 328 256 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 2.607 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 3 REG LCCOMB_X35_Y26_N30 3 " "Info: 3: + IC(1.340 ns) + CELL(0.150 ns) = 2.607 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.07 % ) " "Info: Total cell delay = 1.149 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.458 ns ( 55.93 % ) " "Info: Total interconnect delay = 1.458 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { aload aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 {} } { 0.000ns 0.000ns 0.118ns 1.340ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.497 ns" { jump_address[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.497 ns" { jump_address[4] {} jump_address[4]~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 {} } { 0.000ns 0.000ns 6.392ns } { 0.000ns 0.830ns 0.275ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { aload aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[4]~7 {} } { 0.000ns 0.000ns 0.118ns 1.340ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PC\[5\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 9.896 ns register " "Info: tco from clock \"clk\" to destination pin \"PC\[5\]\" through register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]\" is 9.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.637 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk~clkctrl 2 COMB CLKCTRL_G1 6 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 192 160 328 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 2.637 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 3 REG LCFF_X35_Y26_N13 2 " "Info: 3: + IC(0.988 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X35_Y26_N13; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.25 % ) " "Info: Total cell delay = 1.536 ns ( 58.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.101 ns ( 41.75 % ) " "Info: Total interconnect delay = 1.101 ns ( 41.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.009 ns + Longest register pin " "Info: + Longest register to pin delay is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\] 1 REG LCFF_X35_Y26_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y26_N13; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|pre_hazard\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.150 ns) 0.943 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0 2 COMB LCCOMB_X35_Y29_N16 1 " "Info: 2: + IC(0.793 ns) + CELL(0.150 ns) = 0.943 ns; Loc. = LCCOMB_X35_Y29_N16; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.149 ns) 1.524 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1 3 COMB LCCOMB_X35_Y29_N26 1 " "Info: 3: + IC(0.432 ns) + CELL(0.149 ns) = 1.524 ns; Loc. = LCCOMB_X35_Y29_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.697 ns) + CELL(2.788 ns) 7.009 ns PC\[5\] 4 PIN PIN_AE15 0 " "Info: 4: + IC(2.697 ns) + CELL(2.788 ns) = 7.009 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'PC\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 PC[5] } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 112 592 768 128 "PC\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.087 ns ( 44.04 % ) " "Info: Total cell delay = 3.087 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.922 ns ( 55.96 % ) " "Info: Total interconnect delay = 3.922 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} PC[5] {} } { 0.000ns 0.793ns 0.432ns 2.697ns } { 0.000ns 0.150ns 0.149ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { clk clk~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.637 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} } { 0.000ns 0.000ns 0.113ns 0.988ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 PC[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|pre_hazard[5] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} PC[5] {} } { 0.000ns 0.793ns 0.432ns 2.697ns } { 0.000ns 0.150ns 0.149ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "jump_address\[4\] PC\[4\] 12.784 ns Longest " "Info: Longest tpd from source pin \"jump_address\[4\]\" to destination pin \"PC\[4\]\" is 12.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns jump_address\[4\] 1 PIN PIN_AC14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC14; Fanout = 2; PIN Node = 'jump_address\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[4] } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 104 144 328 120 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.328 ns) + CELL(0.438 ns) 7.596 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~3 2 COMB LCCOMB_X35_Y29_N28 1 " "Info: 2: + IC(6.328 ns) + CELL(0.438 ns) = 7.596 ns; Loc. = LCCOMB_X35_Y29_N28; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { jump_address[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(2.642 ns) 12.784 ns PC\[4\] 3 PIN PIN_H24 0 " "Info: 3: + IC(2.546 ns) + CELL(2.642 ns) = 12.784 ns; Loc. = PIN_H24; Fanout = 0; PIN Node = 'PC\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 PC[4] } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 112 592 768 128 "PC\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.910 ns ( 30.59 % ) " "Info: Total cell delay = 3.910 ns ( 30.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.874 ns ( 69.41 % ) " "Info: Total interconnect delay = 8.874 ns ( 69.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.784 ns" { jump_address[4] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 PC[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.784 ns" { jump_address[4] {} jump_address[4]~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 {} PC[4] {} } { 0.000ns 0.000ns 6.328ns 2.546ns } { 0.000ns 0.830ns 0.438ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 jump_address\[5\] aload 0.196 ns register " "Info: th for register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6\" (data pin = \"jump_address\[5\]\", clock pin = \"aload\") is 0.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aload destination 2.581 ns + Longest register " "Info: + Longest clock path from clock \"aload\" to destination register is 2.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_P2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 14; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 240 160 328 256 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns aload~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'aload~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { aload aload~clkctrl } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 240 160 328 256 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.150 ns) 2.581 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 3 REG LCCOMB_X35_Y29_N24 1 " "Info: 3: + IC(1.314 ns) + CELL(0.150 ns) = 2.581 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 1; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 44.52 % ) " "Info: Total cell delay = 1.149 ns ( 44.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.432 ns ( 55.48 % ) " "Info: Total interconnect delay = 1.432 ns ( 55.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { aload aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 {} } { 0.000ns 0.000ns 0.118ns 1.314ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.385 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns jump_address\[5\] 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'jump_address\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[5] } "NODE_NAME" } } { "PC_conuter.bdf" "" { Schematic "G:/mywork/CPU_8/PC_conuter/PC_conuter.bdf" { { 104 144 328 120 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.438 ns) 2.385 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 2 REG LCCOMB_X35_Y29_N24 1 " "Info: 2: + IC(0.968 ns) + CELL(0.438 ns) = 2.385 ns; Loc. = LCCOMB_X35_Y29_N24; Fanout = 1; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { jump_address[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/PC_conuter/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 59.41 % ) " "Info: Total cell delay = 1.417 ns ( 59.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.968 ns ( 40.59 % ) " "Info: Total interconnect delay = 0.968 ns ( 40.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { jump_address[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { jump_address[5] {} jump_address[5]~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 {} } { 0.000ns 0.000ns 0.968ns } { 0.000ns 0.979ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { aload aload~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { aload {} aload~combout {} aload~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 {} } { 0.000ns 0.000ns 0.118ns 1.314ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { jump_address[5] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.385 ns" { jump_address[5] {} jump_address[5]~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|latch_signal[5]~6 {} } { 0.000ns 0.000ns 0.968ns } { 0.000ns 0.979ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 19:07:01 2022 " "Info: Processing ended: Thu Oct 20 19:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
