Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc3s500e-VQ100-4
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : vga_top

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../vga_top.v" in library work
Module <vga_top> compiled
No errors in compilation
Analysis of file <"project.src"> succeeded.
 
Compiling vhdl file "/home/gustavo/Dropbox/Embebidos/Version_1.0/logic/vga_controller_640_60.vhd" in Library work.
Entity <vga_controller_640_60> compiled.
Entity <vga_controller_640_60> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_top> in library <work> with parameters.
	MEM_ADDR_WIDTH = "00000000000000000000000000001110"
	MEM_DATA_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for entity <vga_controller_640_60> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_top>.
	MEM_ADDR_WIDTH = 32'sb00000000000000000000000000001110
	MEM_DATA_WIDTH = 32'sb00000000000000000000000000000001
Module <vga_top> is correct for synthesis.
 
Analyzing Entity <vga_controller_640_60> in library <work> (Architecture <Behavioral>).
Entity <vga_controller_640_60> analyzed. Unit <vga_controller_640_60> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <addr_rd> in unit <vga_top> has a constant value of 00000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "/home/gustavo/Dropbox/Embebidos/Version_1.0/logic/vga_controller_640_60.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 177.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 177.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0000> created at line 202.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <VS$cmp_ge0000> created at line 193.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 193.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.


Synthesizing Unit <vga_top>.
    Related source file is "../vga_top.v".
WARNING:Xst:647 - Input <sram_data<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wdBus<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_addr_rd_count> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rdBus<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mem_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcounter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buffer_addr_wr<12:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_wr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <color>.
    Found 2-bit up counter for signal <clk2>.
    Found 25-bit up counter for signal <counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
Unit <vga_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 11-bit up counter                                     : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch color_1 hinder the constant cleaning in the block vga_top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch color_0 hinder the constant cleaning in the block vga_top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <color_2> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_3> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_4> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_5> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_6> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_7> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 11-bit up counter                                     : 2
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch color_1 hinder the constant cleaning in the block vga_top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch color_0 hinder the constant cleaning in the block vga_top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <color_2> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_3> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_4> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_5> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_6> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_7> has a constant value of 0 in block <vga_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <color_0> in Unit <vga_top> is equivalent to the following FF/Latch, which will be removed : <color_1> 

Optimizing unit <vga_top> ...

Optimizing unit <vga_controller_640_60> ...

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop counter_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop color_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : project.ngr
Top Level Output File Name         : project.ngc
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 162
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 44
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 15
#      MUXCY                       : 44
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 55
#      FD                          : 1
#      FDR                         : 41
#      FDRE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       39  out of   4656     0%  
 Number of Slice Flip Flops:             50  out of   9312     0%  
 Number of 4 input LUTs:                 69  out of   9312     0%  
 Number of IOs:                          37
 Number of bonded IOBs:                  13  out of     66    19%  
    IOB Flip Flops:                       5
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk2_1                             | NONE(color_0)          | 2     |
clk                                | BUFGP                  | 53    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.272ns (Maximum Frequency: 159.439MHz)
   Minimum input arrival time before clock: 4.625ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.272ns (frequency: 159.439MHz)
  Total number of paths / destination ports: 997 / 86
-------------------------------------------------------------------------
Delay:               6.272ns (Levels of Logic = 3)
  Source:            ctrl0/vcounter_2 (FF)
  Destination:       ctrl0/vcounter_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ctrl0/vcounter_2 to ctrl0/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.706  ctrl0/vcounter_2 (ctrl0/vcounter_2)
     LUT4:I0->O            1   0.704   0.595  ctrl0/vcounter_or0000151 (ctrl0/vcounter_or0000151)
     LUT4:I0->O            1   0.704   0.424  ctrl0/vcounter_or000072_SW0 (N0)
     LUT4:I3->O           11   0.704   0.933  ctrl0/vcounter_or000072 (ctrl0/vcounter_or0000)
     FDRE:R                    0.911          ctrl0/vcounter_0
    ----------------------------------------
    Total                      6.272ns (3.614ns logic, 2.658ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk2_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.625ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       color_0 (FF)
  Destination Clock: clk2_1 rising

  Data Path: rst to color_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  rst_IBUF (rst_IBUF)
     INV:I->O             28   0.704   1.261  rst_inv1_INV_0 (rst_inv)
     FDRE:R                    0.911          color_0
    ----------------------------------------
    Total                      4.625ns (2.833ns logic, 1.792ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.625ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  rst_IBUF (rst_IBUF)
     INV:I->O             28   0.704   1.261  rst_inv1_INV_0 (rst_inv)
     FDR:R                     0.911          counter_0
    ----------------------------------------
    Total                      4.625ns (2.833ns logic, 1.792ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            ctrl0/HS (FF)
  Destination:       h_sync (PAD)
  Source Clock:      clk rising

  Data Path: ctrl0/HS to h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  ctrl0/HS (ctrl0/HS)
     OBUF:I->O                 3.272          h_sync_OBUF (h_sync)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk2_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            color_0_1 (FF)
  Destination:       color<1> (PAD)
  Source Clock:      clk2_1 rising

  Data Path: color_0_1 to color<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  color_0_1 (color_0_1)
     OBUF:I->O                 3.272          color_1_OBUF (color<1>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.04 secs
 
--> 


Total memory usage is 145244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    3 (   0 filtered)

