{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1489535947907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1489535948273 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE423_C5G 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"ECE423_C5G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489535949653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489535949729 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489535949729 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1489535949966 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1 " "RST port on the PLL is not properly connected on instance ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1489535950010 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 178 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1489535950010 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1489535952710 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489535970262 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489535978669 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2977 10611 11489 0 0 ""} { 0 { 0 ""} 0 195670 10611 11489 0 0 ""}  }  } } { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1489536007451 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1489536007451 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536014022 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536014022 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536014022 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536014022 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536014022 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1489536014351 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1489536021318 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1489536021318 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536021393 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536021393 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536021393 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536021393 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536021393 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (6 global) " "Promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 150 global CLKCTRL_G11 " "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 150 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G9 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 1654 global CLKCTRL_G8 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1654 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G4 " "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_125_p~inputCLKENA0 30883 global CLKCTRL_G5 " "CLOCK_125_p~inputCLKENA0 with 30883 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B7A~inputCLKENA0 1386 global CLKCTRL_G15 " "CLOCK_50_B7A~inputCLKENA0 with 1386 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024649 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489536024649 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 12802 global CLKCTRL_G1 " "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 12802 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489536024651 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024651 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 3520 global CLKCTRL_G2 " "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 3520 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489536024651 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024651 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 3004 global CLKCTRL_G3 " "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst~CLKENA0 with 3004 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489536024651 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024651 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst~CLKENA0 3003 global CLKCTRL_G0 " "ECE423_QSYS:u0\|altera_reset_controller:rst_controller_003\|r_sync_rst~CLKENA0 with 3003 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1489536024651 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1489536024651 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1489536024651 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536024675 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536024675 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536024675 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536024675 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536024675 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:10 " "Fitter periphery placement operations ending: elapsed time is 00:00:10" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489536024777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1536 " "TimeQuest Timing Analyzer is analyzing 1536 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489536045140 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f4p1 " "Entity dcfifo_f4p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1489536045357 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489536045357 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536046260 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536046268 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536046534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489536046609 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_2_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536050555 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_1_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536050599 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536050645 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_C5G.SDC " "Reading SDC File: 'ECE423_C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1489536050695 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50_B5B " "Overwriting existing clock: CLOCK_50_B5B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1489536050698 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1489536050721 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1489536050721 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1489536050721 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1489536050721 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1489536050721 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1489536050721 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1489536050722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1489536050722 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ECE423_QSYS:u0\|idct_accel:idct_accel_0\|pass_sel " "Node: ECE423_QSYS:u0\|idct_accel:idct_accel_0\|pass_sel was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ECE423_QSYS:u0\|idct_accel:idct_accel_0\|workspace\[1\]\[0\]\[15\] ECE423_QSYS:u0\|idct_accel:idct_accel_0\|pass_sel " "Latch ECE423_QSYS:u0\|idct_accel:idct_accel_0\|workspace\[1\]\[0\]\[15\] is being clocked by ECE423_QSYS:u0\|idct_accel:idct_accel_0\|pass_sel" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1489536051201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489536051201 "|ECE423_C5G|ECE423_QSYS:u0|idct_accel:idct_accel_0|pass_sel"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1489536051440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489536051440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489536053862 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1489536053863 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1489536053925 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1489536053925 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489536053935 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 27 clocks " "Found 27 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B5B " "  20.000 CLOCK_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B6A " "  20.000 CLOCK_50_B6A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B7A " "  20.000 CLOCK_50_B7A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 CLOCK_50_B8A " "  20.000 CLOCK_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  CLOCK_125_p " "   8.000  CLOCK_125_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_n " "   3.030  DDR2LP_CK_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  DDR2LP_CK_p " "   3.030  DDR2LP_CK_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[0\]_OUT " "   3.030 DDR2LP_DQS_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[1\]_OUT " "   3.030 DDR2LP_DQS_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[2\]_OUT " "   3.030 DDR2LP_DQS_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_n\[3\]_OUT " "   3.030 DDR2LP_DQS_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_IN " "   3.030 DDR2LP_DQS_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[0\]_OUT " "   3.030 DDR2LP_DQS_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_IN " "   3.030 DDR2LP_DQS_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[1\]_OUT " "   3.030 DDR2LP_DQS_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_IN " "   3.030 DDR2LP_DQS_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[2\]_OUT " "   3.030 DDR2LP_DQS_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_IN " "   3.030 DDR2LP_DQS_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 DDR2LP_DQS_p\[3\]_OUT " "   3.030 DDR2LP_DQS_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock " "   3.030 u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|pll0\|pll_afi_clk " "   3.030 u0\|lpddr2\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.151 u0\|lpddr2\|pll0\|pll_avl_clk " "  15.151 u0\|lpddr2\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  45.454 u0\|lpddr2\|pll0\|pll_config_clk " "  45.454 u0\|lpddr2\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030 u0\|lpddr2\|pll0\|pll_dq_write_clk " "   3.030 u0\|lpddr2\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1489536053937 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489536053937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489536059529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489536059538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489536059578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489536059869 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489536060539 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489536061061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489536061138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489536061377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489536084395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "94 EC " "Packed 94 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489536084656 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2984 DSP block " "Packed 2984 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489536084656 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489536084656 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "752 " "Created 752 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1489536084656 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489536084656 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1489536088821 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489536110008 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1121 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 1121 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489536244604 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489536244688 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489536286205 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489536286207 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489536309255 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1489536309361 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1489536344269 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:04:35 " "Physical synthesis optimizations for speed complete: elapsed time is 00:04:35" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1489536363701 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[6\] " "The following pin HEX1\[6\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536366568 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[1\] " "The following pin HEX1\[1\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536366568 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX1\[5\] " "The following pin HEX1\[5\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536366568 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[3\] " "The following pin HEX0\[3\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536366568 ""}
{ "Critical Warning" "WEMIF_GEN5_CV_HMC_RESERVED_GND_PINS" "HEX0\[0\] " "The following pin HEX0\[0\] was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" {  } {  } 1 11887 "The following pin %1!s! was placed in a reserved GND location. This may cause decreased performance for HMC. Altera recommends the pin location to be grounded" 0 0 "Fitter" 0 -1 1489536366569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489536370023 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489536371055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489536373550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489536374095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489536398385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2163 DSP block " "Packed 2163 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1489536398956 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "1411 " "Created 1411 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1489536398956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489536398956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:07:23 " "Fitter preparation operations ending: elapsed time is 00:07:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489536409523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489536420906 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1489536449377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:07:56 " "Fitter placement preparation operations ending: elapsed time is 00:07:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489536898906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489537087977 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489537739037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:14:00 " "Fitter placement operations ending: elapsed time is 00:14:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489537739037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489537776308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.4% " "4e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1489537953696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1489538110385 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489538110385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:12:27 " "Fitter routing operations ending: elapsed time is 00:12:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489538532946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 454.94 " "Total time spent on timing analysis during the Fitter is 454.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1489538662446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489538666322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489538736971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489538737446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489538811661 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:05:31 " "Fitter post-fit operations ending: elapsed time is 00:05:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489538993346 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1489538999299 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "15 " "Following 15 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2829 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2830 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2831 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2832 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2833 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2834 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2835 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2836 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2837 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2838 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2839 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2840 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2841 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2842 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR2LP_CKE\[1\] GND " "Pin DDR2LP_CKE\[1\] has GND driving its datain port" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { DDR2LP_CKE[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } } { "ECE423_C5G.v" "" { Text "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/" { { 0 { 0 ""} 0 2930 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1489539001398 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489539001398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.fit.smsg " "Generated suppressed messages file C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489539012012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489539047460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 20:50:47 2017 " "Processing ended: Tue Mar 14 20:50:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489539047460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:51:54 " "Elapsed time: 00:51:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489539047460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:19:44 " "Total CPU time (on all processors): 01:19:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489539047460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489539047460 ""}
