<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>main</design>
	<target_edif>C:\Documents and Settings\Administrator\My Documents\actel\TDB_FPGA\synthesis\main.edn</target_edif>
</SynplifyOutput>
