Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 16 11:23:59 2025
| Host         : daniel-NBLB-WAX9N running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sumador_FPGA_timing_summary_routed.rpt -pb Sumador_FPGA_timing_summary_routed.pb -rpx Sumador_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Sumador_FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.814ns  (logic 5.442ns (36.734%)  route 9.372ns (63.266%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn0_IBUF_inst/O
                         net (fo=7, routed)           3.280     4.768    btn0_IBUF
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.118     4.886 f  led1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.858     5.743    led1_OBUF_inst_i_2_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I5_O)        0.326     6.069 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.235    11.304    led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.814 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    14.814    led1
    J5                                                                r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.925ns  (logic 5.141ns (36.921%)  route 8.784ns (63.079%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=7, routed)           3.674     5.162    btn0_IBUF
    SLICE_X0Y137         LUT5 (Prop_lut5_I4_O)        0.124     5.286 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.109    10.395    led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.925 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.925    led0
    H5                                                                r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 5.310ns (38.392%)  route 8.521ns (61.608%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  btn0_IBUF_inst/O
                         net (fo=7, routed)           3.280     4.768    btn0_IBUF
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.124     4.892 f  led2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.279     5.171    led2_OBUF_inst_i_2_n_0
    SLICE_X0Y137         LUT6 (Prop_lut6_I5_O)        0.124     5.295 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.961    10.256    led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.830 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    13.830    led2
    T9                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.072ns  (logic 5.188ns (39.690%)  route 7.884ns (60.310%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  btn0_IBUF_inst/O
                         net (fo=7, routed)           3.217     4.705    btn0_IBUF
    SLICE_X0Y137         LUT5 (Prop_lut5_I4_O)        0.124     4.829 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.666     9.495    led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.072 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    13.072    led3
    T10                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            D_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.892ns  (logic 1.531ns (39.339%)  route 2.361ns (60.661%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  sw3_IBUF_inst/O
                         net (fo=2, routed)           2.361     3.892    sw3_IBUF
    SLICE_X0Y137         LDCE                                         r  D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            F_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 1.509ns (39.661%)  route 2.296ns (60.339%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           2.296     3.806    sw1_IBUF
    SLICE_X1Y137         LDCE                                         r  F_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 1.542ns (41.454%)  route 2.177ns (58.546%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.177     3.719    sw0_IBUF
    SLICE_X0Y137         LDCE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            E_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.716ns  (logic 1.542ns (41.489%)  route 2.174ns (58.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           2.174     3.716    sw0_IBUF
    SLICE_X0Y138         LDCE                                         r  E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            H_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.700ns  (logic 1.531ns (41.383%)  route 2.169ns (58.617%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  sw3_IBUF_inst/O
                         net (fo=2, routed)           2.169     3.700    sw3_IBUF
    SLICE_X1Y137         LDCE                                         r  H_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            B_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.657ns  (logic 1.509ns (41.270%)  route 2.148ns (58.730%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           2.148     3.657    sw1_IBUF
    SLICE_X0Y137         LDCE                                         r  B_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            G_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.139ns  (logic 0.279ns (24.533%)  route 0.859ns (75.467%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw2_IBUF_inst/O
                         net (fo=2, routed)           0.859     1.139    sw2_IBUF
    SLICE_X0Y138         LDCE                                         r  G_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.277ns (24.144%)  route 0.870ns (75.856%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           0.870     1.147    sw1_IBUF
    SLICE_X0Y137         LDCE                                         r  B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.279ns (24.317%)  route 0.870ns (75.683%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  sw2_IBUF_inst/O
                         net (fo=2, routed)           0.870     1.149    sw2_IBUF
    SLICE_X0Y137         LDCE                                         r  C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            H_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.171ns  (logic 0.298ns (25.477%)  route 0.873ns (74.523%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw3_IBUF_inst/O
                         net (fo=2, routed)           0.873     1.171    sw3_IBUF
    SLICE_X1Y137         LDCE                                         r  H_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            F_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.277ns (23.225%)  route 0.915ns (76.775%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw1_IBUF_inst/O
                         net (fo=2, routed)           0.915     1.192    sw1_IBUF
    SLICE_X1Y137         LDCE                                         r  F_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            E_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.222ns  (logic 0.309ns (25.272%)  route 0.913ns (74.728%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           0.913     1.222    sw0_IBUF
    SLICE_X0Y138         LDCE                                         r  E_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.228ns  (logic 0.309ns (25.145%)  route 0.919ns (74.855%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=2, routed)           0.919     1.228    sw0_IBUF
    SLICE_X0Y137         LDCE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            D_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.234ns  (logic 0.298ns (24.172%)  route 0.936ns (75.828%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.298     0.298 r  sw3_IBUF_inst/O
                         net (fo=2, routed)           0.936     1.234    sw3_IBUF
    SLICE_X0Y137         LDCE                                         r  D_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H_reg/G
                            (positive level-sensitive latch)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.168ns  (logic 1.480ns (46.726%)  route 1.688ns (53.274%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         LDCE                         0.000     0.000 r  H_reg/G
    SLICE_X1Y137         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  H_reg/Q
                         net (fo=3, routed)           0.082     0.240    H
    SLICE_X0Y137         LUT5 (Prop_lut5_I0_O)        0.045     0.285 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.606     1.891    led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.168 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.168    led3
    T10                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E_reg/G
                            (positive level-sensitive latch)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.463ns  (logic 1.478ns (42.680%)  route 1.985ns (57.320%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         LDCE                         0.000     0.000 r  E_reg/G
    SLICE_X0Y138         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  E_reg/Q
                         net (fo=4, routed)           0.147     0.305    E
    SLICE_X0Y137         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.837     2.188    led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.463 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    led2
    T9                                                                r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





