{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530272975475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530272975485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 19:49:35 2018 " "Processing started: Fri Jun 29 19:49:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530272975485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530272975485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530272975485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530272976175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530272976175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 13 13 " "Found 13 design units, including 13 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "2 cnt10 " "Found entity 2: cnt10" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt60 " "Found entity 3: cnt60" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt600 " "Found entity 4: cnt600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt3600 " "Found entity 5: cnt3600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt36000 " "Found entity 6: cnt36000" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt21600 " "Found entity 7: cnt21600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment0 " "Found entity 8: segment0" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment1 " "Found entity 9: segment1" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment2 " "Found entity 10: segment2" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment3 " "Found entity 11: segment3" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "12 segment4 " "Found entity 12: segment4" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""} { "Info" "ISGN_ENTITY_NAME" "13 segment5 " "Found entity 13: segment5" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530272987105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(133) " "Verilog HDL Implicit Net warning at stopwatch.v(133): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(157) " "Verilog HDL Implicit Net warning at stopwatch.v(157): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(182) " "Verilog HDL Implicit Net warning at stopwatch.v(182): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(206) " "Verilog HDL Implicit Net warning at stopwatch.v(206): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(231) " "Verilog HDL Implicit Net warning at stopwatch.v(231): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(255) " "Verilog HDL Implicit Net warning at stopwatch.v(255): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment0 segment0:inst2 " "Elaborating entity \"segment0\" for hierarchy \"segment0:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 744 920 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(133) " "Verilog HDL or VHDL warning at stopwatch.v(133): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|segment0:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(133) " "Verilog HDL assignment warning at stopwatch.v(133): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|segment0:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:inst4 " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:inst4\"" {  } { { "stopwatch.bdf" "inst4" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 528 688 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(36) " "Verilog HDL assignment warning at stopwatch.v(36): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|cnt10:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 328 480 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 stopwatch.v(18) " "Verilog HDL assignment warning at stopwatch.v(18): truncated value with size 32 to match size of target (25)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|clock:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment1 segment1:inst3 " "Elaborating entity \"segment1\" for hierarchy \"segment1:inst3\"" {  } { { "stopwatch.bdf" "inst3" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 152 744 920 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(157) " "Verilog HDL or VHDL warning at stopwatch.v(157): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|segment1:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(157) " "Verilog HDL assignment warning at stopwatch.v(157): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|segment1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt60 cnt60:inst5 " "Elaborating entity \"cnt60\" for hierarchy \"cnt60:inst5\"" {  } { { "stopwatch.bdf" "inst5" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 152 528 688 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(53) " "Verilog HDL assignment warning at stopwatch.v(53): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|cnt60:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment2 segment2:inst1 " "Elaborating entity \"segment2\" for hierarchy \"segment2:inst1\"" {  } { { "stopwatch.bdf" "inst1" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 264 752 928 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(182) " "Verilog HDL or VHDL warning at stopwatch.v(182): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987145 "|stopwatch|segment2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(182) " "Verilog HDL assignment warning at stopwatch.v(182): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt600 cnt600:inst6 " "Elaborating entity \"cnt600\" for hierarchy \"cnt600:inst6\"" {  } { { "stopwatch.bdf" "inst6" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 264 528 688 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(69) " "Verilog HDL assignment warning at stopwatch.v(69): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|cnt600:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment3 segment3:inst0 " "Elaborating entity \"segment3\" for hierarchy \"segment3:inst0\"" {  } { { "stopwatch.bdf" "inst0" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 384 752 928 464 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(206) " "Verilog HDL or VHDL warning at stopwatch.v(206): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment3:inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(206) " "Verilog HDL assignment warning at stopwatch.v(206): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment3:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt3600 cnt3600:inst7 " "Elaborating entity \"cnt3600\" for hierarchy \"cnt3600:inst7\"" {  } { { "stopwatch.bdf" "inst7" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 384 528 688 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(87) " "Verilog HDL assignment warning at stopwatch.v(87): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|cnt3600:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment4 segment4:inst10 " "Elaborating entity \"segment4\" for hierarchy \"segment4:inst10\"" {  } { { "stopwatch.bdf" "inst10" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 528 752 928 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(231) " "Verilog HDL or VHDL warning at stopwatch.v(231): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment4:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(231) " "Verilog HDL assignment warning at stopwatch.v(231): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment4:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt36000 cnt36000:inst8 " "Elaborating entity \"cnt36000\" for hierarchy \"cnt36000:inst8\"" {  } { { "stopwatch.bdf" "inst8" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 528 528 688 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(104) " "Verilog HDL assignment warning at stopwatch.v(104): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|cnt36000:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment5 segment5:inst11 " "Elaborating entity \"segment5\" for hierarchy \"segment5:inst11\"" {  } { { "stopwatch.bdf" "inst11" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 672 752 928 752 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(255) " "Verilog HDL or VHDL warning at stopwatch.v(255): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment5:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(255) " "Verilog HDL assignment warning at stopwatch.v(255): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|segment5:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt21600 cnt21600:inst9 " "Elaborating entity \"cnt21600\" for hierarchy \"cnt21600:inst9\"" {  } { { "stopwatch.bdf" "inst9" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 672 528 688 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(122) " "Verilog HDL assignment warning at stopwatch.v(122): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530272987155 "|stopwatch|cnt21600:inst9"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530272987759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530272988173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530272988173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530272988223 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530272988223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530272988223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530272988223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530272988233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 19:49:48 2018 " "Processing ended: Fri Jun 29 19:49:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530272988233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530272988233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530272988233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530272988233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1530272989982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530272989992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 19:49:49 2018 " "Processing started: Fri Jun 29 19:49:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530272989992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530272989992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530272989992 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530272990192 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1530272990192 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1530272990192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1530272990332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1530272990332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530272990370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530272990422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530272990422 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530272991032 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530272991172 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1530273005749 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1530273005879 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1530273005879 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273005879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530273005889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1530273005889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530273005889 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273005969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530273013620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530273013620 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530273013620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530273013620 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530273013620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530273013630 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1530273013810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273014713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530273016395 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530273017898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273017898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530273019580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "E:/DE1-SoC/FPGA/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1530273025830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530273025830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1530273028326 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530273028326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273028332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530273029924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530273029977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530273030521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530273030521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530273031060 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530273034263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/DE1-SoC/FPGA/stopwatch/output_files/stopwatch.fit.smsg " "Generated suppressed messages file E:/DE1-SoC/FPGA/stopwatch/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530273034591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6703 " "Peak virtual memory: 6703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530273035215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 19:50:35 2018 " "Processing ended: Fri Jun 29 19:50:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530273035215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530273035215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530273035215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530273035215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530273036750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530273036760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 19:50:36 2018 " "Processing started: Fri Jun 29 19:50:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530273036760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530273036760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530273036760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1530273037904 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530273044920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530273049910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 19:50:49 2018 " "Processing ended: Fri Jun 29 19:50:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530273049910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530273049910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530273049910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530273049910 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530273050574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530273051692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530273051692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 19:50:51 2018 " "Processing started: Fri Jun 29 19:50:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530273051692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273051692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273051692 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273051892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273052621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273052621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273052681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273052681 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053361 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:inst\|clk_1hz clock:inst\|clk_1hz " "create_clock -period 1.000 -name clock:inst\|clk_1hz clock:inst\|clk_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt10:inst4\|out cnt10:inst4\|out " "create_clock -period 1.000 -name cnt10:inst4\|out cnt10:inst4\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt60:inst5\|out cnt60:inst5\|out " "create_clock -period 1.000 -name cnt60:inst5\|out cnt60:inst5\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt600:inst6\|out cnt600:inst6\|out " "create_clock -period 1.000 -name cnt600:inst6\|out cnt600:inst6\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt3600:inst7\|out cnt3600:inst7\|out " "create_clock -period 1.000 -name cnt3600:inst7\|out cnt3600:inst7\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt36000:inst8\|out cnt36000:inst8\|out " "create_clock -period 1.000 -name cnt36000:inst8\|out cnt36000:inst8\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1530273053361 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053361 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053371 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273053371 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273053381 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530273053401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.873 " "Worst-case setup slack is -4.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.873             -77.339 clk  " "   -4.873             -77.339 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -5.830 clock:inst\|clk_1hz  " "   -1.531              -5.830 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.439              -5.746 cnt60:inst5\|out  " "   -1.439              -5.746 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377              -5.953 cnt10:inst4\|out  " "   -1.377              -5.953 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292              -9.220 cnt3600:inst7\|out  " "   -1.292              -9.220 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265              -6.022 cnt600:inst6\|out  " "   -1.265              -6.022 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -6.110 cnt36000:inst8\|out  " "   -1.199              -6.110 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 clock:inst\|clk_1hz  " "    0.516               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 cnt10:inst4\|out  " "    0.519               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 cnt600:inst6\|out  " "    0.553               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 cnt3600:inst7\|out  " "    0.560               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 cnt60:inst5\|out  " "    0.571               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 cnt36000:inst8\|out  " "    0.684               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.671 " "Worst-case minimum pulse width slack is -0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671             -22.321 clk  " "   -0.671             -22.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.206 cnt3600:inst7\|out  " "   -0.394              -4.206 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.087 cnt600:inst6\|out  " "   -0.394              -3.087 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.059 cnt36000:inst8\|out  " "   -0.394              -3.059 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.695 clock:inst\|clk_1hz  " "   -0.394              -2.695 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.626 cnt60:inst5\|out  " "   -0.394              -2.626 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.572 cnt10:inst4\|out  " "   -0.394              -2.572 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273053411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053411 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273053421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273053471 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530273054721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.896 " "Worst-case setup slack is -4.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.896             -74.752 clk  " "   -4.896             -74.752 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.517              -5.799 clock:inst\|clk_1hz  " "   -1.517              -5.799 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371              -5.653 cnt60:inst5\|out  " "   -1.371              -5.653 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340              -5.821 cnt10:inst4\|out  " "   -1.340              -5.821 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307              -9.243 cnt3600:inst7\|out  " "   -1.307              -9.243 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -6.013 cnt600:inst6\|out  " "   -1.282              -6.013 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.211              -6.105 cnt36000:inst8\|out  " "   -1.211              -6.105 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 clock:inst\|clk_1hz  " "    0.496               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 cnt10:inst4\|out  " "    0.500               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 cnt600:inst6\|out  " "    0.529               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 cnt3600:inst7\|out  " "    0.540               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 cnt60:inst5\|out  " "    0.545               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 cnt36000:inst8\|out  " "    0.639               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.692 " "Worst-case minimum pulse width slack is -0.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692             -20.358 clk  " "   -0.692             -20.358 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.166 cnt3600:inst7\|out  " "   -0.394              -4.166 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.133 cnt600:inst6\|out  " "   -0.394              -3.133 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.078 cnt36000:inst8\|out  " "   -0.394              -3.078 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.642 clock:inst\|clk_1hz  " "   -0.394              -2.642 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.606 cnt60:inst5\|out  " "   -0.394              -2.606 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -2.580 cnt10:inst4\|out  " "   -0.394              -2.580 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273054731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054731 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273054741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273054921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273055941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530273056081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.860 " "Worst-case setup slack is -2.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860             -35.507 clk  " "   -2.860             -35.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -2.315 clock:inst\|clk_1hz  " "   -0.644              -2.315 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603              -2.148 cnt60:inst5\|out  " "   -0.603              -2.148 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -2.315 cnt10:inst4\|out  " "   -0.589              -2.315 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -2.025 cnt600:inst6\|out  " "   -0.536              -2.025 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -3.293 cnt3600:inst7\|out  " "   -0.496              -3.293 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -1.990 cnt36000:inst8\|out  " "   -0.430              -1.990 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 clk  " "    0.202               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clock:inst\|clk_1hz  " "    0.271               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 cnt10:inst4\|out  " "    0.275               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 cnt600:inst6\|out  " "    0.293               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 cnt3600:inst7\|out  " "    0.300               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 cnt60:inst5\|out  " "    0.306               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 cnt36000:inst8\|out  " "    0.327               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.743 " "Worst-case minimum pulse width slack is -0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743             -15.659 clk  " "   -0.743             -15.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 clock:inst\|clk_1hz  " "    0.074               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 cnt10:inst4\|out  " "    0.082               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 cnt600:inst6\|out  " "    0.126               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 cnt60:inst5\|out  " "    0.128               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 cnt3600:inst7\|out  " "    0.135               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 cnt36000:inst8\|out  " "    0.144               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056091 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1530273056101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1530273056311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.556 " "Worst-case setup slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556             -30.029 clk  " "   -2.556             -30.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554              -1.886 clock:inst\|clk_1hz  " "   -0.554              -1.886 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -1.762 cnt60:inst5\|out  " "   -0.498              -1.762 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471              -1.882 cnt10:inst4\|out  " "   -0.471              -1.882 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -1.651 cnt600:inst6\|out  " "   -0.424              -1.651 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417              -2.784 cnt3600:inst7\|out  " "   -0.417              -2.784 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -1.608 cnt36000:inst8\|out  " "   -0.352              -1.608 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.191 " "Worst-case hold slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clk  " "    0.191               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock:inst\|clk_1hz  " "    0.242               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 cnt10:inst4\|out  " "    0.244               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 cnt600:inst6\|out  " "    0.260               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 cnt3600:inst7\|out  " "    0.267               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 cnt60:inst5\|out  " "    0.273               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 cnt36000:inst8\|out  " "    0.284               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.778 " "Worst-case minimum pulse width slack is -0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -18.550 clk  " "   -0.778             -18.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 clock:inst\|clk_1hz  " "    0.073               0.000 clock:inst\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 cnt10:inst4\|out  " "    0.096               0.000 cnt10:inst4\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 cnt600:inst6\|out  " "    0.128               0.000 cnt600:inst6\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 cnt60:inst5\|out  " "    0.134               0.000 cnt60:inst5\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 cnt3600:inst7\|out  " "    0.142               0.000 cnt3600:inst7\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 cnt36000:inst8\|out  " "    0.145               0.000 cnt36000:inst8\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1530273056321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273056321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273058503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273058513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530273058563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 19:50:58 2018 " "Processing ended: Fri Jun 29 19:50:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530273058563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530273058563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530273058563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273058563 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1530273059333 ""}
