
*** Running vivado
    with args -log receiver_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source receiver_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source receiver_top.tcl -notrace
Command: synth_design -top receiver_top -part xc7s25ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27906 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1289.051 ; gain = 86.887 ; free physical = 5103 ; free virtual = 12348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'receiver_top' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:16]
	Parameter CLK_I_PERIOD bound to: 10.000000 - type: float 
INFO: [Synth 8-3491] module 'QLinkMaster' declared at '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:54' bound to instance 'QLINK1' of component 'QLinkMaster' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'QLinkMaster' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:72]
	Parameter CLK_I_PERIOD bound to: 10.000000 - type: float 
	Parameter BLINK_SEQUENCE bound to: 230'b10111011101110101011101110101010101110101011101110101110100010101011101011101011101110101010101011101000101011101110101011101010101011101010111010101110001110111011101110111010111010111011101010111010111010111010111011101110101000 
	Parameter CLK_I_PERIOD bound to: 10.000000 - type: float 
INFO: [Synth 8-3491] module 'mmcm48' declared at '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/mmcm48.vhd:17' bound to instance 'MMCM48_INST' of component 'mmcm48' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mmcm48' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/mmcm48.vhd:26]
	Parameter CLK_I_PERIOD bound to: 10.000000 - type: float 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 62.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/mmcm48.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mmcm48' (1#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/mmcm48.vhd:26]
INFO: [Synth 8-3491] module 'decode_serial' declared at '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:18' bound to instance 'DECODE' of component 'decode_serial' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:231]
INFO: [Synth 8-638] synthesizing module 'decode_serial' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:26]
WARNING: [Synth 8-614] signal 'bitcnt' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:66]
WARNING: [Synth 8-614] signal 'subcnt' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:66]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element nxt_strobe_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element nxt_strobe2_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element nxt_subcnt_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:75]
INFO: [Synth 8-4471] merging register 'data_reg[7:0]' into 'nxt_data_reg[7:0]' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:44]
INFO: [Synth 8-4471] merging register 'bitcnt_reg[3:0]' into 'nxt_bitcnt_reg[3:0]' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element bitcnt_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'decode_serial' (2#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd:26]
INFO: [Synth 8-3491] module 'encode_serial' declared at '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:19' bound to instance 'ENCODE' of component 'encode_serial' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:239]
INFO: [Synth 8-638] synthesizing module 'encode_serial' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element nxt_subcnt_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element nxt_tx_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element nxt_tx_done_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:89]
INFO: [Synth 8-4471] merging register 'bitcnt_reg[3:0]' into 'nxt_bitcnt_reg[3:0]' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:96]
WARNING: [Synth 8-6014] Unused sequential element bitcnt_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'encode_serial' (3#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element nxt_rx_state_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element nxt_adr_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element nxt_data32_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:285]
WARNING: [Synth 8-6014] Unused sequential element nxt_timestamp_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element nxt_timestamp_enable_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element nxt_rd_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:288]
WARNING: [Synth 8-6014] Unused sequential element nxt_wr_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element nxt_sendstring_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element nxt_enc_wr_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:446]
INFO: [Synth 8-4471] merging register 'enc_data_reg[7:0]' into 'nxt_enc_data_reg[7:0]' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:242]
INFO: [Synth 8-4471] merging register 'char_cnt_reg[4:0]' into 'nxt_char_cnt_reg[4:0]' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element enc_data_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element char_cnt_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'QLinkMaster' (4#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd:72]
	Parameter BASE_ADDR bound to: 4'b1010 
INFO: [Synth 8-3491] module 'ram_module' declared at '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd:10' bound to instance 'RAM0' of component 'ram_module' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'ram_module' [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd:21]
	Parameter BASE_ADDR bound to: 4'b1010 
INFO: [Synth 8-256] done synthesizing module 'ram_module' (5#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd:21]
WARNING: [Synth 8-3848] Net leds in module/entity receiver_top does not have driver. [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'receiver_top' (6#1) [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:16]
WARNING: [Synth 8-3331] design ram_module has unconnected port RD_I
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[7]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[6]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[5]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[4]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[3]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[2]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[1]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1358.676 ; gain = 156.512 ; free physical = 5095 ; free virtual = 12341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1358.676 ; gain = 156.512 ; free physical = 5098 ; free virtual = 12344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1358.676 ; gain = 156.512 ; free physical = 5098 ; free virtual = 12344
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/constrs_1/imports/QLink_2020/constraints_copy.xdc]
WARNING: [Vivado 12-507] No nets matched 'CLK100_I_IBUF'. [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/constrs_1/imports/QLink_2020/constraints_copy.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/constrs_1/imports/QLink_2020/constraints_copy.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/constrs_1/imports/QLink_2020/constraints_copy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/constrs_1/imports/QLink_2020/constraints_copy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/receiver_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/receiver_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1677.668 ; gain = 0.000 ; free physical = 5748 ; free virtual = 12984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5828 ; free virtual = 13065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5828 ; free virtual = 13065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5830 ; free virtual = 13067
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "nxt_strobe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_bitcnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'QLinkMaster'
INFO: [Synth 8-5546] ROM "nxt_timestamp_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nxt_rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_timestamp_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nxt_rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_enc_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RAM_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 hashtag |              0000000000000000001 |                            00000
                     cmd |              0000000000000000010 |                            00001
             write_colon |              0000000000000000100 |                            00111
             write_addr0 |              0000000000000001000 |                            01000
             write_addr1 |              0000000000000010000 |                            01001
             write_data0 |              0000000000000100000 |                            01010
             write_data1 |              0000000000001000000 |                            01011
             write_data2 |              0000000000010000000 |                            01100
             write_data3 |              0000000000100000000 |                            01101
             write_data4 |              0000000001000000000 |                            01110
             write_data5 |              0000000010000000000 |                            01111
             write_data6 |              0000000100000000000 |                            10000
             write_data7 |              0000001000000000000 |                            10001
            write_commit |              0000010000000000000 |                            10010
              read_colon |              0000100000000000000 |                            00010
              read_addr0 |              0001000000000000000 |                            00011
              read_addr1 |              0010000000000000000 |                            00100
               read_bus0 |              0100000000000000000 |                            00101
               read_bus1 |              1000000000000000000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'QLinkMaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5806 ; free virtual = 13057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 19    
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 16    
	   5 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  19 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 35    
	   5 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module encode_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module QLinkMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	  19 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 16    
	   5 Input     19 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 3     
	  23 Input      1 Bit        Muxes := 1     
Module ram_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 17    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "nxt_rx_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[7]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[6]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[5]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[4]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[3]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[2]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[1]
WARNING: [Synth 8-3331] design receiver_top has unconnected port LEDS_O[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\QLINK1/nxt_enc_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (QLINK1/ENCODE/data_reg[7]) is unused and will be removed from module receiver_top.
WARNING: [Synth 8-3332] Sequential element (QLINK1/rd_reg) is unused and will be removed from module receiver_top.
WARNING: [Synth 8-3332] Sequential element (QLINK1/nxt_enc_data_reg[7]) is unused and will be removed from module receiver_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5801 ; free virtual = 13035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5689 ; free virtual = 12915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5680 ; free virtual = 12906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5676 ; free virtual = 12902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |     8|
|3     |LUT1        |     6|
|4     |LUT2        |    46|
|5     |LUT3        |    59|
|6     |LUT4        |    34|
|7     |LUT5        |    60|
|8     |LUT6        |   268|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |    66|
|11    |MUXF8       |    33|
|12    |FDRE        |   727|
|13    |FDSE        |     1|
|14    |IBUF        |     2|
|15    |OBUF        |     2|
|16    |OBUFT       |     8|
+------+------------+------+

Report Instance Areas: 
+------+----------------+--------------+------+
|      |Instance        |Module        |Cells |
+------+----------------+--------------+------+
|1     |top             |              |  1322|
|2     |  QLINK1        |QLinkMaster   |   541|
|3     |    DECODE      |decode_serial |   153|
|4     |    ENCODE      |encode_serial |    42|
|5     |    MMCM48_INST |mmcm48        |     2|
|6     |  RAM0          |ram_module    |   768|
+------+----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5677 ; free virtual = 12903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1677.668 ; gain = 156.512 ; free physical = 5733 ; free virtual = 12959
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1677.668 ; gain = 475.504 ; free physical = 5733 ; free virtual = 12959
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1705.301 ; gain = 515.703 ; free physical = 5743 ; free virtual = 12969
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.runs/synth_1/receiver_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file receiver_top_utilization_synth.rpt -pb receiver_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1729.312 ; gain = 0.000 ; free physical = 5744 ; free virtual = 12970
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 15:31:04 2020...
