// Seed: 2284726043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_22;
endmodule
module module_1 #(
    parameter id_11 = 32'd0,
    parameter id_9  = 32'd20
) (
    output tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output uwire id_4
    , id_8,
    input  tri1  id_5,
    output wand  id_6
);
  assign id_8 = (-1 + -1);
  logic _id_9;
  ;
  wire id_10 = id_8;
  tri0 _id_11 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_10,
      id_8,
      id_10,
      id_10,
      id_8,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_10,
      id_8,
      id_8,
      id_10,
      id_10
  );
  tri0 [id_11 : id_9] id_12 = 1;
  logic id_13 = id_8;
endmodule
