INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.sim/sim_1/synth/func/xsim/UART_Rx_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AccCuentas
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32
INFO: [VRFC 10-311] analyzing module Genesys2_VideoDemoR1
INFO: [VRFC 10-311] analyzing module MemTx_1
INFO: [VRFC 10-311] analyzing module OneShoot
INFO: [VRFC 10-311] analyzing module OneShoot_0
INFO: [VRFC 10-311] analyzing module OneShoot_1
INFO: [VRFC 10-311] analyzing module OneShoot_2
INFO: [VRFC 10-311] analyzing module OneShoot_3
INFO: [VRFC 10-311] analyzing module OneShoot_4
INFO: [VRFC 10-311] analyzing module PreProc_Cs
INFO: [VRFC 10-311] analyzing module PreProc_Cs_7
INFO: [VRFC 10-311] analyzing module SimpleOneShot
INFO: [VRFC 10-311] analyzing module SimpleOneShot_9
INFO: [VRFC 10-311] analyzing module TDMS_encoder
INFO: [VRFC 10-311] analyzing module TDMS_encoder_5
INFO: [VRFC 10-311] analyzing module TDMS_encoder_6
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-311] analyzing module UART_TX_control
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-311] analyzing module VideoLineBuffer_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module control_DM
INFO: [VRFC 10-311] analyzing module control_Tx
INFO: [VRFC 10-311] analyzing module control_parametros
INFO: [VRFC 10-311] analyzing module counter_ADP
INFO: [VRFC 10-311] analyzing module counter_ADP_8
INFO: [VRFC 10-311] analyzing module dcodeNto8
INFO: [VRFC 10-311] analyzing module display_clocks
INFO: [VRFC 10-311] analyzing module dpti_clock
INFO: [VRFC 10-311] analyzing module dpti_clock_clk_wiz
INFO: [VRFC 10-311] analyzing module dpti_ctrl
INFO: [VRFC 10-311] analyzing module dvid
INFO: [VRFC 10-311] analyzing module mig_7series_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_mux
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_row_col
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_arb_select
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_cntrl__parameterized6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_compare_6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_queue__parameterized6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_bank_state__parameterized6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_col_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0_17
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized0_20
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_group_io__parameterized4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized2
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized3
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized4
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized5
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_byte_lane__parameterized6
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_18
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_21
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_if_post_fifo_23
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_12
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_13
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_14
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_15
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_16
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_19
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_22
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_24
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_4lanes__parameterized0
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_infrastructure
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_edge_store_25
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_edge_store_26
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_meta
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_pd
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_pd_10
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_pd_11
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_pd_9
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_poc_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_common
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_rank_mach
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_7
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_round_robin_arb__parameterized1_8
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_tempmon
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_top
INFO: [VRFC 10-311] analyzing module mig_7series_0_mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-311] analyzing module modulo_Tx
INFO: [VRFC 10-311] analyzing module pmodDA2
INFO: [VRFC 10-311] analyzing module sync_pulse_det_generator
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module unimacro_FIFO_DUALCLOCK_MACRO
INFO: [VRFC 10-311] analyzing module unimacro_FIFO_DUALCLOCK_MACRO__parameterized0
INFO: [VRFC 10-311] analyzing module video_sync_generator
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module DPRAM_W245_R32_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module MemTx_1_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_7
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_7_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.srcs/sim_1/new/Genesys2_VideoDemoR1_TB_Oneshoot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_OneShoot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.srcs/sim_1/new/tb_control_parametros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_control_parametros
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/crist/OneDrive/Documentos/GitHub/FPGA-UBB-project/FPGA-Vivado-Project/Genesys2_VideoDemoR1/Genesys2_VideoDemoR1.srcs/sim_1/new/tb_control_parametros.v:24]
