{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688510439125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688510439126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 19:40:38 2023 " "Processing started: Tue Jul 04 19:40:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688510439126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688510439126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_prj -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_prj -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688510439127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688510439597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/alu/adder/half_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/alu/adder/full_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/alu/adder/adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "../src/alu/logic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_circuit " "Found entity 1: flag_circuit" {  } { { "../src/alu/flag_circuit.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/flag_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "../src/alu/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu/alu.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_unsigned_oct " "Found entity 1: bc_unsigned_oct" {  } { { "../src/bc/bc_unsigned_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_oct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_unsigned_hex " "Found entity 1: bc_unsigned_hex" {  } { { "../src/bc/bc_unsigned_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_signed_oct " "Found entity 1: bc_signed_oct" {  } { { "../src/bc/bc_signed_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_signed_hex " "Found entity 1: bc_signed_hex" {  } { { "../src/bc/bc_signed_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_hex " "Found entity 1: bc_hex" {  } { { "../src/bc/bc_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "../src/bc/bc.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux/mux4.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/mux/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux/mux2.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/mux/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439736 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(26) " "Verilog HDL Declaration warning at final.v(26): \"final\" is SystemVerilog-2005 keyword" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1688510439740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/final/src/final.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/final/src/final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688510439741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688510439741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688510439794 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(41) " "Verilog HDL Always Construct warning at final.v(41): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510439795 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 final.v(41) " "Verilog HDL assignment warning at final.v(41): truncated value with size 10 to match size of target (4)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510439795 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(42) " "Verilog HDL Always Construct warning at final.v(42): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510439795 "|final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 final.v(42) " "Verilog HDL assignment warning at final.v(42): truncated value with size 10 to match size of target (4)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510439795 "|final"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SWITCH final.v(43) " "Verilog HDL Always Construct warning at final.v(43): variable \"SWITCH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1688510439795 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"A_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510439796 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"B_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510439796 "|final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_reg final.v(40) " "Verilog HDL Always Construct warning at final.v(40): inferring latch(es) for variable \"C_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688510439796 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[0\] final.v(42) " "Inferred latch for \"C_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439797 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[1\] final.v(42) " "Inferred latch for \"C_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439797 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[2\] final.v(42) " "Inferred latch for \"C_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439797 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[3\] final.v(42) " "Inferred latch for \"C_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[4\] final.v(42) " "Inferred latch for \"C_reg\[4\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[5\] final.v(42) " "Inferred latch for \"C_reg\[5\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[6\] final.v(42) " "Inferred latch for \"C_reg\[6\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[7\] final.v(42) " "Inferred latch for \"C_reg\[7\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[8\] final.v(42) " "Inferred latch for \"C_reg\[8\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_reg\[9\] final.v(42) " "Inferred latch for \"C_reg\[9\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[0\] final.v(42) " "Inferred latch for \"B_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[1\] final.v(42) " "Inferred latch for \"B_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439798 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[2\] final.v(42) " "Inferred latch for \"B_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_reg\[3\] final.v(42) " "Inferred latch for \"B_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[0\] final.v(42) " "Inferred latch for \"A_reg\[0\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[1\] final.v(42) " "Inferred latch for \"A_reg\[1\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[2\] final.v(42) " "Inferred latch for \"A_reg\[2\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_reg\[3\] final.v(42) " "Inferred latch for \"A_reg\[3\]\" at final.v(42)" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688510439799 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_0 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_0\"" {  } { { "../src/final.v" "ALU_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module alu:ALU_0\|logic_module:MOD_1 " "Elaborating entity \"logic_module\" for hierarchy \"alu:ALU_0\|logic_module:MOD_1\"" {  } { { "../src/alu/alu.v" "MOD_1" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:ALU_0\|logic_module:MOD_1\|mux4:L_MUX " "Elaborating entity \"mux4\" for hierarchy \"alu:ALU_0\|logic_module:MOD_1\|mux4:L_MUX\"" {  } { { "../src/alu/logic_module.v" "L_MUX" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/logic_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module alu:ALU_0\|arithmetic_module:MOD_0 " "Elaborating entity \"arithmetic_module\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\"" {  } { { "../src/alu/alu.v" "MOD_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 arithmetic_module.v(13) " "Verilog HDL assignment warning at arithmetic_module.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../src/alu/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510439830 "|final|alu:ALU_0|arithmetic_module:MOD_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER " "Elaborating entity \"adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\"" {  } { { "../src/alu/arithmetic_module.v" "ADDER" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/arithmetic_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\"" {  } { { "../src/alu/adder/adder.v" "gen_adder\[0\].FA" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0 " "Elaborating entity \"half_adder\" for hierarchy \"alu:ALU_0\|arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0\"" {  } { { "../src/alu/adder/full_adder.v" "HA_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/adder/full_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 alu:ALU_0\|mux2:MUX_0 " "Elaborating entity \"mux2\" for hierarchy \"alu:ALU_0\|mux2:MUX_0\"" {  } { { "../src/alu/alu.v" "MUX_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_circuit alu:ALU_0\|flag_circuit:FC_0 " "Elaborating entity \"flag_circuit\" for hierarchy \"alu:ALU_0\|flag_circuit:FC_0\"" {  } { { "../src/alu/alu.v" "FC_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/alu/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MUX_LED " "Elaborating entity \"mux4\" for hierarchy \"mux4:MUX_LED\"" {  } { { "../src/final.v" "MUX_LED" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:BC_0 " "Elaborating entity \"bc\" for hierarchy \"bc:BC_0\"" {  } { { "../src/final.v" "BC_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_unsigned_hex bc:BC_0\|bc_unsigned_hex:BCUH " "Elaborating entity \"bc_unsigned_hex\" for hierarchy \"bc:BC_0\|bc_unsigned_hex:BCUH\"" {  } { { "../src/bc/bc.v" "BCUH" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_hex bc:BC_0\|bc_unsigned_hex:BCUH\|bc_hex:BH_0 " "Elaborating entity \"bc_hex\" for hierarchy \"bc:BC_0\|bc_unsigned_hex:BCUH\|bc_hex:BH_0\"" {  } { { "../src/bc/bc_unsigned_hex.v" "BH_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_unsigned_hex.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_unsigned_oct bc:BC_0\|bc_unsigned_oct:BCUO " "Elaborating entity \"bc_unsigned_oct\" for hierarchy \"bc:BC_0\|bc_unsigned_oct:BCUO\"" {  } { { "../src/bc/bc.v" "BCUO" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_signed_hex bc:BC_0\|bc_signed_hex:BCSH " "Elaborating entity \"bc_signed_hex\" for hierarchy \"bc:BC_0\|bc_signed_hex:BCSH\"" {  } { { "../src/bc/bc.v" "BCSH" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bc_signed_hex.v(21) " "Verilog HDL assignment warning at bc_signed_hex.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../src/bc/bc_signed_hex.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_hex.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510439914 "|final|bc:BC_0|bc_signed_hex:BCSH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_signed_oct bc:BC_0\|bc_signed_oct:BCSO " "Elaborating entity \"bc_signed_oct\" for hierarchy \"bc:BC_0\|bc_signed_oct:BCSO\"" {  } { { "../src/bc/bc.v" "BCSO" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bc_signed_oct.v(21) " "Verilog HDL assignment warning at bc_signed_oct.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../src/bc/bc_signed_oct.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc_signed_oct.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688510439922 "|final|bc:BC_0|bc_signed_oct:BCSO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 bc:BC_0\|mux4:MUX_BC " "Elaborating entity \"mux4\" for hierarchy \"bc:BC_0\|mux4:MUX_BC\"" {  } { { "../src/bc/bc.v" "MUX_BC" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/bc/bc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688510439932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1688510440497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510440621 "|final|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510440621 "|final|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510440621 "|final|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../src/final.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/final/src/final.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688510440621 "|final|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688510440621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688510440725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688510441195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688510441195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688510441273 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688510441273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688510441273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688510441273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688510441329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 19:40:41 2023 " "Processing ended: Tue Jul 04 19:40:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688510441329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688510441329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688510441329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688510441329 ""}
