FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Header for the new SH dmaengine driver
 *
 * Copyright (C) 2010 Guennadi Liakhovetski <g.liakhovetski@gmx.de>
 */
#ifndef SH_DMA_H
#define SH_DMA_H

#include <linux/dmaengine.h>
#include <linux/list.h>
/* bench 13108.2.0 297c76772979 */
/* bench 13108.2.1 1d1a3b2219f1 */
/* bench 13108.2.2 2da165f9c366 */
/* bench 13108.2.3 1f2bf87771a8 */
/* bench 13108.2.4 bbf9511048de */
/* bench 13108.2.5 28567fb46c67 */
/* bench 13108.2.6 ce087f6a3056 */
/* bench 13108.2.7 dfdf716f74be */
/* bench 13108.2.8 84c7ae2a8274 */
/* bench 13108.2.9 045dfdb5ff20 */
/* bench 13108.2.10 aa6d34aee374 */
/* bench 13108.2.11 b3bb11b6c9c7 */
/* bench 13108.2.12 61b48d56804d */
/* bench 13108.2.13 106d4d32601d */

struct device;

/* Used by slave DMA clients to request DMA to/from a specific peripheral */
/* bench 13107.1.0 5a1ae2dfdb93 */
};

/*
 * Supplied by platforms to specify, how a DMA channel has to be configured for
 * a certain peripheral
 */
struct sh_dmae_slave_config {
/* bench 12489.2.0 3fb2bc374034 */
/* bench 12489.2.1 495ebf79fc6b */
/* bench 12489.2.2 626b3a3dfdf5 */
/* bench 12489.2.3 ed52bcc1eaf8 */
/* bench 24570.6.0 ebd5dc467b60 */
/* bench 24570.6.1 713fa6e9e227 */
/* bench 24570.6.2 dd2be73b0abe */
/* bench 24570.6.3 f46abd17e777 */
/* bench 24570.6.4 c5fbadcbb9d3 */
/* bench 24570.6.5 c34465093018 */
/* bench 24570.6.6 55450fe7f304 */
/* bench 24570.6.7 63f23b07ae9f */
/* bench 24570.6.8 06266bce1a4a */
/* bench 24570.6.9 3f8174a1d124 */
/* bench 24570.6.10 13829aba715f */
/* bench 24570.6.11 571a8124f4a7 */
/* bench 24570.6.12 a7b0af6cb9c0 */
/* bench 24570.6.13 f106e40f5973 */
/* bench 24570.6.14 1d2a8a0013f7 */
/* bench 12489.2.6 9f40df66fa72 */
/* bench 12489.2.7 ebba7c344e79 */
/* bench 12489.2.8 7bdfbdd7d059 */
/* bench 12489.2.9 1a182921145e */
/* bench 12489.2.10 52103bc4d62f */
/* bench 12489.2.11 72d28de0ace2 */
	int		slave_id;
	dma_addr_t	addr;
	u32		chcr;
	char		mid_rid;
};

/**
 * struct sh_dmae_channel - DMAC channel platform data
 * @offset:		register offset within the main IOMEM resource
 * @dmars:		channel DMARS register offset
 * @chclr_offset:	channel CHCLR register offset
 * @dmars_bit:		channel DMARS field offset within the register
 * @chclr_bit:		bit position, to be set to reset the channel
 */
struct sh_dmae_channel {
	unsigned int	offset;
	unsigned int	dmars;
	unsigned int	chclr_offset;
	unsigned char	dmars_bit;
	unsigned char	chclr_bit;
};

/**
 * struct sh_dmae_pdata - DMAC platform data
 * @slave:		array of slaves
 * @slave_num:		number of slaves in the above array
 * @channel:		array of DMA channels
 * @channel_num:	number of channels in the above array
 * @ts_low_shift:	shift of the low part of the TS field
 * @ts_low_mask:	low TS field mask
 * @ts_high_shift:	additional shift of the high part of the TS field
 * @ts_high_mask:	high TS field mask
 * @ts_shift:		array of Transfer Size shifts, indexed by TS value
 * @ts_shift_num:	number of shifts in the above array
 * @dmaor_init:		DMAOR initialisation value
 * @chcr_offset:	CHCR address offset
 * @chcr_ie_bit:	CHCR Interrupt Enable bit
 * @dmaor_is_32bit:	DMAOR is a 32-bit register
 * @needs_tend_set:	the TEND register has to be set
 * @no_dmars:		DMAC has no DMARS registers
 * @chclr_present:	DMAC has one or several CHCLR registers
 * @chclr_bitwise:	channel CHCLR registers are bitwise
 * @slave_only:		DMAC cannot be used for MEMCPY
 */
struct sh_dmae_pdata {
	const struct sh_dmae_slave_config *slave;
	int slave_num;
	const struct sh_dmae_channel *channel;
	int channel_num;
	unsigned int ts_low_shift;
	unsigned int ts_low_mask;
	unsigned int ts_high_shift;
	unsigned int ts_high_mask;
	const unsigned int *ts_shift;
	int ts_shift_num;
	u16 dmaor_init;
	unsigned int chcr_offset;
	u32 chcr_ie_bit;

	unsigned int dmaor_is_32bit:1;
	unsigned int needs_tend_set:1;
	unsigned int no_dmars:1;
	unsigned int chclr_present:1;
	unsigned int chclr_bitwise:1;
	unsigned int slave_only:1;
};

/* DMAOR definitions */
#define DMAOR_AE	0x00000004	/* Address Error Flag */
#define DMAOR_NMIF	0x00000002
#define DMAOR_DME	0x00000001	/* DMA Master Enable */

/* Definitions for the SuperH DMAC */
#define DM_INC	0x00004000	/* Destination addresses are incremented */
#define DM_DEC	0x00008000	/* Destination addresses are decremented */
#define DM_FIX	0x0000c000	/* Destination address is fixed */
#define SM_INC	0x00001000	/* Source addresses are incremented */
#define SM_DEC	0x00002000	/* Source addresses are decremented */
#define SM_FIX	0x00003000	/* Source address is fixed */
#define RS_AUTO	0x00000400	/* Auto Request */
#define RS_ERS	0x00000800	/* DMA extended resource selector */
#define CHCR_DE	0x00000001	/* DMA Enable */
#define CHCR_TE	0x00000002	/* Transfer End Flag */
#define CHCR_IE	0x00000004	/* Interrupt Enable */

#endif
