-- Project name	: lab11
-- File		: and4.vhd
--
-- Entity		: and4
-- Architecture	: df (data flow)

library ieee;
use ieee.std_logic_1164.all;

-- 4-input AND gate with 7 ns propagation delay
entity and4 is
	port (
		A, B, C, D : in std_logic; -- input
		Y          : out std_logic -- output
		);
end entity and4;

architecture df of and4 is
begin
	-- describes dataflow of and4 gate
	Y <= A AND B AND C AND D after 7 ns;
end architecture df;