

================================================================
== Vivado HLS Report for 'calculate_1'
================================================================
* Date:           Fri Apr  9 14:20:11 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        CNN_prototype
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.739 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      135|      135| 1.350 us | 1.350 us |   16|   16| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    347|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     710|    704|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    812|    -|
|Register         |        0|      -|    3487|    768|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|    4197|   2631|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |mlp_dance3_fadd_3bkb_U10  |mlp_dance3_fadd_3bkb  |        0|      2|  227|  214|    0|
    |mlp_dance3_fadd_3bkb_U11  |mlp_dance3_fadd_3bkb  |        0|      2|  227|  214|    0|
    |mlp_dance3_fmul_3cud_U12  |mlp_dance3_fmul_3cud  |        0|      3|  128|  138|    0|
    |mlp_dance3_fmul_3cud_U13  |mlp_dance3_fmul_3cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     10|  710|  704|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln19_379_fu_869_p2        |    or    |      0|  0|  11|          11|           2|
    |or_ln19_380_fu_883_p2        |    or    |      0|  0|  11|          11|           2|
    |or_ln19_381_fu_897_p2        |    or    |      0|  0|  11|          11|           3|
    |or_ln19_382_fu_911_p2        |    or    |      0|  0|  11|          11|           3|
    |or_ln19_383_fu_925_p2        |    or    |      0|  0|  11|          11|           3|
    |or_ln19_384_fu_939_p2        |    or    |      0|  0|  11|          11|           3|
    |or_ln19_385_fu_953_p2        |    or    |      0|  0|  11|          11|           4|
    |or_ln19_386_fu_967_p2        |    or    |      0|  0|  11|          11|           4|
    |or_ln19_387_fu_981_p2        |    or    |      0|  0|  11|          11|           4|
    |or_ln19_388_fu_995_p2        |    or    |      0|  0|  11|          11|           4|
    |or_ln19_389_fu_1009_p2       |    or    |      0|  0|  11|          11|           4|
    |or_ln19_390_fu_1023_p2       |    or    |      0|  0|  11|          11|           4|
    |or_ln19_391_fu_1037_p2       |    or    |      0|  0|  11|          11|           4|
    |or_ln19_392_fu_1051_p2       |    or    |      0|  0|  11|          11|           4|
    |or_ln19_393_fu_1065_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_394_fu_1079_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_395_fu_1093_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_396_fu_1107_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_397_fu_1121_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_398_fu_1135_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_399_fu_1149_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_400_fu_1163_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_401_fu_1177_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_402_fu_1191_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_403_fu_1205_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_404_fu_1219_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_405_fu_1233_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_406_fu_1247_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_407_fu_1261_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_408_fu_1275_p2       |    or    |      0|  0|  11|          11|           5|
    |or_ln19_fu_854_p2            |    or    |      0|  0|  11|          11|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 347|         344|         133|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  85|         17|    7|        119|
    |a_address1               |  85|         17|    7|        119|
    |ap_NS_fsm                |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8  |   9|          2|    1|          2|
    |b_address0               |  85|         17|   10|        170|
    |b_address1               |  85|         17|   10|        170|
    |grp_fu_712_p0            |  44|          9|   32|        288|
    |grp_fu_712_p1            |  85|         17|   32|        544|
    |grp_fu_717_p0            |  47|         10|   32|        320|
    |grp_fu_717_p1            |  85|         17|   32|        544|
    |grp_fu_721_p0            |  27|          5|   32|        160|
    |grp_fu_721_p1            |  27|          5|   32|        160|
    |grp_fu_725_p0            |  27|          5|   32|        160|
    |grp_fu_725_p1            |  27|          5|   32|        160|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 812|        162|  293|       2935|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_load_30_reg_1763            |  32|   0|   32|          0|
    |a_load_31_reg_1768            |  32|   0|   32|          0|
    |ap_CS_fsm                     |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |b_load_411_reg_1773           |  32|   0|   32|          0|
    |b_load_412_reg_1778           |  32|   0|   32|          0|
    |reg_729                       |  32|   0|   32|          0|
    |reg_734                       |  32|   0|   32|          0|
    |reg_739                       |  32|   0|   32|          0|
    |reg_744                       |  32|   0|   32|          0|
    |reg_749                       |  32|   0|   32|          0|
    |reg_754                       |  32|   0|   32|          0|
    |reg_759                       |  32|   0|   32|          0|
    |reg_764                       |  32|   0|   32|          0|
    |reg_769                       |  32|   0|   32|          0|
    |reg_774                       |  32|   0|   32|          0|
    |reg_779                       |  32|   0|   32|          0|
    |reg_784                       |  32|   0|   32|          0|
    |reg_789                       |  32|   0|   32|          0|
    |reg_795                       |  32|   0|   32|          0|
    |reg_800                       |  32|   0|   32|          0|
    |reg_806                       |  32|   0|   32|          0|
    |reg_812                       |  32|   0|   32|          0|
    |reg_818                       |  32|   0|   32|          0|
    |reg_824                       |  32|   0|   32|          0|
    |reg_830                       |  32|   0|   32|          0|
    |reg_836                       |  32|   0|   32|          0|
    |tmp_10_reg_1573               |  32|   0|   32|          0|
    |tmp_11_reg_1578               |  32|   0|   32|          0|
    |tmp_12_reg_1603               |  32|   0|   32|          0|
    |tmp_13_reg_1608               |  32|   0|   32|          0|
    |tmp_14_reg_1633               |  32|   0|   32|          0|
    |tmp_15_reg_1638               |  32|   0|   32|          0|
    |tmp_16_reg_1668               |  32|   0|   32|          0|
    |tmp_17_reg_1693               |  32|   0|   32|          0|
    |tmp_18_reg_1698               |  32|   0|   32|          0|
    |tmp_19_reg_1723               |  32|   0|   32|          0|
    |tmp_1_reg_1428                |  32|   0|   32|          0|
    |tmp_20_reg_1728               |  32|   0|   32|          0|
    |tmp_21_reg_1753               |  32|   0|   32|          0|
    |tmp_22_reg_1758               |  32|   0|   32|          0|
    |tmp_23_reg_1783               |  32|   0|   32|          0|
    |tmp_24_reg_1788               |  32|   0|   32|          0|
    |tmp_25_reg_1793               |  32|   0|   32|          0|
    |tmp_26_reg_1798               |  32|   0|   32|          0|
    |tmp_27_reg_1803               |  32|   0|   32|          0|
    |tmp_28_reg_1808               |  32|   0|   32|          0|
    |tmp_29_reg_1813               |  32|   0|   32|          0|
    |tmp_2_reg_1453                |  32|   0|   32|          0|
    |tmp_30_reg_1818               |  32|   0|   32|          0|
    |tmp_3_reg_1458                |  32|   0|   32|          0|
    |tmp_4_reg_1483                |  32|   0|   32|          0|
    |tmp_511_reg_1289              |   6|   0|   11|          5|
    |tmp_5_reg_1488                |  32|   0|   32|          0|
    |tmp_5_reg_1488_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_6_reg_1513                |  32|   0|   32|          0|
    |tmp_6_reg_1513_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_7_reg_1518                |  32|   0|   32|          0|
    |tmp_7_reg_1518_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_8_reg_1543                |  32|   0|   32|          0|
    |tmp_9_reg_1548                |  32|   0|   32|          0|
    |tmp_reg_1423                  |  32|   0|   32|          0|
    |tmp_s_reg_1663                |  32|   0|   32|          0|
    |tmp_10_reg_1573               |  64|  32|   32|          0|
    |tmp_11_reg_1578               |  64|  32|   32|          0|
    |tmp_12_reg_1603               |  64|  32|   32|          0|
    |tmp_13_reg_1608               |  64|  32|   32|          0|
    |tmp_14_reg_1633               |  64|  32|   32|          0|
    |tmp_15_reg_1638               |  64|  32|   32|          0|
    |tmp_16_reg_1668               |  64|  32|   32|          0|
    |tmp_17_reg_1693               |  64|  32|   32|          0|
    |tmp_18_reg_1698               |  64|  32|   32|          0|
    |tmp_19_reg_1723               |  64|  32|   32|          0|
    |tmp_20_reg_1728               |  64|  32|   32|          0|
    |tmp_21_reg_1753               |  64|  32|   32|          0|
    |tmp_22_reg_1758               |  64|  32|   32|          0|
    |tmp_23_reg_1783               |  64|  32|   32|          0|
    |tmp_24_reg_1788               |  64|  32|   32|          0|
    |tmp_25_reg_1793               |  64|  32|   32|          0|
    |tmp_26_reg_1798               |  64|  32|   32|          0|
    |tmp_27_reg_1803               |  64|  32|   32|          0|
    |tmp_28_reg_1808               |  64|  32|   32|          0|
    |tmp_29_reg_1813               |  64|  32|   32|          0|
    |tmp_30_reg_1818               |  64|  32|   32|          0|
    |tmp_8_reg_1543                |  64|  32|   32|          0|
    |tmp_9_reg_1548                |  64|  32|   32|          0|
    |tmp_s_reg_1663                |  64|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |3487| 768| 2724|          5|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_start    |  in |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_done     | out |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_idle     | out |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_ready    | out |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |  calculate.1 | return value |
|ap_return   | out |   32| ap_ctrl_hs |  calculate.1 | return value |
|a_address0  | out |    7|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|a_address1  | out |    7|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_q1        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
|b_address1  | out |   10|  ap_memory |       b      |     array    |
|b_ce1       | out |    1|  ap_memory |       b      |     array    |
|b_q1        |  in |   32|  ap_memory |       b      |     array    |
|b_offset    |  in |    6|   ap_none  |   b_offset   |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

