# This file is a template, and might need editing before it works on your project.
# This is a sample GitLab CI/CD configuration file that should run without any modifications.
# It demonstrates a basic 3 stage CI/CD pipeline. Instead of real tests or scripts,
# it uses echo commands to simulate the pipeline execution.
#
# A pipeline is composed of independent jobs that run scripts, grouped into stages.
# Stages run in sequential order, but jobs within stages run in parallel.
#
# For more information, see: https://docs.gitlab.com/ee/ci/yaml/index.html#stages
#
# You can copy and paste this template into a new `.gitlab-ci.yml` file.
# You should not add this template to an existing `.gitlab-ci.yml` file by using the `include:` keyword.
#
# To contribute improvements to CI/CD templates, please follow the Development guide at:
# https://docs.gitlab.com/ee/development/cicd/templates.html
# This specific template is located at:
# https://gitlab.com/gitlab-org/gitlab/-/blob/master/lib/gitlab/ci/templates/Getting-Started.gitlab-ci.yml

image: python:latest

stages:          # List of stages for jobs, and their order of execution
  - lint
  - test
 

style-guide:
    stage: lint
    before_script:
        - pip3 install vsg
    script:
        - vsg -c ci/vsg_configuration.json -f hdl/mac.vhd -j vsg_results.xml
        - cat vsg_results.xml
    artifacts:
        reports:
            junit: vsg_results.xml

test-mac:
    stage: test
    tags:
        - modelsim
    only:
        changes:
            - hdl/mac.vhd
            - testbenches/mac/src/*
    script:
        - source /tools/mentor/set_modelsim_10.6b.sh
        - cd ./testbenches/mac
        - vsim -c -do "../../ci/simulate.tcl"
        - cd ../..

test-line-buffer-iact:
    stage: test
    tags:
        - modelsim
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - testbenches/line_buffer_iact/src/*
    script:
        - source /tools/mentor/set_modelsim_10.6b.sh
        - cd ./testbenches/line_buffer_iact
        - vsim -c -do "../../ci/simulate.tcl"
        - cd ../..

test-line-buffer-psum:
    stage: test
    tags:
        - modelsim
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - testbenches/line_buffer_psum/src/*
    script:
        - source /tools/mentor/set_modelsim_10.6b.sh
        - cd ./testbenches/line_buffer_psum
        - vsim -c -do "../../ci/simulate.tcl"
        - cd ../..


test-line-buffer-wght:
    stage: test
    tags:
        - modelsim
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - testbenches/line_buffer_wght/src/*
    script:
        - source /tools/mentor/set_modelsim_10.6b.sh
        - cd ./testbenches/line_buffer_wght
        - vsim -c -do "../../ci/simulate.tcl"
        - cd ../..


test-pe-conv:
    stage: test
    tags:
        - modelsim
    only:
        changes:
            - hdl/pe.vhd
            - hdl/line_buffer.vhd
            - hdl/mult.vhd
            - hdl/mux.vhd
            - hdl/add.vhd
            - hdl/ram_dp.vhd
            - testbenches/pe_conv/src/*
    script:
        - source /tools/mentor/set_modelsim_10.6b.sh
        - cd ./testbenches/pe_conv
        - vsim -c -do "../../ci/simulate.tcl"
        - cd ../..
