{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701472956889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701472956898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 18:22:36 2023 " "Processing started: Fri Dec 01 18:22:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701472956898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472956898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472956898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701472957704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701472957704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_Demo.v(243) " "Verilog HDL information at PS2_Demo.v(243): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701472972943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472972998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472972998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_plot.v(87) " "Verilog HDL information at vga_plot.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701472973040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_plot.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_plot.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_plot " "Found entity 1: vga_plot" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701472973193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "top_module.v" "VGA" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE AMP_BACKGROUND.mif " "Parameter \"INIT_FILE\" = \"AMP_BACKGROUND.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973282 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701472973282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7n1 " "Found entity 1: altsyncram_m7n1" {  } { { "db/altsyncram_m7n1.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated " "Elaborating entity \"altsyncram_m7n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m7n1.tdf" "decode2" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m7n1.tdf" "rden_decode_b" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_m7n1.tdf" "mux3" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701472973705 ""}  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701472973705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701472973802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_plot vga_plot:VGAOutput " "Elaborating entity \"vga_plot\" for hierarchy \"vga_plot:VGAOutput\"" {  } { { "top_module.v" "VGAOutput" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "current_state vga_plot.v(75) " "Verilog HDL warning at vga_plot.v(75): object current_state used but never assigned" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state vga_plot.v(76) " "Verilog HDL or VHDL warning at vga_plot.v(76): object \"next_state\" assigned a value but never read" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(209) " "Verilog HDL assignment warning at vga_plot.v(209): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(210) " "Verilog HDL assignment warning at vga_plot.v(210): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(213) " "Verilog HDL assignment warning at vga_plot.v(213): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(215) " "Verilog HDL assignment warning at vga_plot.v(215): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(222) " "Verilog HDL assignment warning at vga_plot.v(222): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(223) " "Verilog HDL assignment warning at vga_plot.v(223): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(226) " "Verilog HDL assignment warning at vga_plot.v(226): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(228) " "Verilog HDL assignment warning at vga_plot.v(228): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(235) " "Verilog HDL assignment warning at vga_plot.v(235): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(236) " "Verilog HDL assignment warning at vga_plot.v(236): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(239) " "Verilog HDL assignment warning at vga_plot.v(239): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(241) " "Verilog HDL assignment warning at vga_plot.v(241): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(248) " "Verilog HDL assignment warning at vga_plot.v(248): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(249) " "Verilog HDL assignment warning at vga_plot.v(249): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(252) " "Verilog HDL assignment warning at vga_plot.v(252): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(254) " "Verilog HDL assignment warning at vga_plot.v(254): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(261) " "Verilog HDL assignment warning at vga_plot.v(261): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(262) " "Verilog HDL assignment warning at vga_plot.v(262): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(265) " "Verilog HDL assignment warning at vga_plot.v(265): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(267) " "Verilog HDL assignment warning at vga_plot.v(267): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(274) " "Verilog HDL assignment warning at vga_plot.v(274): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(275) " "Verilog HDL assignment warning at vga_plot.v(275): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(278) " "Verilog HDL assignment warning at vga_plot.v(278): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(280) " "Verilog HDL assignment warning at vga_plot.v(280): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(292) " "Verilog HDL assignment warning at vga_plot.v(292): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(294) " "Verilog HDL assignment warning at vga_plot.v(294): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(299) " "Verilog HDL assignment warning at vga_plot.v(299): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(300) " "Verilog HDL assignment warning at vga_plot.v(300): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(302) " "Verilog HDL assignment warning at vga_plot.v(302): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(307) " "Verilog HDL assignment warning at vga_plot.v(307): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(310) " "Verilog HDL assignment warning at vga_plot.v(310): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(315) " "Verilog HDL assignment warning at vga_plot.v(315): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(316) " "Verilog HDL assignment warning at vga_plot.v(316): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(318) " "Verilog HDL assignment warning at vga_plot.v(318): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(324) " "Verilog HDL assignment warning at vga_plot.v(324): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(326) " "Verilog HDL assignment warning at vga_plot.v(326): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(331) " "Verilog HDL assignment warning at vga_plot.v(331): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(332) " "Verilog HDL assignment warning at vga_plot.v(332): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(334) " "Verilog HDL assignment warning at vga_plot.v(334): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(339) " "Verilog HDL assignment warning at vga_plot.v(339): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(342) " "Verilog HDL assignment warning at vga_plot.v(342): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(347) " "Verilog HDL assignment warning at vga_plot.v(347): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(348) " "Verilog HDL assignment warning at vga_plot.v(348): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(350) " "Verilog HDL assignment warning at vga_plot.v(350): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973843 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(361) " "Verilog HDL assignment warning at vga_plot.v(361): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(363) " "Verilog HDL assignment warning at vga_plot.v(363): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(368) " "Verilog HDL assignment warning at vga_plot.v(368): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(369) " "Verilog HDL assignment warning at vga_plot.v(369): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(371) " "Verilog HDL assignment warning at vga_plot.v(371): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(376) " "Verilog HDL assignment warning at vga_plot.v(376): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(379) " "Verilog HDL assignment warning at vga_plot.v(379): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(384) " "Verilog HDL assignment warning at vga_plot.v(384): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(385) " "Verilog HDL assignment warning at vga_plot.v(385): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(387) " "Verilog HDL assignment warning at vga_plot.v(387): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(393) " "Verilog HDL assignment warning at vga_plot.v(393): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(395) " "Verilog HDL assignment warning at vga_plot.v(395): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(400) " "Verilog HDL assignment warning at vga_plot.v(400): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(401) " "Verilog HDL assignment warning at vga_plot.v(401): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(403) " "Verilog HDL assignment warning at vga_plot.v(403): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(408) " "Verilog HDL assignment warning at vga_plot.v(408): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(411) " "Verilog HDL assignment warning at vga_plot.v(411): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(416) " "Verilog HDL assignment warning at vga_plot.v(416): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(417) " "Verilog HDL assignment warning at vga_plot.v(417): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(419) " "Verilog HDL assignment warning at vga_plot.v(419): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(430) " "Verilog HDL assignment warning at vga_plot.v(430): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(432) " "Verilog HDL assignment warning at vga_plot.v(432): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(437) " "Verilog HDL assignment warning at vga_plot.v(437): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(438) " "Verilog HDL assignment warning at vga_plot.v(438): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(440) " "Verilog HDL assignment warning at vga_plot.v(440): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(445) " "Verilog HDL assignment warning at vga_plot.v(445): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(448) " "Verilog HDL assignment warning at vga_plot.v(448): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(453) " "Verilog HDL assignment warning at vga_plot.v(453): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(454) " "Verilog HDL assignment warning at vga_plot.v(454): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(456) " "Verilog HDL assignment warning at vga_plot.v(456): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(462) " "Verilog HDL assignment warning at vga_plot.v(462): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(464) " "Verilog HDL assignment warning at vga_plot.v(464): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(469) " "Verilog HDL assignment warning at vga_plot.v(469): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(470) " "Verilog HDL assignment warning at vga_plot.v(470): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(472) " "Verilog HDL assignment warning at vga_plot.v(472): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(477) " "Verilog HDL assignment warning at vga_plot.v(477): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(480) " "Verilog HDL assignment warning at vga_plot.v(480): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(485) " "Verilog HDL assignment warning at vga_plot.v(485): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(486) " "Verilog HDL assignment warning at vga_plot.v(486): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_plot.v(488) " "Verilog HDL assignment warning at vga_plot.v(488): truncated value with size 32 to match size of target (5)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loopX vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"loopX\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loopY vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"loopY\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BoxDoneDraw vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"BoxDoneDraw\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LineDoneDraw vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"LineDoneDraw\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y vga_plot.v(196) " "Verilog HDL Always Construct warning at vga_plot.v(196): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_IDLE 0 vga_plot.v(75) " "Net \"current_state.S_IDLE\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_RESET 0 vga_plot.v(75) " "Net \"current_state.S_RESET\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_VOLUME_ON 0 vga_plot.v(75) " "Net \"current_state.S_VOLUME_ON\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_VOLUME_OFF 0 vga_plot.v(75) " "Net \"current_state.S_VOLUME_OFF\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_DISTORTION_ON 0 vga_plot.v(75) " "Net \"current_state.S_DISTORTION_ON\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_DISTORTION_OFF 0 vga_plot.v(75) " "Net \"current_state.S_DISTORTION_OFF\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_PITCH_ON 0 vga_plot.v(75) " "Net \"current_state.S_PITCH_ON\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_PITCH_OFF 0 vga_plot.v(75) " "Net \"current_state.S_PITCH_OFF\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_EFFECT 0 vga_plot.v(75) " "Net \"current_state.S_EFFECT\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_DRAW_VOLUME 0 vga_plot.v(75) " "Net \"current_state.S_DRAW_VOLUME\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_DRAW_PITCH 0 vga_plot.v(75) " "Net \"current_state.S_DRAW_PITCH\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "current_state.S_DRAW_DISTORTION 0 vga_plot.v(75) " "Net \"current_state.S_DRAW_DISTORTION\" at vga_plot.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] vga_plot.v(196) " "Inferred latch for \"y\[0\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] vga_plot.v(196) " "Inferred latch for \"y\[1\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] vga_plot.v(196) " "Inferred latch for \"y\[2\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] vga_plot.v(196) " "Inferred latch for \"y\[3\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] vga_plot.v(196) " "Inferred latch for \"y\[4\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] vga_plot.v(196) " "Inferred latch for \"y\[5\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] vga_plot.v(196) " "Inferred latch for \"y\[6\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] vga_plot.v(196) " "Inferred latch for \"x\[0\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] vga_plot.v(196) " "Inferred latch for \"x\[1\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] vga_plot.v(196) " "Inferred latch for \"x\[2\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] vga_plot.v(196) " "Inferred latch for \"x\[3\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] vga_plot.v(196) " "Inferred latch for \"x\[4\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] vga_plot.v(196) " "Inferred latch for \"x\[5\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] vga_plot.v(196) " "Inferred latch for \"x\[6\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] vga_plot.v(196) " "Inferred latch for \"x\[7\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] vga_plot.v(196) " "Inferred latch for \"colour\[0\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] vga_plot.v(196) " "Inferred latch for \"colour\[1\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] vga_plot.v(196) " "Inferred latch for \"colour\[2\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] vga_plot.v(196) " "Inferred latch for \"colour\[3\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] vga_plot.v(196) " "Inferred latch for \"colour\[4\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] vga_plot.v(196) " "Inferred latch for \"colour\[5\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] vga_plot.v(196) " "Inferred latch for \"colour\[6\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] vga_plot.v(196) " "Inferred latch for \"colour\[7\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] vga_plot.v(196) " "Inferred latch for \"colour\[8\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[9\] vga_plot.v(196) " "Inferred latch for \"colour\[9\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[10\] vga_plot.v(196) " "Inferred latch for \"colour\[10\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[11\] vga_plot.v(196) " "Inferred latch for \"colour\[11\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[0\] vga_plot.v(196) " "Inferred latch for \"loopX\[0\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[1\] vga_plot.v(196) " "Inferred latch for \"loopX\[1\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[2\] vga_plot.v(196) " "Inferred latch for \"loopX\[2\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[3\] vga_plot.v(196) " "Inferred latch for \"loopX\[3\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loopX\[4\] vga_plot.v(196) " "Inferred latch for \"loopX\[4\]\" at vga_plot.v(196)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/vga_plot.v" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973851 "|top_module|vga_plot:VGAOutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:KeyboardInput " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:KeyboardInput\"" {  } { { "top_module.v" "KeyboardInput" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 ""}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "VolumeTurnedOn PS2_Demo.v(68) " "Verilog HDL error at PS2_Demo.v(68): variable \"VolumeTurnedOn\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 68 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PS2_Demo.v(261) " "Verilog HDL Case Statement warning at PS2_Demo.v(261): incomplete case statement has no default case item" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 261 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2_Demo.v(261) " "Verilog HDL Case Statement information at PS2_Demo.v(261): all case item expressions in this case statement are onehot" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VolumeGo PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"VolumeGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PitchGo PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"PitchGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DistortionGo PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"DistortionGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop1 PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"loop1\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop2 PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"loop2\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop3 PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"loop3\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_data PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"final_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "volume_data PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"volume_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pitch_data PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"pitch_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "distortion_data PS2_Demo.v(243) " "Verilog HDL Always Construct warning at PS2_Demo.v(243): inferring latch(es) for variable \"distortion_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/PS2_Demo.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 "|top_module|PS2_Demo:KeyboardInput"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PS2_Demo:KeyboardInput " "Can't elaborate user hierarchy \"PS2_Demo:KeyboardInput\"" {  } { { "top_module.v" "KeyboardInput" { Text "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/top_module.v" 145 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701472973859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/chris/Downloads/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472973933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 118 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701472974048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 18:22:54 2023 " "Processing ended: Fri Dec 01 18:22:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701472974048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701472974048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701472974048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472974048 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 118 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 118 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701472974778 ""}
