TimeQuest Timing Analyzer report for Lab_1
Mon Oct 24 17:45:17 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'clk_divider:inst1|inst1'
 14. Slow 1200mV 85C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Hold: 'clk_divider:inst1|inst1'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Setup: 'clk_divider:inst1|inst1'
 32. Slow 1200mV 0C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 33. Slow 1200mV 0C Model Hold: 'clk'
 34. Slow 1200mV 0C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 35. Slow 1200mV 0C Model Hold: 'clk_divider:inst1|inst1'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'clk'
 48. Fast 1200mV 0C Model Setup: 'clk_divider:inst1|inst1'
 49. Fast 1200mV 0C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 50. Fast 1200mV 0C Model Hold: 'clk'
 51. Fast 1200mV 0C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 52. Fast 1200mV 0C Model Hold: 'clk_divider:inst1|inst1'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Board Trace Model Assignments
 63. Input Transition Times
 64. Slow Corner Signal Integrity Metrics
 65. Fast Corner Signal Integrity Metrics
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Lab_1                                              ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+
; clk                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                                              ;
; clk_divider:inst1|inst1                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_divider:inst1|inst1 }                                                                                          ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] } ;
+------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 583.43 MHz ; 250.0 MHz       ; clk                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 602.05 MHz ; 500.0 MHz       ; clk_divider:inst1|inst1 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -0.714 ; -2.853        ;
; clk_divider:inst1|inst1                                                                                          ; -0.661 ; -7.419        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.342  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -0.652 ; -2.126        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.324 ; -0.324        ;
; clk_divider:inst1|inst1                                                                                          ; 0.358  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -3.000 ; -7.000        ;
; clk_divider:inst1|inst1                                                                                          ; -1.000 ; -15.000       ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.714 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.688      ;
; -0.714 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.688      ;
; -0.714 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.688      ;
; -0.711 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.038     ; 1.688      ;
; -0.594 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.568      ;
; -0.594 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.568      ;
; -0.594 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.568      ;
; -0.591 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.038     ; 1.568      ;
; -0.502 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.476      ;
; -0.502 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.476      ;
; -0.502 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.041     ; 1.476      ;
; -0.499 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.038     ; 1.476      ;
; 0.070  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.602      ; 2.226      ;
; 0.128  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.602      ; 2.168      ;
; 0.467  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.602      ; 2.329      ;
; 0.556  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.602      ; 1.740      ;
; 0.562  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.602      ; 1.734      ;
; 0.730  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.602      ; 2.066      ;
; 0.958  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.602      ; 1.838      ;
; 1.080  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.602      ; 1.716      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_divider:inst1|inst1'                                                                                                                    ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.661 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.594      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.527 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.460      ;
; -0.355 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.288      ;
; -0.352 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.285      ;
; -0.339 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.272      ;
; -0.318 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.251      ;
; -0.317 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.250      ;
; -0.306 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.239      ;
; -0.236 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.169      ;
; -0.236 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.169      ;
; -0.235 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.168      ;
; -0.233 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.166      ;
; -0.196 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.129      ;
; -0.161 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.094      ;
; -0.161 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.094      ;
; -0.099 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.032      ;
; -0.096 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 1.029      ;
; -0.049 ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.982      ;
; -0.040 ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.973      ;
; -0.037 ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.970      ;
; -0.026 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.959      ;
; -0.022 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.955      ;
; -0.014 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.947      ;
; 0.077  ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.856      ;
; 0.200  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.733      ;
; 0.201  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.732      ;
; 0.213  ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.720      ;
; 0.214  ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.719      ;
; 0.243  ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.690      ;
; 0.244  ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.689      ;
; 0.245  ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.688      ;
; 0.246  ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.687      ;
; 0.274  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.659      ;
; 0.296  ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.062     ; 0.637      ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                 ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.342 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.772      ; 2.134      ;
; 0.840 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.772      ; 2.136      ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.652 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.666      ; 1.390      ;
; -0.542 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.666      ; 1.500      ;
; -0.466 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.666      ; 1.576      ;
; -0.466 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.666      ; 1.576      ;
; -0.025 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.666      ; 1.517      ;
; -0.023 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.666      ; 1.519      ;
; 0.057  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.666      ; 1.599      ;
; 0.057  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.666      ; 1.599      ;
; 0.585  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.038      ; 0.780      ;
; 0.729  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.038      ; 0.924      ;
; 0.854  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.052      ;
; 0.869  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.067      ;
; 0.964  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.162      ;
; 1.054  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.038      ; 1.249      ;
; 1.101  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.299      ;
; 1.101  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.299      ;
; 1.101  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.299      ;
; 1.250  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.448      ;
; 1.250  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.448      ;
; 1.280  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.041      ; 1.478      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                   ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.324 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.864      ; 1.906      ;
; 0.152  ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.864      ; 1.882      ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_divider:inst1|inst1'                                                                                                                    ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.358 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.594      ;
; 0.401 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.620      ;
; 0.401 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.620      ;
; 0.406 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.625      ;
; 0.406 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.625      ;
; 0.535 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.754      ;
; 0.552 ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.773      ;
; 0.573 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.792      ;
; 0.576 ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.795      ;
; 0.615 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.834      ;
; 0.642 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.861      ;
; 0.682 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.901      ;
; 0.685 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.904      ;
; 0.711 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.930      ;
; 0.712 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.931      ;
; 0.715 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.934      ;
; 0.719 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.938      ;
; 0.720 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.939      ;
; 0.724 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.943      ;
; 0.726 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.945      ;
; 0.761 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 0.980      ;
; 0.793 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.013      ;
; 0.796 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.015      ;
; 0.802 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.021      ;
; 0.816 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.035      ;
; 0.829 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.048      ;
; 0.833 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.052      ;
; 0.836 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.055      ;
; 0.852 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.071      ;
; 0.886 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.105      ;
; 0.889 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.108      ;
; 0.908 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.127      ;
; 0.912 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.131      ;
; 0.927 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.146      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
; 1.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.062      ; 1.558      ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.102  ; 0.286        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; 0.102  ; 0.286        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; 0.102  ; 0.286        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; 0.102  ; 0.286        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                      ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.497  ; 0.713        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; 0.497  ; 0.713        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; 0.497  ; 0.713        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; 0.497  ; 0.713        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.735  ; 0.735        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'                                                                ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.212  ; 0.428        ; 0.216          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.387  ; 0.571        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.548  ; 0.548        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.589  ; 0.589        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 4.636 ; 4.682 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 5.167 ; 5.165 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 4.796 ; 4.746 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 4.519 ; 4.567 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 4.805 ; 4.701 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 4.670 ; 4.619 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 648.09 MHz ; 250.0 MHz       ; clk                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 665.78 MHz ; 500.0 MHz       ; clk_divider:inst1|inst1 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -0.543 ; -2.169        ;
; clk_divider:inst1|inst1                                                                                          ; -0.502 ; -5.252        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.373  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -0.652 ; -2.215        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.310 ; -0.310        ;
; clk_divider:inst1|inst1                                                                                          ; 0.312  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -3.000 ; -7.000        ;
; clk_divider:inst1|inst1                                                                                          ; -1.000 ; -15.000       ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.543 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.521      ;
; -0.543 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.521      ;
; -0.543 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.521      ;
; -0.540 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.034     ; 1.521      ;
; -0.440 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.418      ;
; -0.440 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.418      ;
; -0.440 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.418      ;
; -0.437 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.034     ; 1.418      ;
; -0.355 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.333      ;
; -0.355 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.333      ;
; -0.355 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.333      ;
; -0.352 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.034     ; 1.333      ;
; 0.229  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.517      ; 1.963      ;
; 0.276  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.517      ; 1.916      ;
; 0.607  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.517      ; 2.085      ;
; 0.643  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.517      ; 1.549      ;
; 0.643  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 1.517      ; 1.549      ;
; 0.802  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.517      ; 1.890      ;
; 1.037  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.517      ; 1.655      ;
; 1.155  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 1.517      ; 1.537      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_divider:inst1|inst1'                                                                                                                     ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.502 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.442      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.380 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.320      ;
; -0.211 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.151      ;
; -0.208 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.148      ;
; -0.188 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.128      ;
; -0.172 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.112      ;
; -0.157 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.097      ;
; -0.151 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.091      ;
; -0.112 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.052      ;
; -0.109 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.049      ;
; -0.103 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.043      ;
; -0.096 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.036      ;
; -0.068 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 1.008      ;
; -0.037 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.977      ;
; -0.030 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.970      ;
; 0.016  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.924      ;
; 0.019  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.921      ;
; 0.064  ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.876      ;
; 0.075  ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.865      ;
; 0.077  ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.863      ;
; 0.079  ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.861      ;
; 0.086  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.854      ;
; 0.101  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.839      ;
; 0.174  ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.766      ;
; 0.282  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.658      ;
; 0.282  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.658      ;
; 0.302  ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.638      ;
; 0.302  ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.638      ;
; 0.328  ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.612      ;
; 0.329  ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.611      ;
; 0.330  ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.610      ;
; 0.331  ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.609      ;
; 0.357  ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.055     ; 0.562      ;
+--------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.373 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.613      ; 1.925      ;
; 0.870 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.613      ; 1.928      ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.652 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.573      ; 1.265      ;
; -0.563 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.573      ; 1.354      ;
; -0.500 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.573      ; 1.417      ;
; -0.500 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 1.573      ; 1.417      ;
; -0.080 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.573      ; 1.337      ;
; -0.073 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.573      ; 1.344      ;
; 0.016  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.573      ; 1.433      ;
; 0.016  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 1.573      ; 1.433      ;
; 0.525  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.034      ; 0.703      ;
; 0.667  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.034      ; 0.845      ;
; 0.764  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.945      ;
; 0.771  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.952      ;
; 0.853  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.034      ;
; 0.949  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.034      ; 1.127      ;
; 0.995  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.176      ;
; 0.995  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.176      ;
; 0.995  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.176      ;
; 1.120  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.301      ;
; 1.120  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.301      ;
; 1.154  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.037      ; 1.335      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                    ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.310 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.695      ; 1.719      ;
; 0.173  ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.695      ; 1.702      ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_divider:inst1|inst1'                                                                                                                     ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.312 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.540      ;
; 0.361 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.560      ;
; 0.361 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.560      ;
; 0.364 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.563      ;
; 0.490 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.689      ;
; 0.496 ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.696      ;
; 0.515 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.715      ;
; 0.548 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.747      ;
; 0.578 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.777      ;
; 0.612 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.811      ;
; 0.614 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.813      ;
; 0.637 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.836      ;
; 0.639 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.838      ;
; 0.641 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.840      ;
; 0.641 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.840      ;
; 0.649 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.848      ;
; 0.650 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.849      ;
; 0.656 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.855      ;
; 0.692 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.891      ;
; 0.713 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.912      ;
; 0.714 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.913      ;
; 0.715 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.914      ;
; 0.718 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.917      ;
; 0.732 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.931      ;
; 0.753 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.952      ;
; 0.762 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.962      ;
; 0.769 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.968      ;
; 0.796 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.995      ;
; 0.798 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 0.997      ;
; 0.828 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.027      ;
; 0.829 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.028      ;
; 0.843 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.042      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
; 1.209 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.055      ; 1.408      ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.113  ; 0.297        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; 0.113  ; 0.297        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; 0.113  ; 0.297        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; 0.113  ; 0.297        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                      ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.273  ; 0.273        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.485  ; 0.701        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; 0.485  ; 0.701        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; 0.485  ; 0.701        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; 0.485  ; 0.701        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.754  ; 0.754        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.289  ; 0.473        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.569  ; 0.569        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 4.348 ; 4.420 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 4.857 ; 4.815 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 4.510 ; 4.431 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 4.245 ; 4.318 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 4.541 ; 4.409 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 4.398 ; 4.319 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+
; clk                                                                                                              ; 0.069 ; 0.000         ;
; clk_divider:inst1|inst1                                                                                          ; 0.079 ; 0.000         ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.426 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -0.299 ; -0.923        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.201 ; -0.201        ;
; clk_divider:inst1|inst1                                                                                          ; 0.187  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                                              ; -3.000 ; -8.277        ;
; clk_divider:inst1|inst1                                                                                          ; -1.000 ; -15.000       ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -1.000 ; -1.000        ;
+------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.069 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.915      ;
; 0.069 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.915      ;
; 0.069 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.915      ;
; 0.070 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.022     ; 0.915      ;
; 0.143 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.841      ;
; 0.143 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.841      ;
; 0.143 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.841      ;
; 0.144 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.022     ; 0.841      ;
; 0.151 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 0.800      ; 1.241      ;
; 0.173 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 0.800      ; 1.219      ;
; 0.187 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.797      ;
; 0.187 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.797      ;
; 0.187 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 1.000        ; -0.023     ; 0.797      ;
; 0.188 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 1.000        ; -0.022     ; 0.797      ;
; 0.423 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 0.800      ; 0.969      ;
; 0.427 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.500        ; 0.800      ; 0.965      ;
; 0.629 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 0.800      ; 1.263      ;
; 0.759 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 0.800      ; 1.133      ;
; 0.901 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 0.800      ; 0.991      ;
; 0.965 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 1.000        ; 0.800      ; 0.927      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_divider:inst1|inst1'                                                                                                                    ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.079 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.872      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.154 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.797      ;
; 0.242 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.709      ;
; 0.243 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.708      ;
; 0.247 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.704      ;
; 0.251 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.700      ;
; 0.254 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.697      ;
; 0.258 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.693      ;
; 0.296 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.655      ;
; 0.306 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.645      ;
; 0.319 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.632      ;
; 0.323 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.628      ;
; 0.335 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.616      ;
; 0.343 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.608      ;
; 0.345 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.606      ;
; 0.392 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.559      ;
; 0.396 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.555      ;
; 0.410 ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.541      ;
; 0.420 ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.531      ;
; 0.422 ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.529      ;
; 0.426 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.525      ;
; 0.427 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.524      ;
; 0.429 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.522      ;
; 0.484 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.467      ;
; 0.552 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.399      ;
; 0.553 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.398      ;
; 0.561 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.390      ;
; 0.562 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.389      ;
; 0.576 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.375      ;
; 0.577 ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.374      ;
; 0.578 ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.373      ;
; 0.579 ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.372      ;
; 0.592 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.359      ;
; 0.601 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 1.000        ; -0.036     ; 0.350      ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.426 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.500        ; 0.991      ; 1.167      ;
; 0.920 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 1.000        ; 0.991      ; 1.173      ;
+-------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.299 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 0.837      ; 0.747      ;
; -0.236 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 0.837      ; 0.810      ;
; -0.194 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 0.837      ; 0.852      ;
; -0.194 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; 0.000        ; 0.837      ; 0.852      ;
; 0.299  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 0.837      ; 0.845      ;
; 0.302  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 0.837      ; 0.848      ;
; 0.314  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.022      ; 0.420      ;
; 0.328  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 0.837      ; 0.874      ;
; 0.328  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk         ; -0.500       ; 0.837      ; 0.874      ;
; 0.371  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.022      ; 0.477      ;
; 0.461  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.568      ;
; 0.471  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.578      ;
; 0.524  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.631      ;
; 0.567  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.022      ; 0.673      ;
; 0.590  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.697      ;
; 0.590  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.697      ;
; 0.590  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.697      ;
; 0.672  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.779      ;
; 0.672  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.779      ;
; 0.690  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; clk         ; 0.000        ; 0.023      ; 0.797      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                    ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.201 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.043      ; 1.041      ;
; 0.286  ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.043      ; 1.028      ;
+--------+-------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_divider:inst1|inst1'                                                                                                                     ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.187 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; SPImaster:inst|shift[4]          ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SPImaster:inst|shift[2]          ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SPImaster:inst|shift[6]          ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SPImaster:inst|shift[1]          ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.316      ;
; 0.209 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; SPImaster:inst|state.S_DATA_R    ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.329      ;
; 0.215 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.336      ;
; 0.281 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.401      ;
; 0.294 ; SPImaster:inst|shift[5]          ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; SPImaster:inst|shift[3]          ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.416      ;
; 0.308 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; SPImaster:inst|state.S_DATA_LAST ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.429      ;
; 0.330 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.450      ;
; 0.339 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|state.S_DELAY     ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.459      ;
; 0.360 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.480      ;
; 0.363 ; SPImaster:inst|cntr[2]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.483      ;
; 0.377 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.498      ;
; 0.378 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.498      ;
; 0.382 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.503      ;
; 0.384 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.504      ;
; 0.405 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.525      ;
; 0.423 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.543      ;
; 0.424 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.546      ;
; 0.427 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.547      ;
; 0.431 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_W    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.551      ;
; 0.433 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|state.S_DATA_LAST ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.553      ;
; 0.435 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|shift[1]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.555      ;
; 0.435 ; SPImaster:inst|state.S_DELAY     ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.555      ;
; 0.455 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.575      ;
; 0.474 ; SPImaster:inst|cntr[1]           ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.595      ;
; 0.477 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; SPImaster:inst|cntr[0]           ; SPImaster:inst|state.S_DATA_R    ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.600      ;
; 0.485 ; SPImaster:inst|state.S_DATA_W    ; SPImaster:inst|state.S_IDLE      ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.605      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[7]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[6]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[5]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[4]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[3]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|shift[2]          ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[2]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[1]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
; 0.722 ; SPImaster:inst|state.S_IDLE      ; SPImaster:inst|cntr[0]           ; clk_divider:inst1|inst1 ; clk_divider:inst1|inst1 ; 0.000        ; 0.036      ; 0.842      ;
+-------+----------------------------------+----------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; -0.242 ; -0.058       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; -0.242 ; -0.058       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; -0.242 ; -0.058       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; -0.242 ; -0.058       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; -0.053 ; -0.053       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                      ;
; 0.842  ; 1.058        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ;
; 0.842  ; 1.058        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[1] ;
; 0.842  ; 1.058        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[2] ;
; 0.842  ; 1.058        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[3] ;
; 1.053  ; 1.053        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                      ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 1.062  ; 1.062        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|inst1'                                                                 ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[0]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[1]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|cntr[2]           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[1]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[2]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[3]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[4]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[5]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[6]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|shift[7]          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_LAST ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_R    ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DATA_W    ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_IDLE      ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; SPImaster:inst|state.S_DELAY     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1|q                    ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|inclk[0]     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst1|inst1~clkctrl|outclk       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[0]|clk                 ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[1]|clk                 ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|cntr[2]|clk                 ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[1]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[2]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[3]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[4]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[5]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[6]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|shift[7]|clk                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_LAST|clk       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_R|clk          ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DATA_W|clk          ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_IDLE|clk            ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_divider:inst1|inst1 ; Rise       ; inst|state.S_DELAY|clk           ;
+--------+--------------+----------------+------------------+-------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; clk_divider:inst1|inst1                                                ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q   ;
; 0.508  ; 0.508        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst1|clk                                                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Rise       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|datab   ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; Fall       ; inst1|inst2|LPM_DECODE_component|auto_generated|w_anode112w[3]|combout ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 2.842 ; 2.862 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 3.122 ; 3.142 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 2.912 ; 2.931 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 2.775 ; 2.797 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 2.919 ; 2.868 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 2.841 ; 2.857 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                  ; -0.714  ; -0.652 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                                              ; -0.714  ; -0.652 ; N/A      ; N/A     ; -3.000              ;
;  clk_divider:inst1|inst1                                                                                          ; -0.661  ; 0.187  ; N/A      ; N/A     ; -1.000              ;
;  clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.342   ; -0.324 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                   ; -10.272 ; -2.525 ; 0.0      ; 0.0     ; -24.277             ;
;  clk                                                                                                              ; -2.853  ; -2.215 ; N/A      ; N/A     ; -8.277              ;
;  clk_divider:inst1|inst1                                                                                          ; -7.419  ; 0.000  ; N/A      ; N/A     ; -15.000             ;
;  clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0.000   ; -0.324 ; N/A      ; N/A     ; -1.000              ;
+-------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 4.636 ; 4.682 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 5.167 ; 5.165 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 4.796 ; 4.746 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; cs        ; clk_divider:inst1|inst1 ; 2.775 ; 2.797 ; Rise       ; clk_divider:inst1|inst1 ;
; mosi      ; clk_divider:inst1|inst1 ; 2.919 ; 2.868 ; Rise       ; clk_divider:inst1|inst1 ;
; sck       ; clk_divider:inst1|inst1 ; 2.841 ; 2.857 ; Rise       ; clk_divider:inst1|inst1 ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sck           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.99e-06 V                   ; 3.13 V              ; -0.0797 V           ; 0.204 V                              ; 0.357 V                              ; 6.53e-10 s                  ; 4.89e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.99e-06 V                  ; 3.13 V             ; -0.0797 V          ; 0.204 V                             ; 0.357 V                             ; 6.53e-10 s                 ; 4.89e-10 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.99e-06 V                   ; 3.12 V              ; -0.0559 V           ; 0.277 V                              ; 0.183 V                              ; 9.16e-10 s                  ; 8.32e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.99e-06 V                  ; 3.12 V             ; -0.0559 V          ; 0.277 V                             ; 0.183 V                             ; 9.16e-10 s                 ; 8.32e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.99e-06 V                   ; 3.12 V              ; -0.0559 V           ; 0.277 V                              ; 0.183 V                              ; 9.16e-10 s                  ; 8.32e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.99e-06 V                  ; 3.12 V             ; -0.0559 V          ; 0.277 V                             ; 0.183 V                             ; 9.16e-10 s                 ; 8.32e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.114 V            ; 0.133 V                              ; 0.318 V                              ; 3.02e-10 s                  ; 2.84e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.114 V           ; 0.133 V                             ; 0.318 V                             ; 3.02e-10 s                 ; 2.84e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.99e-06 V                   ; 3.12 V              ; -0.0559 V           ; 0.277 V                              ; 0.183 V                              ; 9.16e-10 s                  ; 8.32e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.99e-06 V                  ; 3.12 V             ; -0.0559 V          ; 0.277 V                             ; 0.183 V                             ; 9.16e-10 s                 ; 8.32e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; mosi          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cs            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-08 V                   ; 3.65 V              ; -0.246 V            ; 0.406 V                              ; 0.305 V                              ; 1.57e-10 s                  ; 2.13e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-08 V                  ; 3.65 V             ; -0.246 V           ; 0.406 V                             ; 0.305 V                             ; 1.57e-10 s                 ; 2.13e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                              ; clk                                                                                                              ; 18       ; 0        ; 0        ; 0        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; 8        ; 8        ; 0        ; 0        ;
; clk_divider:inst1|inst1                                                                                          ; clk_divider:inst1|inst1                                                                                          ; 61       ; 0        ; 0        ; 0        ;
; clk_divider:inst1|inst1                                                                                          ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                       ; To Clock                                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                                              ; clk                                                                                                              ; 18       ; 0        ; 0        ; 0        ;
; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; clk                                                                                                              ; 8        ; 8        ; 0        ; 0        ;
; clk_divider:inst1|inst1                                                                                          ; clk_divider:inst1|inst1                                                                                          ; 61       ; 0        ; 0        ; 0        ;
; clk_divider:inst1|inst1                                                                                          ; clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Oct 24 17:45:16 2022
Info: Command: quartus_sta Lab_1 -c Lab_1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clk_divider:inst1|inst1 clk_divider:inst1|inst1
    Info (332105): create_clock -period 1.000 -name clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.714              -2.853 clk 
    Info (332119):    -0.661              -7.419 clk_divider:inst1|inst1 
    Info (332119):     0.342               0.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.652              -2.126 clk 
    Info (332119):    -0.324              -0.324 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.358               0.000 clk_divider:inst1|inst1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -15.000 clk_divider:inst1|inst1 
    Info (332119):    -1.000              -1.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.543              -2.169 clk 
    Info (332119):    -0.502              -5.252 clk_divider:inst1|inst1 
    Info (332119):     0.373               0.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.652              -2.215 clk 
    Info (332119):    -0.310              -0.310 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.312               0.000 clk_divider:inst1|inst1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000             -15.000 clk_divider:inst1|inst1 
    Info (332119):    -1.000              -1.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 clk 
    Info (332119):     0.079               0.000 clk_divider:inst1|inst1 
    Info (332119):     0.426               0.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.299              -0.923 clk 
    Info (332119):    -0.201              -0.201 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.187               0.000 clk_divider:inst1|inst1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.277 clk 
    Info (332119):    -1.000             -15.000 clk_divider:inst1|inst1 
    Info (332119):    -1.000              -1.000 clk_divider:inst1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_l6i:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4610 megabytes
    Info: Processing ended: Mon Oct 24 17:45:17 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


