// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_30_1_1.h"
#include "network_mac_muladd_5ns_7ns_4ns_11_1_1.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<14> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<16> > input_r_q1;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<3> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<7> > kernel_address0;
    sc_out< sc_logic > kernel_ce0;
    sc_in< sc_lv<16> > kernel_q0;
    sc_out< sc_lv<7> > kernel_address1;
    sc_out< sc_logic > kernel_ce1;
    sc_in< sc_lv<16> > kernel_q1;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U62;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U63;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U64;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U65;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U66;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U67;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U68;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U69;
    network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>* network_mac_muladd_5ns_7ns_4ns_11_1_1_U70;
    network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>* network_mul_mul_16s_16s_30_1_1_U71;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten48_reg_292;
    sc_signal< sc_lv<4> > out_d_0_reg_304;
    sc_signal< sc_lv<8> > indvar_flatten_reg_316;
    sc_signal< sc_lv<4> > out_h_0_reg_327;
    sc_signal< sc_lv<4> > out_w_0_reg_338;
    sc_signal< sc_lv<16> > reg_349;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1222;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > reg_354;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > reg_358;
    sc_signal< sc_lv<16> > reg_363;
    sc_signal< sc_lv<1> > icmp_ln23_reg_1222_pp0_iter1_reg;
    sc_signal< sc_lv<16> > reg_368;
    sc_signal< sc_lv<7> > zext_ln42_fu_373_p1;
    sc_signal< sc_lv<7> > zext_ln42_reg_1168;
    sc_signal< sc_lv<11> > zext_ln42_1_cast14_fu_377_p1;
    sc_signal< sc_lv<11> > zext_ln42_1_cast14_reg_1174;
    sc_signal< sc_lv<7> > zext_ln51_fu_381_p1;
    sc_signal< sc_lv<7> > zext_ln51_reg_1181;
    sc_signal< sc_lv<11> > zext_ln51_1_cast_fu_385_p1;
    sc_signal< sc_lv<11> > zext_ln51_1_cast_reg_1187;
    sc_signal< sc_lv<4> > empty_fu_389_p1;
    sc_signal< sc_lv<4> > empty_reg_1192;
    sc_signal< sc_lv<8> > mul_ln4_fu_405_p2;
    sc_signal< sc_lv<8> > mul_ln4_reg_1197;
    sc_signal< sc_lv<11> > tmp_s_fu_411_p3;
    sc_signal< sc_lv<11> > tmp_s_reg_1202;
    sc_signal< sc_lv<1> > icmp_ln33_fu_419_p2;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1207;
    sc_signal< sc_lv<7> > zext_ln51_2_fu_425_p1;
    sc_signal< sc_lv<7> > zext_ln51_2_reg_1212;
    sc_signal< sc_lv<7> > zext_ln42_2_cast_fu_456_p1;
    sc_signal< sc_lv<7> > zext_ln42_2_cast_reg_1217;
    sc_signal< sc_lv<1> > icmp_ln23_fu_466_p2;
    sc_signal< sc_lv<4> > out_d_fu_471_p2;
    sc_signal< sc_lv<4> > out_d_reg_1226;
    sc_signal< sc_lv<1> > icmp_ln32_fu_477_p2;
    sc_signal< sc_lv<1> > icmp_ln32_reg_1231;
    sc_signal< sc_lv<4> > select_ln24_fu_482_p3;
    sc_signal< sc_lv<4> > select_ln24_reg_1239;
    sc_signal< sc_lv<7> > zext_ln51_4_fu_490_p1;
    sc_signal< sc_lv<7> > zext_ln51_4_reg_1244;
    sc_signal< sc_lv<6> > select_ln24_8_fu_516_p3;
    sc_signal< sc_lv<6> > select_ln24_8_reg_1249;
    sc_signal< sc_lv<1> > select_ln24_14_fu_555_p3;
    sc_signal< sc_lv<1> > select_ln24_14_reg_1259;
    sc_signal< sc_lv<4> > out_h_fu_562_p2;
    sc_signal< sc_lv<4> > out_h_reg_1265;
    sc_signal< sc_lv<4> > out_w_0_mid2_fu_574_p3;
    sc_signal< sc_lv<4> > out_w_0_mid2_reg_1270;
    sc_signal< sc_lv<7> > zext_ln42_2_cast_mid_fu_582_p1;
    sc_signal< sc_lv<7> > zext_ln42_2_cast_mid_reg_1277;
    sc_signal< sc_lv<7> > tmp12_0_0_mid2_v_v_fu_592_p3;
    sc_signal< sc_lv<7> > tmp12_0_0_mid2_v_v_reg_1282;
    sc_signal< sc_lv<8> > add_ln32_2_fu_600_p2;
    sc_signal< sc_lv<8> > add_ln32_2_reg_1289;
    sc_signal< sc_lv<7> > zext_ln24_19_fu_606_p1;
    sc_signal< sc_lv<7> > zext_ln24_19_reg_1294;
    sc_signal< sc_lv<11> > tmp12_0_0_mid2_fu_634_p2;
    sc_signal< sc_lv<11> > tmp12_0_0_mid2_reg_1314;
    sc_signal< sc_lv<11> > tmp12_1_0_mid2_fu_648_p2;
    sc_signal< sc_lv<11> > tmp12_1_0_mid2_reg_1319;
    sc_signal< sc_lv<11> > zext_ln40_fu_653_p1;
    sc_signal< sc_lv<11> > zext_ln40_reg_1326;
    sc_signal< sc_lv<11> > zext_ln40_reg_1326_pp0_iter1_reg;
    sc_signal< sc_lv<4> > out_w_fu_667_p2;
    sc_signal< sc_lv<4> > out_w_reg_1338;
    sc_signal< sc_lv<11> > zext_ln42_13_fu_672_p1;
    sc_signal< sc_lv<11> > zext_ln42_13_reg_1343;
    sc_signal< sc_lv<7> > mul_ln51_fu_687_p2;
    sc_signal< sc_lv<7> > mul_ln51_reg_1354;
    sc_signal< sc_lv<7> > tmp13_fu_691_p2;
    sc_signal< sc_lv<7> > tmp13_reg_1359;
    sc_signal< sc_lv<11> > add_ln23_fu_696_p2;
    sc_signal< sc_lv<11> > add_ln23_reg_1364;
    sc_signal< sc_lv<11> > tmp12_2_0_mid2_fu_731_p2;
    sc_signal< sc_lv<11> > tmp12_2_0_mid2_reg_1379;
    sc_signal< sc_lv<11> > zext_ln42_15_fu_741_p1;
    sc_signal< sc_lv<11> > zext_ln42_15_reg_1386;
    sc_signal< sc_lv<7> > tmp14_mid2_v_v_fu_813_p3;
    sc_signal< sc_lv<7> > tmp14_mid2_v_v_reg_1412;
    sc_signal< sc_lv<16> > trunc_ln_reg_1417;
    sc_signal< sc_lv<16> > trunc_ln51_9_reg_1422;
    sc_signal< sc_lv<4> > select_ln24_9_fu_892_p3;
    sc_signal< sc_lv<4> > select_ln24_9_reg_1447;
    sc_signal< sc_lv<4> > select_ln32_fu_898_p3;
    sc_signal< sc_lv<4> > select_ln32_reg_1453;
    sc_signal< sc_lv<16> > trunc_ln51_s_reg_1458;
    sc_signal< sc_lv<16> > trunc_ln51_8_reg_1463;
    sc_signal< sc_lv<11> > add_ln42_20_fu_947_p2;
    sc_signal< sc_lv<11> > add_ln42_20_reg_1478;
    sc_signal< sc_lv<8> > select_ln32_14_fu_951_p3;
    sc_signal< sc_lv<8> > select_ln32_14_reg_1483;
    sc_signal< sc_lv<16> > trunc_ln51_1_reg_1493;
    sc_signal< sc_lv<16> > trunc_ln51_2_reg_1498;
    sc_signal< sc_lv<16> > add_ln51_10_fu_999_p2;
    sc_signal< sc_lv<16> > add_ln51_10_reg_1508;
    sc_signal< sc_lv<16> > trunc_ln51_3_reg_1513;
    sc_signal< sc_lv<16> > trunc_ln51_4_reg_1518;
    sc_signal< sc_lv<16> > add_ln51_12_fu_1046_p2;
    sc_signal< sc_lv<16> > add_ln51_12_reg_1523;
    sc_signal< sc_lv<16> > add_ln51_13_fu_1052_p2;
    sc_signal< sc_lv<16> > add_ln51_13_reg_1528;
    sc_signal< sc_lv<16> > trunc_ln51_5_reg_1533;
    sc_signal< sc_lv<11> > grp_fu_1155_p3;
    sc_signal< sc_lv<11> > add_ln51_reg_1538;
    sc_signal< sc_lv<16> > add_ln51_17_fu_1090_p2;
    sc_signal< sc_lv<16> > add_ln51_17_reg_1543;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten48_phi_fu_296_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_out_d_0_phi_fu_308_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_320_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_h_0_phi_fu_331_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_out_w_0_phi_fu_342_p4;
    sc_signal< sc_lv<64> > zext_ln24_fu_524_p1;
    sc_signal< sc_lv<64> > zext_ln24_10_fu_615_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln24_11_fu_626_p1;
    sc_signal< sc_lv<64> > zext_ln42_12_fu_662_p1;
    sc_signal< sc_lv<64> > zext_ln42_14_fu_682_p1;
    sc_signal< sc_lv<64> > zext_ln24_12_fu_707_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln24_13_fu_717_p1;
    sc_signal< sc_lv<64> > zext_ln42_16_fu_750_p1;
    sc_signal< sc_lv<64> > zext_ln42_17_fu_759_p1;
    sc_signal< sc_lv<64> > zext_ln24_14_fu_777_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln24_15_fu_787_p1;
    sc_signal< sc_lv<64> > zext_ln42_18_fu_850_p1;
    sc_signal< sc_lv<64> > zext_ln42_19_fu_859_p1;
    sc_signal< sc_lv<64> > zext_ln24_16_fu_877_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln24_17_fu_887_p1;
    sc_signal< sc_lv<64> > zext_ln42_20_fu_933_p1;
    sc_signal< sc_lv<64> > zext_ln42_21_fu_942_p1;
    sc_signal< sc_lv<64> > zext_ln24_18_fu_965_p1;
    sc_signal< sc_lv<64> > zext_ln42_22_fu_995_p1;
    sc_signal< sc_lv<64> > zext_ln51_3_fu_1095_p1;
    sc_signal< sc_lv<4> > empty_60_fu_393_p1;
    sc_signal< sc_lv<4> > mul_ln4_fu_405_p0;
    sc_signal< sc_lv<4> > mul_ln4_fu_405_p1;
    sc_signal< sc_lv<3> > trunc_ln27_fu_433_p1;
    sc_signal< sc_lv<6> > zext_ln27_fu_429_p1;
    sc_signal< sc_lv<6> > shl_ln_fu_437_p3;
    sc_signal< sc_lv<4> > mul_ln42_fu_451_p0;
    sc_signal< sc_lv<6> > mul_ln42_fu_451_p1;
    sc_signal< sc_lv<7> > mul_ln42_fu_451_p2;
    sc_signal< sc_lv<3> > trunc_ln27_2_fu_498_p1;
    sc_signal< sc_lv<6> > zext_ln27_4_fu_494_p1;
    sc_signal< sc_lv<6> > shl_ln27_mid1_fu_502_p3;
    sc_signal< sc_lv<6> > add_ln27_2_fu_510_p2;
    sc_signal< sc_lv<6> > add_ln27_fu_445_p2;
    sc_signal< sc_lv<4> > mul_ln42_18_fu_529_p0;
    sc_signal< sc_lv<6> > mul_ln42_18_fu_529_p1;
    sc_signal< sc_lv<7> > mul_ln42_18_fu_529_p2;
    sc_signal< sc_lv<7> > tmp_0_0_fu_460_p2;
    sc_signal< sc_lv<1> > icmp_ln33_2_fu_550_p2;
    sc_signal< sc_lv<1> > empty_62_fu_568_p2;
    sc_signal< sc_lv<7> > select_ln24_10_fu_534_p3;
    sc_signal< sc_lv<7> > tmp_0_0_mid1_fu_586_p2;
    sc_signal< sc_lv<7> > select_ln24_12_fu_542_p3;
    sc_signal< sc_lv<7> > add_ln24_fu_609_p2;
    sc_signal< sc_lv<7> > add_ln24_8_fu_620_p2;
    sc_signal< sc_lv<6> > tmp12_0_0_mid2_fu_634_p0;
    sc_signal< sc_lv<7> > tmp12_0_0_mid2_fu_634_p1;
    sc_signal< sc_lv<7> > tmp12_1_0_mid2_v_v_fu_639_p2;
    sc_signal< sc_lv<6> > tmp12_1_0_mid2_fu_648_p0;
    sc_signal< sc_lv<7> > tmp12_1_0_mid2_fu_648_p1;
    sc_signal< sc_lv<11> > add_ln42_fu_656_p2;
    sc_signal< sc_lv<11> > add_ln42_12_fu_676_p2;
    sc_signal< sc_lv<4> > mul_ln51_fu_687_p0;
    sc_signal< sc_lv<5> > mul_ln51_fu_687_p1;
    sc_signal< sc_lv<7> > add_ln24_9_fu_702_p2;
    sc_signal< sc_lv<7> > add_ln24_10_fu_712_p2;
    sc_signal< sc_lv<7> > tmp12_2_0_mid2_v_v_fu_722_p2;
    sc_signal< sc_lv<6> > tmp12_2_0_mid2_fu_731_p0;
    sc_signal< sc_lv<7> > tmp12_2_0_mid2_fu_731_p1;
    sc_signal< sc_lv<4> > add_ln42_13_fu_736_p2;
    sc_signal< sc_lv<11> > add_ln42_14_fu_745_p2;
    sc_signal< sc_lv<11> > add_ln42_15_fu_755_p2;
    sc_signal< sc_lv<7> > add_ln24_11_fu_772_p2;
    sc_signal< sc_lv<7> > add_ln24_12_fu_782_p2;
    sc_signal< sc_lv<4> > mul_ln51_2_fu_792_p0;
    sc_signal< sc_lv<5> > mul_ln51_2_fu_792_p1;
    sc_signal< sc_lv<7> > mul_ln51_2_fu_792_p2;
    sc_signal< sc_lv<7> > select_ln24_11_fu_796_p3;
    sc_signal< sc_lv<7> > tmp13_mid1_fu_808_p2;
    sc_signal< sc_lv<7> > select_ln24_13_fu_802_p3;
    sc_signal< sc_lv<30> > mul_ln42_9_fu_1099_p2;
    sc_signal< sc_lv<30> > mul_ln42_10_fu_1106_p2;
    sc_signal< sc_lv<11> > add_ln42_16_fu_846_p2;
    sc_signal< sc_lv<11> > add_ln42_17_fu_855_p2;
    sc_signal< sc_lv<7> > add_ln24_13_fu_872_p2;
    sc_signal< sc_lv<7> > add_ln24_14_fu_882_p2;
    sc_signal< sc_lv<30> > mul_ln42_11_fu_1113_p2;
    sc_signal< sc_lv<30> > mul_ln42_12_fu_1120_p2;
    sc_signal< sc_lv<11> > add_ln42_18_fu_929_p2;
    sc_signal< sc_lv<11> > add_ln42_19_fu_938_p2;
    sc_signal< sc_lv<30> > mul_ln42_13_fu_1127_p2;
    sc_signal< sc_lv<30> > mul_ln42_14_fu_1134_p2;
    sc_signal< sc_lv<30> > mul_ln42_15_fu_1141_p2;
    sc_signal< sc_lv<30> > mul_ln42_16_fu_1148_p2;
    sc_signal< sc_lv<16> > add_ln51_9_fu_1037_p2;
    sc_signal< sc_lv<16> > add_ln51_11_fu_1042_p2;
    sc_signal< sc_lv<30> > mul_ln42_17_fu_1161_p2;
    sc_signal< sc_lv<16> > add_ln51_14_fu_1076_p2;
    sc_signal< sc_lv<16> > add_ln51_15_fu_1080_p2;
    sc_signal< sc_lv<16> > add_ln51_16_fu_1085_p2;
    sc_signal< sc_lv<5> > grp_fu_1155_p0;
    sc_signal< sc_lv<7> > grp_fu_1155_p1;
    sc_signal< sc_lv<4> > grp_fu_1155_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > grp_fu_1155_p10;
    sc_signal< sc_lv<7> > mul_ln42_18_fu_529_p00;
    sc_signal< sc_lv<7> > mul_ln42_fu_451_p00;
    sc_signal< sc_lv<8> > mul_ln4_fu_405_p00;
    sc_signal< sc_lv<8> > mul_ln4_fu_405_p10;
    sc_signal< sc_lv<11> > tmp12_0_0_mid2_fu_634_p10;
    sc_signal< sc_lv<11> > tmp12_1_0_mid2_fu_648_p10;
    sc_signal< sc_lv<11> > tmp12_2_0_mid2_fu_731_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_fu_696_p2();
    void thread_add_ln24_10_fu_712_p2();
    void thread_add_ln24_11_fu_772_p2();
    void thread_add_ln24_12_fu_782_p2();
    void thread_add_ln24_13_fu_872_p2();
    void thread_add_ln24_14_fu_882_p2();
    void thread_add_ln24_8_fu_620_p2();
    void thread_add_ln24_9_fu_702_p2();
    void thread_add_ln24_fu_609_p2();
    void thread_add_ln27_2_fu_510_p2();
    void thread_add_ln27_fu_445_p2();
    void thread_add_ln32_2_fu_600_p2();
    void thread_add_ln42_12_fu_676_p2();
    void thread_add_ln42_13_fu_736_p2();
    void thread_add_ln42_14_fu_745_p2();
    void thread_add_ln42_15_fu_755_p2();
    void thread_add_ln42_16_fu_846_p2();
    void thread_add_ln42_17_fu_855_p2();
    void thread_add_ln42_18_fu_929_p2();
    void thread_add_ln42_19_fu_938_p2();
    void thread_add_ln42_20_fu_947_p2();
    void thread_add_ln42_fu_656_p2();
    void thread_add_ln51_10_fu_999_p2();
    void thread_add_ln51_11_fu_1042_p2();
    void thread_add_ln51_12_fu_1046_p2();
    void thread_add_ln51_13_fu_1052_p2();
    void thread_add_ln51_14_fu_1076_p2();
    void thread_add_ln51_15_fu_1080_p2();
    void thread_add_ln51_16_fu_1085_p2();
    void thread_add_ln51_17_fu_1090_p2();
    void thread_add_ln51_9_fu_1037_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten48_phi_fu_296_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_320_p4();
    void thread_ap_phi_mux_out_d_0_phi_fu_308_p4();
    void thread_ap_phi_mux_out_h_0_phi_fu_331_p4();
    void thread_ap_phi_mux_out_w_0_phi_fu_342_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_empty_60_fu_393_p1();
    void thread_empty_62_fu_568_p2();
    void thread_empty_fu_389_p1();
    void thread_grp_fu_1155_p0();
    void thread_grp_fu_1155_p1();
    void thread_grp_fu_1155_p10();
    void thread_grp_fu_1155_p2();
    void thread_icmp_ln23_fu_466_p2();
    void thread_icmp_ln32_fu_477_p2();
    void thread_icmp_ln33_2_fu_550_p2();
    void thread_icmp_ln33_fu_419_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_kernel_address0();
    void thread_kernel_address1();
    void thread_kernel_ce0();
    void thread_kernel_ce1();
    void thread_mul_ln42_18_fu_529_p0();
    void thread_mul_ln42_18_fu_529_p00();
    void thread_mul_ln42_18_fu_529_p1();
    void thread_mul_ln42_18_fu_529_p2();
    void thread_mul_ln42_fu_451_p0();
    void thread_mul_ln42_fu_451_p00();
    void thread_mul_ln42_fu_451_p1();
    void thread_mul_ln42_fu_451_p2();
    void thread_mul_ln4_fu_405_p0();
    void thread_mul_ln4_fu_405_p00();
    void thread_mul_ln4_fu_405_p1();
    void thread_mul_ln4_fu_405_p10();
    void thread_mul_ln4_fu_405_p2();
    void thread_mul_ln51_2_fu_792_p0();
    void thread_mul_ln51_2_fu_792_p1();
    void thread_mul_ln51_2_fu_792_p2();
    void thread_mul_ln51_fu_687_p0();
    void thread_mul_ln51_fu_687_p1();
    void thread_mul_ln51_fu_687_p2();
    void thread_out_d_fu_471_p2();
    void thread_out_h_fu_562_p2();
    void thread_out_w_0_mid2_fu_574_p3();
    void thread_out_w_fu_667_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_select_ln24_10_fu_534_p3();
    void thread_select_ln24_11_fu_796_p3();
    void thread_select_ln24_12_fu_542_p3();
    void thread_select_ln24_13_fu_802_p3();
    void thread_select_ln24_14_fu_555_p3();
    void thread_select_ln24_8_fu_516_p3();
    void thread_select_ln24_9_fu_892_p3();
    void thread_select_ln24_fu_482_p3();
    void thread_select_ln32_14_fu_951_p3();
    void thread_select_ln32_fu_898_p3();
    void thread_shl_ln27_mid1_fu_502_p3();
    void thread_shl_ln_fu_437_p3();
    void thread_tmp12_0_0_mid2_fu_634_p0();
    void thread_tmp12_0_0_mid2_fu_634_p1();
    void thread_tmp12_0_0_mid2_fu_634_p10();
    void thread_tmp12_0_0_mid2_fu_634_p2();
    void thread_tmp12_0_0_mid2_v_v_fu_592_p3();
    void thread_tmp12_1_0_mid2_fu_648_p0();
    void thread_tmp12_1_0_mid2_fu_648_p1();
    void thread_tmp12_1_0_mid2_fu_648_p10();
    void thread_tmp12_1_0_mid2_fu_648_p2();
    void thread_tmp12_1_0_mid2_v_v_fu_639_p2();
    void thread_tmp12_2_0_mid2_fu_731_p0();
    void thread_tmp12_2_0_mid2_fu_731_p1();
    void thread_tmp12_2_0_mid2_fu_731_p10();
    void thread_tmp12_2_0_mid2_fu_731_p2();
    void thread_tmp12_2_0_mid2_v_v_fu_722_p2();
    void thread_tmp13_fu_691_p2();
    void thread_tmp13_mid1_fu_808_p2();
    void thread_tmp14_mid2_v_v_fu_813_p3();
    void thread_tmp_0_0_fu_460_p2();
    void thread_tmp_0_0_mid1_fu_586_p2();
    void thread_tmp_s_fu_411_p3();
    void thread_trunc_ln27_2_fu_498_p1();
    void thread_trunc_ln27_fu_433_p1();
    void thread_zext_ln24_10_fu_615_p1();
    void thread_zext_ln24_11_fu_626_p1();
    void thread_zext_ln24_12_fu_707_p1();
    void thread_zext_ln24_13_fu_717_p1();
    void thread_zext_ln24_14_fu_777_p1();
    void thread_zext_ln24_15_fu_787_p1();
    void thread_zext_ln24_16_fu_877_p1();
    void thread_zext_ln24_17_fu_887_p1();
    void thread_zext_ln24_18_fu_965_p1();
    void thread_zext_ln24_19_fu_606_p1();
    void thread_zext_ln24_fu_524_p1();
    void thread_zext_ln27_4_fu_494_p1();
    void thread_zext_ln27_fu_429_p1();
    void thread_zext_ln40_fu_653_p1();
    void thread_zext_ln42_12_fu_662_p1();
    void thread_zext_ln42_13_fu_672_p1();
    void thread_zext_ln42_14_fu_682_p1();
    void thread_zext_ln42_15_fu_741_p1();
    void thread_zext_ln42_16_fu_750_p1();
    void thread_zext_ln42_17_fu_759_p1();
    void thread_zext_ln42_18_fu_850_p1();
    void thread_zext_ln42_19_fu_859_p1();
    void thread_zext_ln42_1_cast14_fu_377_p1();
    void thread_zext_ln42_20_fu_933_p1();
    void thread_zext_ln42_21_fu_942_p1();
    void thread_zext_ln42_22_fu_995_p1();
    void thread_zext_ln42_2_cast_fu_456_p1();
    void thread_zext_ln42_2_cast_mid_fu_582_p1();
    void thread_zext_ln42_fu_373_p1();
    void thread_zext_ln51_1_cast_fu_385_p1();
    void thread_zext_ln51_2_fu_425_p1();
    void thread_zext_ln51_3_fu_1095_p1();
    void thread_zext_ln51_4_fu_490_p1();
    void thread_zext_ln51_fu_381_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
