
---------- Begin Simulation Statistics ----------
final_tick                                 3894067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148869                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731756                       # Number of bytes of host memory used
host_op_rate                                   291750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.95                       # Real time elapsed on the host
host_tick_rate                               49321076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753705                       # Number of instructions simulated
sim_ops                                      23034641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003894                       # Number of seconds simulated
sim_ticks                                  3894067000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12217477                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780681                       # number of cc regfile writes
system.cpu.committedInsts                    11753705                       # Number of Instructions Simulated
system.cpu.committedOps                      23034641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.662611                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.662611                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463374                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332004                       # number of floating regfile writes
system.cpu.idleCycles                          141059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121792                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2434189                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.261932                       # Inst execution rate
system.cpu.iew.exec_refs                      4903834                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533526                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  486369                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4696242                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                187                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12536                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714805                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27264129                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4370308                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279451                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25404370                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2726                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                168273                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116533                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                175827                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            274                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41172                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80620                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33844483                       # num instructions consuming a value
system.cpu.iew.wb_count                      25238932                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627802                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21247642                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.240690                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25281002                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31855889                       # number of integer regfile reads
system.cpu.int_regfile_writes                19216198                       # number of integer regfile writes
system.cpu.ipc                               1.509181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.509181                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165699      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17444777     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18889      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630586      2.46%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198333      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324080      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11144      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55437      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98669      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49204      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552110      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369231      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866245      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178859      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25683821                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4662274                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9185541                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5043920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      299952                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011679                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131923     43.98%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.09%     44.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     84      0.03%     44.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.04%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26484      8.83%     52.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1273      0.42%     53.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            136174     45.40%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3606      1.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21155800                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50141682                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20728744                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26449923                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27261913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25683821                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2216                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4229482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12553                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2017                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6358621                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7647076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.358646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.428677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1670944     21.85%     21.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              427919      5.60%     27.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              555541      7.26%     34.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1210065     15.82%     50.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1265476     16.55%     67.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              849836     11.11%     78.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              825070     10.79%     88.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              484679      6.34%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              357546      4.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7647076                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.297814                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282213                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           231263                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4696242                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714805                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9772494                       # number of misc regfile reads
system.cpu.numCycles                          7788135                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       148008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       296529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2014                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4671                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5670000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24754250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            131771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       135399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9509                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9766                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       122006                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29038                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       416009                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                445047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1233408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17545856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18779264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           148521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 148516    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             148521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          293172500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         208133498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14657979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8001                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               135845                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143846                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8001                       # number of overall hits
system.l2.overall_hits::.cpu.data              135845                       # number of overall hits
system.l2.overall_hits::total                  143846                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2910                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1763                       # number of overall misses
system.l2.overall_misses::.cpu.data              2910                       # number of overall misses
system.l2.overall_misses::total                  4673                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    225129000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        363749500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138620500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    225129000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       363749500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           138755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               148519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          138755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              148519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.180561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.180561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78627.623369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77363.917526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77840.680505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78627.623369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77363.917526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77840.680505                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    121000500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195979500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    316980000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    121000500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195979500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    316980000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.180561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.031457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.180561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.031457                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68633.295519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67370.058439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67846.746575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68633.295519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67370.058439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67846.746575                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       135399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           135399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       135399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       135399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9506                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9506                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9506                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9506                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             14092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14092                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    202711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202711500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.158636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76293.375988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76293.375988                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    176141500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    176141500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.158636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66293.375988                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66293.375988                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8001                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.180561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78627.623369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78627.623369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1763                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    121000500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121000500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.180561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68633.295519                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68633.295519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       122006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        122006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88606.719368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88606.719368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78722.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78722.222222                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4112.306718                       # Cycle average of tags in use
system.l2.tags.total_refs                      296520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     63.481053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1586.335518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2525.971200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.077087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125498                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4589                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.142548                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    597715                       # Number of tag accesses
system.l2.tags.data_accesses                   597715                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10286                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4671                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  298944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     76.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3893978000                       # Total gap between requests
system.mem_ctrls.avgGap                     833649.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 28958926.489965375513                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47810168.648870192468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1762                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2909                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48550250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     76684500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27554.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26361.12                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        298944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1762                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2909                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     28958926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47810169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         76769095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     28958926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     28958926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     28958926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47810169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        76769095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4671                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                37653500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          125234750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8061.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26811.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3781                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   336.469526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   213.737832                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.020390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          255     28.78%     28.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          201     22.69%     51.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          119     13.43%     64.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           86      9.71%     74.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           58      6.55%     81.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           27      3.05%     84.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           36      4.06%     88.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.82%     91.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           79      8.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          886                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                298944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               76.769095                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1415535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14051520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    309993360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1234274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1869747075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   480.152775                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3205925000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    130000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    558142000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3662820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1946835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19299420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    323280630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1223085600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1878595305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.425008                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3176680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    130000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    587387000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116533                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1291058                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  699414                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4220411                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1319141                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28277603                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   612                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 492509                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 231563                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 388084                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27312                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37074715                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68933732                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36598579                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6945388                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398253                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6676456                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2860994                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       739548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           739548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       739548                       # number of overall hits
system.cpu.icache.overall_hits::total          739548                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11066                       # number of overall misses
system.cpu.icache.overall_misses::total         11066                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    302465500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    302465500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    302465500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    302465500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       750614                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       750614                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       750614                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       750614                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014743                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014743                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014743                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014743                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27332.866438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27332.866438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27332.866438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27332.866438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          994                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9509                       # number of writebacks
system.cpu.icache.writebacks::total              9509                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1300                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9766                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    239723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    239723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    239723500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    239723500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24546.743805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24546.743805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24546.743805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24546.743805                       # average overall mshr miss latency
system.cpu.icache.replacements                   9509                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       739548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          739548                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11066                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    302465500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    302465500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       750614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       750614                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27332.866438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27332.866438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    239723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    239723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24546.743805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24546.743805                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.234313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              749313                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9765                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.734562                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.234313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6014677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6014677                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       73359                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  611225                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  515                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 274                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260232                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  259                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4463271                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      534197                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           237                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      751007                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           553                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   954028                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1960664                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3992320                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                623531                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116533                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2389522                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2814                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28860342                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11596                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31964184                       # The number of ROB reads
system.cpu.rob.writes                        55013903                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3728172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3728172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3730278                       # number of overall hits
system.cpu.dcache.overall_hits::total         3730278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1113692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1113692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1114290                       # number of overall misses
system.cpu.dcache.overall_misses::total       1114290                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9961040456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9961040456                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9961040456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9961040456                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4841864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4844568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4844568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230008                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8944.160913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8944.160913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8939.360899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8939.360899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6509                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               839                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.758045                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135399                       # number of writebacks
system.cpu.dcache.writebacks::total            135399                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       975351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       975351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       975351                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       975351                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       138341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       138341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       138755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       138755                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1859786456                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1859786456                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1864829956                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1864829956                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13443.494380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13443.494380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13439.731584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13439.731584                       # average overall mshr miss latency
system.cpu.dcache.replacements                 138499                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3289681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3289681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1096942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1096942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9566579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9566579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4386623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4386623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8721.134755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8721.134755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       975350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       975350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       121592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1482150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1482150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12189.535496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12189.535496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       438491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         438491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    394461456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    394461456                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23549.937672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23549.937672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    377636456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    377636456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22546.806138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22546.806138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2106                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          598                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          598                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2704                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.221154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.221154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          414                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5043500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5043500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153107                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12182.367150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12182.367150                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.806597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3869033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            138755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.883918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.806597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38895299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38895299                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3894067000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3087339                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2925919                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117240                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2546176                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542269                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.846554                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36824                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11563                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8604                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          461                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4176871                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114832                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7059178                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.263077                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.530493                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2791227     39.54%     39.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          843526     11.95%     51.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          417365      5.91%     57.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          254304      3.60%     61.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          260986      3.70%     64.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           55591      0.79%     65.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           68607      0.97%     66.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80644      1.14%     67.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2286928     32.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7059178                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753705                       # Number of instructions committed
system.cpu.commit.opsCommitted               23034641                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539590                       # Number of memory references committed
system.cpu.commit.loads                       4085017                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257220                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20467744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318486     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245115      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286822      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23034641                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2286928                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753705                       # Number of Instructions committed
system.cpu.thread0.numOps                    23034641                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             999315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15942342                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3087339                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6525737                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  357                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2328                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    750616                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21763                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7647076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.975113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.427090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2129881     27.85%     27.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    67341      0.88%     28.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1840596     24.07%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   127934      1.67%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165459      2.16%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114113      1.49%     58.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   183957      2.41%     60.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212846      2.78%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2804949     36.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7647076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.396416                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.047004                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
