# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_4.srcs/sources_1/new/reg_scorrimento_beh.vhd" \
"../../../../Esercizio_4.srcs/sim_1/new/reg_scorrimento_tb.vhd" \

# Do not sort compile order
nosort
