<profile>

<section name = "Vitis HLS Report for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'" level="0">
<item name = "Date">Mon Oct 27 19:18:37 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">803, 803, 8.030 us, 8.030 us, 803, 803, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CopyW3_inft_CopyW3_ky_CopyW3_kx">801, 801, 3, 1, 1, 800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 180, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 67, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln932_1_fu_317_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln932_fu_371_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln935_1_fu_343_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln935_fu_434_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln938_fu_522_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln940_1_fu_483_p2">+, 0, 0, 16, 7, 7</column>
<column name="add_ln940_2_fu_493_p2">+, 0, 0, 16, 7, 7</column>
<column name="add_ln940_fu_465_p2">+, 0, 0, 12, 5, 5</column>
<column name="and_ln932_fu_428_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln932_fu_311_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="icmp_ln935_fu_337_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="icmp_ln938_fu_422_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="or_ln935_fu_440_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln932_1_fu_384_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln932_fu_377_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln935_1_fu_453_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln935_2_fu_349_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln935_fu_445_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln932_fu_417_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten19_load">9, 2, 10, 20</column>
<column name="gmem_w3_blk_n_R">9, 2, 1, 2</column>
<column name="i3_fu_124">9, 2, 6, 12</column>
<column name="indvar_flatten19_fu_128">9, 2, 10, 20</column>
<column name="indvar_flatten6_fu_120">9, 2, 6, 12</column>
<column name="kx_fu_112">9, 2, 3, 6</column>
<column name="ky_fu_116">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_w3_addr_read_reg_595">32, 0, 32, 0</column>
<column name="i3_fu_124">6, 0, 6, 0</column>
<column name="icmp_ln932_reg_583">1, 0, 1, 0</column>
<column name="icmp_ln935_reg_587">1, 0, 1, 0</column>
<column name="indvar_flatten19_fu_128">10, 0, 10, 0</column>
<column name="indvar_flatten6_fu_120">6, 0, 6, 0</column>
<column name="kx_fu_112">3, 0, 3, 0</column>
<column name="ky_fu_116">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx, return value</column>
<column name="m_axi_gmem_w3_AWVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWADDR">out, 64, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWLEN">out, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWSIZE">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWBURST">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWLOCK">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWCACHE">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWPROT">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWQOS">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWREGION">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_AWUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WDATA">out, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WSTRB">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WLAST">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_WUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARVALID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARREADY">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARADDR">out, 64, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARID">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARLEN">out, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARSIZE">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARBURST">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARLOCK">out, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARCACHE">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARPROT">out, 3, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARQOS">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARREGION">out, 4, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_ARUSER">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RVALID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RREADY">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RDATA">in, 32, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RLAST">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RFIFONUM">in, 9, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RUSER">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_RRESP">in, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BVALID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BREADY">out, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BRESP">in, 2, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BID">in, 1, m_axi, gmem_w3, pointer</column>
<column name="m_axi_gmem_w3_BUSER">in, 1, m_axi, gmem_w3, pointer</column>
<column name="sext_ln932">in, 62, ap_none, sext_ln932, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address1">out, 7, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we1">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d1">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
</table>
</item>
</section>
</profile>
