########################################################################
# Module Name: ctle
# This code is automatically generated by "mGenero"
# at Thu, 22 Oct 2015 13:39:06.
# Note that this version of "mGenero" and the generated code
# are only for evaluation purpose. Any redistribution, modification, 
# or commercial use is prohibited without permission.
#
# Copyright (c) 2014-Present by Byong Chan Lim. All rights reserved.
#
# The information and source code contained herein is the property
# of Byong Chan Lim, and may not be disclosed or reproduced
# in whole or in part without explicit written authorization from
# Byong Chan Lim.
# For more information, contact bclim at stanford.edu
########################################################################
####################################################
# Test configuration file for "ctle"
####################################################

[DEFAULT]
#  [[regression]]
#    min_sample = 30
#    no_of_analog_grid = 8
  [[port]]
    [[[v_icm]]] 
      port_type = analoginput
      regions = 1.15, 1.25
      pinned = False
      default_value = 1.2
      description = Common-mode input voltage
    [[[vdm]]]
      port_type = analoginput
      regions = -0.01, 0.01
      pinned = True
      default_value = 0.01
      description = Differential-mode input voltage
