


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
set_current_mismatch_config auto_fix
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
set_host_options -max_cores 8
1
set_app_options -list { plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
set search_path "* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu"
* /tech/45nm/libs/NangateOpenCellLibrary.ndm ../../cpu
create_lib LIB -ref_libs "NangateOpenCellLibrary" -technology /tech/45nm/cltrls/saed32nm_1p9m_mw.tf
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Information: Loading technology file '/tech/45nm/cltrls/saed32nm_1p9m_mw.tf' (FILE-007)
Information: The fusion_lib NangateOpenCellLibrary needs a refresh. 8 file(s) have modified timestamps. (FLIB-11)
{LIB}
analyze -f sv -vcs "-f src.f "
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f 
Compiling source file ../../cpu/system_top.v
Opening include file ../../cpu/noc/router.v
Opening include file ../../cpu/noc/input_module.v
Opening include file ../../cpu/noc/input_router.v
Opening include file ../../cpu/noc/virtual_channel.v
Opening include file ../../cpu/noc/rr_arbiter.v
Opening include file ../../cpu/noc/output_module.v
Opening include file ../../cpu/noc/network_interface.v
Opening include file ../../cpu/noc/async_fifo.v
Opening include file ../../cpu/neuron_bank/neuron_bank.v
Opening include file ../../cpu/neuron_bank/neuron_core.v
Opening include file ../../cpu/fpu/Addition-Subtraction.v
Opening include file ../../cpu/fpu/Priority Encoder.v
Warning:  ../../cpu/fpu/Addition-Subtraction.v:45: the undeclared symbol 'exp_a' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/fpu/Addition-Subtraction.v:46: the undeclared symbol 'exp_b' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../cpu/fpu/Addition-Subtraction.v:69: the undeclared symbol 'perform' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file ../../cpu/fpu/Multiplication.v
Opening include file ../../cpu/neuron_bank/rng.v
Opening include file ../../cpu/instruction_memory/instruction_memory.v
Presto compilation completed successfully.
Elapsed = 00:00:00.05, CPU = 00:00:00.04
1
elaborate system_top
Warning:  ../../cpu/system_top.v:330: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine system_top line 255 in file
		'../../cpu/system_top.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| mesh_x[0].mesh_y[0].axi_read_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mesh_x[0].mesh_y[1].axi_read_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mesh_x[1].mesh_y[0].axi_read_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mesh_x[1].mesh_y[1].axi_read_active_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================================
Presto compilation completed successfully. (system_top)
Information: Elaborating HDL template WORK:router instantiated from 'system_top' with the parameters {ROUTER_ADDR_WIDTH=8,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (router_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:network_interface instantiated from 'system_top' with the parameters {ROUTER_ADDR_WIDTH=4,NEURON_ADDR_WIDTH=12,FIFO_DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 111 in file
	'../../cpu/noc/network_interface.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 169 in file
	'../../cpu/noc/network_interface.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           177            |    auto/auto     |
===============================================
  state register: wr_state

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 111 in file
		'../../cpu/noc/network_interface.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_bresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    wr_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_awready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_wready_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_bvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 169 in file
		'../../cpu/noc/network_interface.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    axi_rresp_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    rd_state_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   axi_arready_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   axi_rvalid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    axi_rdata_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4 line 227 in file
		'../../cpu/noc/network_interface.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cpu_interrupt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4)
Information: Elaborating HDL template WORK:neuron_bank instantiated from 'system_top' with the parameters {NUM_NEURONS=4,ADDR_WIDTH=8}. (ELAB-193)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:144: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:145: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:148: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:197: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:208: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:209: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:212: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/neuron_bank/neuron_bank.v:227: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 115 in file
	'../../cpu/neuron_bank/neuron_bank.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |    auto/auto     |
|           212            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine neuron_bank_NUM_NEURONS4_ADDR_WIDTH8 line 115 in file
		'../../cpu/neuron_bank/neuron_bank.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|       neuron_c_reg        | Flip-flop |  20   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_c_reg        | Flip-flop |  108  |  Y  | Y  | Y  | N  | N  | N  | N  |
|         ready_reg         |   Latch   |   1   |  N  | N  | N  | Y  | -  | -  | -  |
|       read_data_reg       | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |  124  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_d_reg        | Flip-flop |   4   |  Y  | Y  | N  | Y  | N  | N  | N  |
| neuron_config_enable_reg  | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_data_reg   | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|  neuron_config_addr_reg   | Flip-flop |  12   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_start_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
| neuron_spike_resolved_reg | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     neuron_input_reg      | Flip-flop |  128  |  Y  | Y  | Y  | N  | N  | N  | N  |
|    neuron_type_reg_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|      neuron_v_th_reg      | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_a_reg        | Flip-flop |  64   |  Y  | Y  | N  | Y  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  116  |  Y  | Y  | Y  | N  | N  | N  | N  |
|       neuron_b_reg        | Flip-flop |  12   |  Y  | Y  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (neuron_bank_NUM_NEURONS4_ADDR_WIDTH8)
Information: Elaborating HDL template WORK:input_module instantiated from 'router_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=8,ROUTING_ALGORITHM=0,VC_DEPTH=4}. (ELAB-193)
Presto compilation completed successfully. (input_module_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4)
Information: Elaborating HDL template WORK:output_module instantiated from 'router_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {VC_DEPTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine output_module_VC_DEPTH4 line 187 in file
		'../../cpu/noc/output_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   out_packet_reg    | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (output_module_VC_DEPTH4)
Information: Elaborating HDL template WORK:async_fifo instantiated from 'network_interface_ROUTER_ADDR_WIDTH4_NEURON_ADDR_WIDTH12_FIFO_DEPTH4' with the parameters {DATA_WIDTH=32,ADDR_WIDTH=4}. (ELAB-193)

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 65 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   wr_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 76 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 83 in file
		'../../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| rd_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| rd_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 101 in file
		'../../cpu/noc/async_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_ptr_gray_reg   | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   rd_ptr_bin_reg    | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine async_fifo_DATA_WIDTH32_ADDR_WIDTH4 line 115 in file
		'../../cpu/noc/async_fifo.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| wr_ptr_gray_sync2_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
| wr_ptr_gray_sync1_reg | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (async_fifo_DATA_WIDTH32_ADDR_WIDTH4)
Information: Elaborating HDL template WORK:rng instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Inferred memory devices in process
	in routine rng line 25 in file
		'../../cpu/neuron_bank/rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      lfsr_reg       | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Elaborating HDL template WORK:neuron_core instantiated from 'neuron_bank_NUM_NEURONS4_ADDR_WIDTH8'. (ELAB-193)

Statistics for case statements in always block at line 60 in file
	'../../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |     no/auto      |
===============================================

Statistics for case statements in always block at line 81 in file
	'../../cpu/neuron_bank/neuron_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    auto/auto     |
|           109            |     no/auto      |
|           185            |    auto/auto     |
===============================================
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:206: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
Warning:  ../../cpu/neuron_bank/neuron_core.v:222: Statement unreachable (Branch condition impossible to meet). (VER-61)
  state register: state

Inferred memory devices in process
	in routine neuron_core line 60 in file
		'../../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        d_reg        | Flip-flop |  31   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        d_reg        | Flip-flop |   1   |  N  | Y  | N  | Y  | N  | N  | N  |
|   neuron_type_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_th_reg       | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        a_reg        | Flip-flop |  16   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        b_reg        | Flip-flop |  29   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        b_reg        | Flip-flop |   3   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        c_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine neuron_core line 81 in file
		'../../cpu/neuron_bank/neuron_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp2_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        v_reg        | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|        v_reg        | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        u_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        I_reg        | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
| spike_detected_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cycle_count_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      v_out_reg      | Flip-flop |   5   |  Y  | Y  | N  | Y  | N  | N  | N  |
|      v_out_reg      | Flip-flop |  27   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      u_out_reg      | Flip-flop |  32   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      temp1_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (neuron_core)
Information: Elaborating HDL template WORK:input_router instantiated from 'input_module_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {ROUTER_ADDR_WIDTH=8,ROUTING_ALGORITHM=0}. (ELAB-193)
Warning:  ../../cpu/noc/input_router.v:59: Statement unreachable (Prior branch conditions are always met). (VER-61)
Presto compilation completed successfully. (input_router_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0)
Information: Elaborating HDL template WORK:virtual_channel instantiated from 'input_module_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {DATA_WIDTH=32,DEPTH=4}. (ELAB-193)

Statistics for case statements in always block at line 61 in file
	'../../cpu/noc/virtual_channel.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 42 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 52 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine virtual_channel_DATA_WIDTH32_DEPTH4 line 61 in file
		'../../cpu/noc/virtual_channel.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pkt_count_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (virtual_channel_DATA_WIDTH32_DEPTH4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'input_module_ROUTER_ADDR_WIDTH8_ROUTING_ALGORITHM0_VC_DEPTH4' with the parameters {NUM_PORTS=4}. (ELAB-193)
Warning:  ../../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS4 line 44 in file
		'../../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS4)
Information: Elaborating HDL template WORK:rr_arbiter instantiated from 'output_module_VC_DEPTH4' with the parameters {NUM_PORTS=5}. (ELAB-193)
Warning:  ../../cpu/noc/rr_arbiter.v:34: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu/noc/rr_arbiter.v:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine rr_arbiter_NUM_PORTS5 line 44 in file
		'../../cpu/noc/rr_arbiter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  priority_ptr_reg   | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rr_arbiter_NUM_PORTS5)
Information: Elaborating HDL template WORK:Addition_Subtraction instantiated from 'neuron_core'. (ELAB-193)
Presto compilation completed successfully. (Addition_Subtraction)
Information: Elaborating HDL template WORK:Multiplication instantiated from 'neuron_core'. (ELAB-193)
Presto compilation completed successfully. (Multiplication)
Information: Elaborating HDL template WORK:priority_encoder instantiated from 'Addition_Subtraction'. (ELAB-193)

Statistics for case statements in always block at line 22 in file
	'../../cpu/fpu/Priority Encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully. (priority_encoder)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 16
Top level ports:        127
Total in all modules
  Ports:                1907
  Nets:                 9985
  Instances:            3897
Design summary end. (FLW-8551)
Elapsed = 00:00:01.11, CPU = 00:00:01.07
1
set_top_module system_top
Information: User units loaded from library 'NangateOpenCellLibrary' (LNK-040)
Information: Added key list 'DesignWare' to design 'system_top'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:LIB:system_top.design 
Elapsed = 00:00:06.07, CPU = 00:00:05.98
1
source ./tz_setup.tcl
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 1
Maximum fanout: Unlimited
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 8
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Information: The command 'create_mode' cleared the undo history. (UNDO-016)
Created scenario func@Cmax for mode func and corner Cmax
All analysis types are activated.
Created scenario func@Cmin for mode func and corner Cmin
All analysis types are activated.
Scenario func@Cmax (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func@Cmin (mode func corner Cmin) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
****************************************
Report : scenario
Design : system_top
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 10:29:23 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@Cmax *     func            Cmax            true    true   false true     true     true      true     true     false false
func@Cmin *     func            Cmin            true    true   false true     true     true      true     true     false false

1
# Disable constant-connected output checks for boundary router ports
set_app_options -name opt.common.allow_constant_outputs -value true
Error: Invalid option name 'opt.common.allow_constant_outputs'
      	Use error_info for more info. (CMD-013)
set_app_options -name compile.constant_propagation_with_no_boundary_opt -value true
Error: Invalid option name 'compile.constant_propagation_with_no_boundary_opt'
      	Use error_info for more info. (CMD-013)
rtl_opt -initial_map_only
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt -from conditioning -to conditioning' (FLW-8000)
Information: Time: 2025-11-27 10:29:25 / Session:  00:00:17 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 732 MB (FLW-8100)
Information: Timer using 8 threads
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Thu Nov 27 10:29:26 2025
****************************************
INFO: Start environment monitoring: recipes
Information: Corner Cmin: no PVT mismatches. (PVT-032)
Information: Corner Cmax: no PVT mismatches. (PVT-032)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Error: In design 'mesh_x[0].mesh_y[0].router_inst/south_input', leaf cell output pin 'mesh_x[0].mesh_y[0].router_inst/south_input/C99/Z' is connected to constant net 'mesh_x[0].mesh_y[0].router_inst/south_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[0].mesh_y[0].router_inst/west_input', leaf cell output pin 'mesh_x[0].mesh_y[0].router_inst/west_input/C99/Z' is connected to constant net 'mesh_x[0].mesh_y[0].router_inst/west_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[0].mesh_y[1].router_inst/north_input', leaf cell output pin 'mesh_x[0].mesh_y[1].router_inst/north_input/C99/Z' is connected to constant net 'mesh_x[0].mesh_y[1].router_inst/north_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[0].mesh_y[1].router_inst/west_input', leaf cell output pin 'mesh_x[0].mesh_y[1].router_inst/west_input/C99/Z' is connected to constant net 'mesh_x[0].mesh_y[1].router_inst/west_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[1].mesh_y[0].router_inst/south_input', leaf cell output pin 'mesh_x[1].mesh_y[0].router_inst/south_input/C99/Z' is connected to constant net 'mesh_x[1].mesh_y[0].router_inst/south_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[1].mesh_y[0].router_inst/east_input', leaf cell output pin 'mesh_x[1].mesh_y[0].router_inst/east_input/C99/Z' is connected to constant net 'mesh_x[1].mesh_y[0].router_inst/east_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[1].mesh_y[1].router_inst/north_input', leaf cell output pin 'mesh_x[1].mesh_y[1].router_inst/north_input/C99/Z' is connected to constant net 'mesh_x[1].mesh_y[1].router_inst/north_input/in_ready'. (DCHK-036)
Error: In design 'mesh_x[1].mesh_y[1].router_inst/east_input', leaf cell output pin 'mesh_x[1].mesh_y[1].router_inst/east_input/C99/Z' is connected to constant net 'mesh_x[1].mesh_y[1].router_inst/east_input/in_ready'. (DCHK-036)
Error: Failure in netlist checks. Run check_design -checks netlist for details. (OPT-3007)
Warning: Flow step returns Error: fc/prelude/designPreludeChecks (FLW-2543)
Error: Flow status set to Error by step: fc/prelude/designPreludeChecks (FLW-1762)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 9 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 4 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 FLW-2543  WARNING   Warning: Flow step returns Error: fc/prelude/designPreludeCh... (MSG-3032)
Information:     1     1  0 FLW-1762  ERROR     Error: Flow status set to Error by step: fc/prelude/designPr... (MSG-3032)
Information:     1     1  0 OPT-3007  ERROR     Error: Failure in netlist checks. Run check_design -checks n... (MSG-3032)
Information:     8     8  0 DCHK-036  ERROR     Error: In design 'mesh_x[1].mesh_y[1].router_inst/east_input... (MSG-3032)
Information:    11    11  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 11 error&warning MSGs observed during fast (MSG-3103)
Error: FAST compile failed.
Information: Ending   'rtl_opt -from conditioning -to conditioning' (FLW-8001)
Information: Time: 2025-11-27 10:29:38 / Session:  00:00:30 / Command:  00:00:13 / CPU:  00:00:20 / Memory: 1144 MB (FLW-8100)
set_rtl_power_analysis_options -scenario func@Cmax -design system_top -strip_path system_top_tb/dut -fsdb "../../cpu/novas.fsdb" -output_dir RTLA_WORKSPACE
1
save_block
Information: Saving block 'LIB:system_top.design'
1
save_lib
Saving library 'LIB'
1
export_power_data
Information: exporting data
Error: Issue detected during rtl_opt see logfile for details. Aborting export_data.
      	Use error_info for more info. (CMD-013)
Information: script '/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v3/rtla.tcl'
            	stopped at line 24 due to error. (CMD-081)
Extended error info:
Issue detected during rtl_opt see logfile for details. Aborting export_data.
    invoked from within
"::pprtl_common::_return "Issue detected during rtl_opt see logfile for details. Aborting export_data." -msg_type hard_error"
    (procedure "export_data" line 28)
    invoked from within
"::export_data $output_dir"
    (procedure "export_power_data" line 10)
    invoked from within
"export_power_data"
    (file "/storage/e19129/projects/neuromorphic/e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs/code/power/power_v3/rtla.tcl" line 24)
 -- End Extended Error Info
rtl_shell> 