##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Engine_Clock
		4.3::Critical Path Report for JOYSTICK_ADC_IntClock
		4.4::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (Engine_Clock:R vs. Engine_Clock:R)
		5.5::Critical Path Report for (JOYSTICK_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_IntClock:R vs. JOYSTICK_ADC_IntClock:R)
		5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                      | Frequency: 60.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Engine_Clock                   | Frequency: 89.07 MHz  | Target: 8.00 MHz   | 
Clock: JOYSTICK_ADC_IntClock          | Frequency: 26.00 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: UART_LOG_IntClock              | Frequency: 55.20 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              CyBUS_CLK              41666.7          30321       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              JOYSTICK_ADC_IntClock  41666.7          34376       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_LOG_IntClock      41666.7          25141       N/A              N/A         N/A              N/A         N/A              N/A         
Engine_Clock           Engine_Clock           125000           113773      N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_IntClock  CyBUS_CLK              41666.7          34387       N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_IntClock  JOYSTICK_ADC_IntClock  625000           586544      N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock      UART_LOG_IntClock      1.08333e+006     1065217     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase     
------------------  ------------  -------------------  
Engine_LED(0)_PAD   25042         Engine_Clock:R       
UART_Tx_LOG(0)_PAD  34194         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                           iocell5         2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell10     5466   7475  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10825  25141  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Engine_Clock
******************************************
Clock: Engine_Clock
Frequency: 89.07 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Engine_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Engine_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 113773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/main_1          macrocell4      2769   5059  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/q               macrocell4      3350   8409  113773  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  113773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for JOYSTICK_ADC_IntClock
***************************************************
Clock: JOYSTICK_ADC_IntClock
Frequency: 26.00 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 586544p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34946
-------------------------------------   ----- 
End-of-path arrival time (ps)           34946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell50  12288  34946  586544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 55.20 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell91     1250   1250  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell6      5027   6277  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell6      3350   9627  1065217  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2300  11926  1065217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30321  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell84   6816   7836  30321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_97/main_0
Capture Clock  : Net_97/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34376  RISE       1
Net_97/main_0                              macrocell83   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                           iocell5         2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell10     5466   7475  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10825  25141  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Engine_Clock:R vs. Engine_Clock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Engine_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Engine_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 113773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/main_1          macrocell4      2769   5059  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/q               macrocell4      3350   8409  113773  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  113773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1


5.5::Critical Path Report for (JOYSTICK_ADC_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_97/q
Path End       : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_97/q                                        macrocell83   1250   1250  34387  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell84   2520   3770  34387  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_IntClock:R vs. JOYSTICK_ADC_IntClock:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 586544p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34946
-------------------------------------   ----- 
End-of-path arrival time (ps)           34946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell50  12288  34946  586544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1


5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell91     1250   1250  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell6      5027   6277  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell6      3350   9627  1065217  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2300  11926  1065217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                           iocell5         2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell10     5466   7475  25141  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell10     3350  10825  25141  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                   iocell5       2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell96   6213   8222  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                    iocell5        2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell104   6213   8222  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 29934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8222
-------------------------------------   ---- 
End-of-path arrival time (ps)           8222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                iocell5        2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell105   6213   8222  29934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30321  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell84   6816   7836  30321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 30655p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7502
-------------------------------------   ---- 
End-of-path arrival time (ps)           7502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                   iocell5       2009   2009  25141  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell99   5493   7502  30655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                    iocell5        2009   2009  25141  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell102   5466   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_Rx_LOG(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_Rx_LOG(0)/in_clock                                     iocell5             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
UART_Rx_LOG(0)/fb                    iocell5        2009   2009  25141  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell103   5466   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_97/main_0
Capture Clock  : Net_97/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34376  RISE       1
Net_97/main_0                              macrocell83   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34376p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34376  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell85   2531   3781  34376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell84   1250   1250  34379  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell84   2528   3778  34379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_97/q
Path End       : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_97/q                                        macrocell83   1250   1250  34387  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell84   2520   3770  34387  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell84         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Engine_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Engine_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 113773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/main_1          macrocell4      2769   5059  113773  RISE       1
\Engine_PWM:PWMUDB:status_2\/q               macrocell4      3350   8409  113773  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10727  113773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 113885p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -6060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  113773  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2765   5055  113885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:runmode_enable\/q
Path End       : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 114624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -6060
------------------------------------------------------   ------ 
End-of-path required time (ps)                           118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:runmode_enable\/q        macrocell86     1250   1250  114624  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3066   4316  114624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Engine_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Engine_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 116678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  116678  RISE       1
\Engine_PWM:PWMUDB:prevCompare1\/main_0    macrocell87     2302   4812  116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:prevCompare1\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Engine_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Engine_PWM:PWMUDB:status_0\/clock_0
Path slack     : 116678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  116678  RISE       1
\Engine_PWM:PWMUDB:status_0\/main_1        macrocell88     2302   4812  116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:status_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_271/main_1
Capture Clock  : Net_271/clock_0
Path slack     : 116678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  116678  RISE       1
Net_271/main_1                             macrocell89     2302   4812  116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_271/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_271/main_0
Capture Clock  : Net_271/clock_0
Path slack     : 117182p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:runmode_enable\/q  macrocell86   1250   1250  114624  RISE       1
Net_271/main_0                        macrocell89   3058   4308  117182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_271/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:prevCompare1\/q
Path End       : \Engine_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Engine_PWM:PWMUDB:status_0\/clock_0
Path slack     : 117940p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:prevCompare1\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  117940  RISE       1
\Engine_PWM:PWMUDB:status_0\/main_0  macrocell88   2300   3550  117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:status_0\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Engine_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Engine_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 117954p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:genblk1:ctrlreg\/clock                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117954  RISE       1
\Engine_PWM:PWMUDB:runmode_enable\/main_0      macrocell86    2326   3536  117954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:runmode_enable\/clock_0                 macrocell86         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Engine_PWM:PWMUDB:status_0\/q
Path End       : \Engine_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Engine_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 120923p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Engine_Clock:R#1 vs. Engine_Clock:R#2)   125000
- Setup time                                               -500
------------------------------------------------------   ------ 
End-of-path required time (ps)                           124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:status_0\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Engine_PWM:PWMUDB:status_0\/q               macrocell88    1250   1250  120923  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2327   3577  120923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Engine_PWM:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 586544p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34946
-------------------------------------   ----- 
End-of-path arrival time (ps)           34946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell50  12288  34946  586544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 586561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34929
-------------------------------------   ----- 
End-of-path arrival time (ps)           34929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell26  12271  34929  586561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 586561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34929
-------------------------------------   ----- 
End-of-path arrival time (ps)           34929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell31  12271  34929  586561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 586561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34929
-------------------------------------   ----- 
End-of-path arrival time (ps)           34929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell51  12271  34929  586561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 586561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34929
-------------------------------------   ----- 
End-of-path arrival time (ps)           34929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell81  12271  34929  586561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587259p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34231
-------------------------------------   ----- 
End-of-path arrival time (ps)           34231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell25  11573  34231  587259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 587259p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34231
-------------------------------------   ----- 
End-of-path arrival time (ps)           34231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell49  11573  34231  587259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 587276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34214
-------------------------------------   ----- 
End-of-path arrival time (ps)           34214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell24  11556  34214  587276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 587276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34214
-------------------------------------   ----- 
End-of-path arrival time (ps)           34214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell44  11556  34214  587276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 587276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34214
-------------------------------------   ----- 
End-of-path arrival time (ps)           34214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell53  11556  34214  587276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 587279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34211
-------------------------------------   ----- 
End-of-path arrival time (ps)           34211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell28  11554  34211  587279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 587279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34211
-------------------------------------   ----- 
End-of-path arrival time (ps)           34211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell56  11554  34211  587279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 587279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34211
-------------------------------------   ----- 
End-of-path arrival time (ps)           34211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell61  11554  34211  587279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 587279p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34211
-------------------------------------   ----- 
End-of-path arrival time (ps)           34211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell82  11554  34211  587279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34192
-------------------------------------   ----- 
End-of-path arrival time (ps)           34192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell29  11534  34192  587298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 587298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34192
-------------------------------------   ----- 
End-of-path arrival time (ps)           34192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell37  11534  34192  587298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 587298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34192
-------------------------------------   ----- 
End-of-path arrival time (ps)           34192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell47  11534  34192  587298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 587298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34192
-------------------------------------   ----- 
End-of-path arrival time (ps)           34192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell69  11534  34192  587298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 587301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34189
-------------------------------------   ----- 
End-of-path arrival time (ps)           34189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell33  11532  34189  587301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 587301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34189
-------------------------------------   ----- 
End-of-path arrival time (ps)           34189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell41  11532  34189  587301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 587301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34189
-------------------------------------   ----- 
End-of-path arrival time (ps)           34189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell78  11532  34189  587301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 587781p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33709
-------------------------------------   ----- 
End-of-path arrival time (ps)           33709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell52  11051  33709  587781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 587781p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33709
-------------------------------------   ----- 
End-of-path arrival time (ps)           33709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell63  11051  33709  587781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 587781p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33709
-------------------------------------   ----- 
End-of-path arrival time (ps)           33709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell72  11051  33709  587781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 588400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33090
-------------------------------------   ----- 
End-of-path arrival time (ps)           33090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell34  10433  33090  588400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 588400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33090
-------------------------------------   ----- 
End-of-path arrival time (ps)           33090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell43  10433  33090  588400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 588400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33090
-------------------------------------   ----- 
End-of-path arrival time (ps)           33090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell66  10433  33090  588400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 588402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33088
-------------------------------------   ----- 
End-of-path arrival time (ps)           33088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell27  10430  33088  588402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 588402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33088
-------------------------------------   ----- 
End-of-path arrival time (ps)           33088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell60  10430  33088  588402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 588548p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32942
-------------------------------------   ----- 
End-of-path arrival time (ps)           32942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell19  10285  32942  588548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 588548p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32942
-------------------------------------   ----- 
End-of-path arrival time (ps)           32942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell30  10285  32942  588548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588548p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32942
-------------------------------------   ----- 
End-of-path arrival time (ps)           32942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell48  10285  32942  588548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 588548p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32942
-------------------------------------   ----- 
End-of-path arrival time (ps)           32942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell58  10285  32942  588548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 589005p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32485
-------------------------------------   ----- 
End-of-path arrival time (ps)           32485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell36   9828  32485  589005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 589005p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32485
-------------------------------------   ----- 
End-of-path arrival time (ps)           32485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell62   9828  32485  589005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 589511p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31979
-------------------------------------   ----- 
End-of-path arrival time (ps)           31979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell39   9321  31979  589511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 589511p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31979
-------------------------------------   ----- 
End-of-path arrival time (ps)           31979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell46   9321  31979  589511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 589511p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31979
-------------------------------------   ----- 
End-of-path arrival time (ps)           31979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell70   9321  31979  589511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 589518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31972
-------------------------------------   ----- 
End-of-path arrival time (ps)           31972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell20   9314  31972  589518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 589518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31972
-------------------------------------   ----- 
End-of-path arrival time (ps)           31972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell77   9314  31972  589518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 589518p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31972
-------------------------------------   ----- 
End-of-path arrival time (ps)           31972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell79   9314  31972  589518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31932
-------------------------------------   ----- 
End-of-path arrival time (ps)           31932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell38   9275  31932  589558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 589558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31932
-------------------------------------   ----- 
End-of-path arrival time (ps)           31932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell40   9275  31932  589558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 589558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31932
-------------------------------------   ----- 
End-of-path arrival time (ps)           31932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell67   9275  31932  589558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 589558p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31932
-------------------------------------   ----- 
End-of-path arrival time (ps)           31932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell68   9275  31932  589558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31483
-------------------------------------   ----- 
End-of-path arrival time (ps)           31483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell22   8825  31483  590007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 590007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31483
-------------------------------------   ----- 
End-of-path arrival time (ps)           31483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell23   8825  31483  590007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 590007p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31483
-------------------------------------   ----- 
End-of-path arrival time (ps)           31483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell45   8825  31483  590007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 590586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30904
-------------------------------------   ----- 
End-of-path arrival time (ps)           30904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell32   8247  30904  590586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 590586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30904
-------------------------------------   ----- 
End-of-path arrival time (ps)           30904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell42   8247  30904  590586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 590586p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30904
-------------------------------------   ----- 
End-of-path arrival time (ps)           30904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell71   8247  30904  590586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30891
-------------------------------------   ----- 
End-of-path arrival time (ps)           30891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell57   8233  30891  590599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 590599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30891
-------------------------------------   ----- 
End-of-path arrival time (ps)           30891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell73   8233  30891  590599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 590599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30891
-------------------------------------   ----- 
End-of-path arrival time (ps)           30891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell75   8233  30891  590599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 590599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30891
-------------------------------------   ----- 
End-of-path arrival time (ps)           30891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell80   8233  30891  590599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 590891p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30599
-------------------------------------   ----- 
End-of-path arrival time (ps)           30599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell74   7941  30599  590891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 591616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29874
-------------------------------------   ----- 
End-of-path arrival time (ps)           29874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell55   7217  29874  591616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 591616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29874
-------------------------------------   ----- 
End-of-path arrival time (ps)           29874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell64   7217  29874  591616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 591616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29874
-------------------------------------   ----- 
End-of-path arrival time (ps)           29874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell65   7217  29874  591616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28046
-------------------------------------   ----- 
End-of-path arrival time (ps)           28046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell21   5388  28046  593444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28046
-------------------------------------   ----- 
End-of-path arrival time (ps)           28046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell54   5388  28046  593444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593444p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28046
-------------------------------------   ----- 
End-of-path arrival time (ps)           28046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell59   5388  28046  593444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27982
-------------------------------------   ----- 
End-of-path arrival time (ps)           27982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell35   5324  27982  593508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27982
-------------------------------------   ----- 
End-of-path arrival time (ps)           27982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q              macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   12417  13667  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  17017  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2291  19308  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  22658  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell76   5324  27982  593508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 599152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22338
-------------------------------------   ----- 
End-of-path arrival time (ps)           22338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell29  21088  22338  599152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 599152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22338
-------------------------------------   ----- 
End-of-path arrival time (ps)           22338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell37  21088  22338  599152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 599152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22338
-------------------------------------   ----- 
End-of-path arrival time (ps)           22338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell47  21088  22338  599152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 599152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22338
-------------------------------------   ----- 
End-of-path arrival time (ps)           22338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell69  21088  22338  599152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 599165p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22325
-------------------------------------   ----- 
End-of-path arrival time (ps)           22325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell28  21075  22325  599165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 599165p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22325
-------------------------------------   ----- 
End-of-path arrival time (ps)           22325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell56  21075  22325  599165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 599165p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22325
-------------------------------------   ----- 
End-of-path arrival time (ps)           22325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell61  21075  22325  599165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 599165p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22325
-------------------------------------   ----- 
End-of-path arrival time (ps)           22325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell82  21075  22325  599165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 599289p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22201
-------------------------------------   ----- 
End-of-path arrival time (ps)           22201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell33  20951  22201  599289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 599289p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22201
-------------------------------------   ----- 
End-of-path arrival time (ps)           22201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell41  20951  22201  599289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 599289p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22201
-------------------------------------   ----- 
End-of-path arrival time (ps)           22201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell78  20951  22201  599289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 599844p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21646
-------------------------------------   ----- 
End-of-path arrival time (ps)           21646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell24  20396  21646  599844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 599844p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21646
-------------------------------------   ----- 
End-of-path arrival time (ps)           21646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell44  20396  21646  599844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 599844p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21646
-------------------------------------   ----- 
End-of-path arrival time (ps)           21646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell53  20396  21646  599844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 602947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18543
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell34  17293  18543  602947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 602947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18543
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell43  17293  18543  602947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 602947p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18543
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell66  17293  18543  602947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18532
-------------------------------------   ----- 
End-of-path arrival time (ps)           18532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell27  17282  18532  602958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 602958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18532
-------------------------------------   ----- 
End-of-path arrival time (ps)           18532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell60  17282  18532  602958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 602995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell19  17245  18495  602995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 602995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell30  17245  18495  602995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 602995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell48  17245  18495  602995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 602995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell58  17245  18495  602995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 603985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell33  16255  17505  603985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 603985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell41  16255  17505  603985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603985p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17505
-------------------------------------   ----- 
End-of-path arrival time (ps)           17505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell78  16255  17505  603985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 604528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16962
-------------------------------------   ----- 
End-of-path arrival time (ps)           16962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell38  15712  16962  604528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 604528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16962
-------------------------------------   ----- 
End-of-path arrival time (ps)           16962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell40  15712  16962  604528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 604528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16962
-------------------------------------   ----- 
End-of-path arrival time (ps)           16962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell67  15712  16962  604528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 604528p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16962
-------------------------------------   ----- 
End-of-path arrival time (ps)           16962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell68  15712  16962  604528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 604529p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16961
-------------------------------------   ----- 
End-of-path arrival time (ps)           16961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell36  15711  16961  604529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 604529p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16961
-------------------------------------   ----- 
End-of-path arrival time (ps)           16961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell62  15711  16961  604529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell29  15704  16954  604536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 604536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell37  15704  16954  604536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 604536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell47  15704  16954  604536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 604536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell69  15704  16954  604536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604542p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16948
-------------------------------------   ----- 
End-of-path arrival time (ps)           16948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell22  15698  16948  604542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 604542p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16948
-------------------------------------   ----- 
End-of-path arrival time (ps)           16948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell23  15698  16948  604542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 604542p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16948
-------------------------------------   ----- 
End-of-path arrival time (ps)           16948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell45  15698  16948  604542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 604929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16561
-------------------------------------   ----- 
End-of-path arrival time (ps)           16561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell28  15311  16561  604929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 604929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16561
-------------------------------------   ----- 
End-of-path arrival time (ps)           16561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell56  15311  16561  604929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16561
-------------------------------------   ----- 
End-of-path arrival time (ps)           16561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell61  15311  16561  604929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16561
-------------------------------------   ----- 
End-of-path arrival time (ps)           16561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell82  15311  16561  604929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604931p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16559
-------------------------------------   ----- 
End-of-path arrival time (ps)           16559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell24  15309  16559  604931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 604931p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16559
-------------------------------------   ----- 
End-of-path arrival time (ps)           16559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell44  15309  16559  604931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 604931p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16559
-------------------------------------   ----- 
End-of-path arrival time (ps)           16559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell53  15309  16559  604931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15716
-------------------------------------   ----- 
End-of-path arrival time (ps)           15716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell21  14466  15716  605774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 605774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15716
-------------------------------------   ----- 
End-of-path arrival time (ps)           15716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell54  14466  15716  605774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 605774p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15716
-------------------------------------   ----- 
End-of-path arrival time (ps)           15716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell59  14466  15716  605774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell35  14449  15699  605791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell76  14449  15699  605791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell55  14445  15695  605795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 605795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell64  14445  15695  605795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell65  14445  15695  605795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell34  13670  14920  606570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell43  13670  14920  606570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell66  13670  14920  606570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 606570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell27  13670  14920  606570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606570p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell60  13670  14920  606570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 606645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14845
-------------------------------------   ----- 
End-of-path arrival time (ps)           14845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell32  13595  14845  606645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14845
-------------------------------------   ----- 
End-of-path arrival time (ps)           14845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell42  13595  14845  606645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14845
-------------------------------------   ----- 
End-of-path arrival time (ps)           14845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell71  13595  14845  606645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14828
-------------------------------------   ----- 
End-of-path arrival time (ps)           14828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell74  13578  14828  606662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell52  13567  14817  606673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 606673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell63  13567  14817  606673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 606673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14817
-------------------------------------   ----- 
End-of-path arrival time (ps)           14817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell72  13567  14817  606673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606679p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14811
-------------------------------------   ----- 
End-of-path arrival time (ps)           14811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell50  13561  14811  606679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell19  13510  14760  606730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell30  13510  14760  606730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell48  13510  14760  606730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14760
-------------------------------------   ----- 
End-of-path arrival time (ps)           14760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell58  13510  14760  606730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell28  13282  14532  606958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell56  13282  14532  606958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell61  13282  14532  606958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606958p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell82  13282  14532  606958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14520
-------------------------------------   ----- 
End-of-path arrival time (ps)           14520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell24  13270  14520  606970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14520
-------------------------------------   ----- 
End-of-path arrival time (ps)           14520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell44  13270  14520  606970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14520
-------------------------------------   ----- 
End-of-path arrival time (ps)           14520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell53  13270  14520  606970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 606976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell28  13264  14514  606976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell56  13264  14514  606976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell61  13264  14514  606976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14514
-------------------------------------   ----- 
End-of-path arrival time (ps)           14514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell82  13264  14514  606976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell26  12869  14119  607371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell31  12869  14119  607371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell51  12869  14119  607371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14119
-------------------------------------   ----- 
End-of-path arrival time (ps)           14119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell81  12869  14119  607371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14098
-------------------------------------   ----- 
End-of-path arrival time (ps)           14098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell36  12848  14098  607392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14098
-------------------------------------   ----- 
End-of-path arrival time (ps)           14098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell62  12848  14098  607392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14089
-------------------------------------   ----- 
End-of-path arrival time (ps)           14089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell22  12839  14089  607401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14089
-------------------------------------   ----- 
End-of-path arrival time (ps)           14089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell23  12839  14089  607401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607401p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14089
-------------------------------------   ----- 
End-of-path arrival time (ps)           14089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell45  12839  14089  607401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13973
-------------------------------------   ----- 
End-of-path arrival time (ps)           13973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell33  12723  13973  607517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13973
-------------------------------------   ----- 
End-of-path arrival time (ps)           13973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell41  12723  13973  607517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607517p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13973
-------------------------------------   ----- 
End-of-path arrival time (ps)           13973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell78  12723  13973  607517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell24  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell44  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607532p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13958
-------------------------------------   ----- 
End-of-path arrival time (ps)           13958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell53  12708  13958  607532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell25  12291  13541  607949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13541
-------------------------------------   ----- 
End-of-path arrival time (ps)           13541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell49  12291  13541  607949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 607988p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell33  12252  13502  607988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607988p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell41  12252  13502  607988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607988p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell78  12252  13502  607988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell29  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell37  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell47  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607996p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13494
-------------------------------------   ----- 
End-of-path arrival time (ps)           13494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell69  12244  13494  607996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell24  12151  13401  608089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell44  12151  13401  608089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell53  12151  13401  608089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell33  12133  13383  608107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell41  12133  13383  608107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell78  12133  13383  608107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell29  11895  13145  608345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell37  11895  13145  608345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell47  11895  13145  608345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13145
-------------------------------------   ----- 
End-of-path arrival time (ps)           13145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell69  11895  13145  608345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell21  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell54  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608438p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell59  11802  13052  608438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell55  11769  13019  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell64  11769  13019  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell65  11769  13019  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell29  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell37  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell47  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell69  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell28  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell56  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell61  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609326p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12164
-------------------------------------   ----- 
End-of-path arrival time (ps)           12164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell82  10914  12164  609326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell22  10779  12029  609461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell23  10779  12029  609461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell45  10779  12029  609461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell38  10766  12016  609474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell40  10766  12016  609474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell67  10766  12016  609474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell68  10766  12016  609474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell24  10615  11865  609625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell24         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell44  10615  11865  609625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell44         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609625p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11865
-------------------------------------   ----- 
End-of-path arrival time (ps)           11865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell53  10615  11865  609625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell53         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell28  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell28         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell56  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell56         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell61  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell61         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609628p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell82  10612  11862  609628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell82         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell29  10600  11850  609640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell29         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell37  10600  11850  609640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell37         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell47  10600  11850  609640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell47         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609640p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell69  10600  11850  609640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell69         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell33  10598  11848  609642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell33         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell41  10598  11848  609642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell41         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell78  10598  11848  609642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell78         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell39  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell46  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609657p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell70  10583  11833  609657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11820
-------------------------------------   ----- 
End-of-path arrival time (ps)           11820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell20  10570  11820  609670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11820
-------------------------------------   ----- 
End-of-path arrival time (ps)           11820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell77  10570  11820  609670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11820
-------------------------------------   ----- 
End-of-path arrival time (ps)           11820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell79  10570  11820  609670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell19  10461  11711  609779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell30  10461  11711  609779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell48  10461  11711  609779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell58  10461  11711  609779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell34  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell43  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell66  10449  11699  609791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell27  10334  11584  609906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell60  10334  11584  609906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11335
-------------------------------------   ----- 
End-of-path arrival time (ps)           11335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell36  10085  11335  610155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610155p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11335
-------------------------------------   ----- 
End-of-path arrival time (ps)           11335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell62  10085  11335  610155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell38  10062  11312  610178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell40  10062  11312  610178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell67  10062  11312  610178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610178p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell68  10062  11312  610178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610282p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell74   9958  11208  610282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11207
-------------------------------------   ----- 
End-of-path arrival time (ps)           11207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell57   9957  11207  610283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11207
-------------------------------------   ----- 
End-of-path arrival time (ps)           11207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell73   9957  11207  610283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11207
-------------------------------------   ----- 
End-of-path arrival time (ps)           11207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell75   9957  11207  610283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610283p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11207
-------------------------------------   ----- 
End-of-path arrival time (ps)           11207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell80   9957  11207  610283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell32   9936  11186  610304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell42   9936  11186  610304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell71   9936  11186  610304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell27   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell60   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell19   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell30   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell48   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610474p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell58   9766  11016  610474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell34   9744  10994  610496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell43   9744  10994  610496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610496p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10994
-------------------------------------   ----- 
End-of-path arrival time (ps)           10994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell66   9744  10994  610496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell26   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell31   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell51   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell81   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell25   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell49   9720  10970  610520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610531p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10959
-------------------------------------   ----- 
End-of-path arrival time (ps)           10959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell50   9709  10959  610531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610590p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell32   9650  10900  610590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610590p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell42   9650  10900  610590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610590p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell71   9650  10900  610590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell19   9599  10849  610641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell30   9599  10849  610641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell48   9599  10849  610641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610641p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell58   9599  10849  610641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell34   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell43   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10845
-------------------------------------   ----- 
End-of-path arrival time (ps)           10845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell66   9595  10845  610645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell27   9585  10835  610655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell60   9585  10835  610655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell34   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell34         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell43   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell43         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611052p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell66   9188  10438  611052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell66         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell19   9178  10428  611062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell19         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell30   9178  10428  611062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell30         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell48   9178  10428  611062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell48         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611062p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell58   9178  10428  611062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell58         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell35   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611144p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10346
-------------------------------------   ----- 
End-of-path arrival time (ps)           10346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell76   9096  10346  611144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell27   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell27         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell60   9091  10341  611149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell60         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611159p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell74   9081  10331  611159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611264p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             620940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9676
-------------------------------------   ---- 
End-of-path arrival time (ps)           9676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  611264  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2806   4016  611264  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7366  611264  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2310   9676  611264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell52   8862  10112  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell63   8862  10112  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell72   8862  10112  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell20   8681   9931  611559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell77   8681   9931  611559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell79   8681   9931  611559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611567p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell39   8673   9923  611567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611567p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell46   8673   9923  611567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611567p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9923
-------------------------------------   ---- 
End-of-path arrival time (ps)           9923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell70   8673   9923  611567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell38   8644   9894  611596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell40   8644   9894  611596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell67   8644   9894  611596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell68   8644   9894  611596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9891
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell36   8641   9891  611599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9891
-------------------------------------   ---- 
End-of-path arrival time (ps)           9891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell62   8641   9891  611599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9880
-------------------------------------   ---- 
End-of-path arrival time (ps)           9880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell22   8630   9880  611610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9880
-------------------------------------   ---- 
End-of-path arrival time (ps)           9880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell23   8630   9880  611610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9880
-------------------------------------   ---- 
End-of-path arrival time (ps)           9880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell45   8630   9880  611610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell57   8395   9645  611845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell73   8395   9645  611845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell75   8395   9645  611845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell80   8395   9645  611845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell55   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell64   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9303
-------------------------------------   ---- 
End-of-path arrival time (ps)           9303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell65   8053   9303  612187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612214p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9276
-------------------------------------   ---- 
End-of-path arrival time (ps)           9276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell50   8026   9276  612214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612660p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8830
-------------------------------------   ---- 
End-of-path arrival time (ps)           8830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell50   7580   8830  612660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell52   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell63   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612664p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell72   7576   8826  612664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell25   7449   8699  612791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612791p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8699
-------------------------------------   ---- 
End-of-path arrival time (ps)           8699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell49   7449   8699  612791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell38   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell40   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell67   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612793p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8697
-------------------------------------   ---- 
End-of-path arrival time (ps)           8697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell68   7447   8697  612793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell55   7365   8615  612875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell64   7365   8615  612875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612875p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell65   7365   8615  612875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell21   7362   8612  612878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell54   7362   8612  612878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612878p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell59   7362   8612  612878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell38   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell38         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell40   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell40         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell67   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell67         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell68   7270   8520  612970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell68         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell35   7256   8506  612984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell76   7256   8506  612984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell52   7160   8410  613080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell63   7160   8410  613080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell72   7160   8410  613080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell25   7148   8398  613092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8398
-------------------------------------   ---- 
End-of-path arrival time (ps)           8398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell49   7148   8398  613092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell52   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell63   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613183p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell72   7057   8307  613183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell26   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell31   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell51   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613206p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8284
-------------------------------------   ---- 
End-of-path arrival time (ps)           8284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell81   7034   8284  613206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell50   6596   7846  613644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell39   6415   7665  613825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell46   6415   7665  613825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell70   6415   7665  613825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell20   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell77   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell79   6399   7649  613841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell35   6279   7529  613961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell76   6279   7529  613961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell21   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell54   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613962p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell59   6278   7528  613962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell35   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614101p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell76   6139   7389  614101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell36   6001   7251  614239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell62   6001   7251  614239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell22   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell23   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614251p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell45   5989   7239  614251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 614307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  594433  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell17   5243   7183  614307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell39   5869   7119  614371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell46   5869   7119  614371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614371p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell70   5869   7119  614371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell57   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell73   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell75   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell80   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell36   5746   6996  614494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell36         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614494p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell62   5746   6996  614494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell62         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell22   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell22         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell23   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell23         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell45   5732   6982  614508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell45         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell21   5724   6974  614516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell54   5724   6974  614516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614516p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell59   5724   6974  614516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell32   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell42   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614522p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell71   5718   6968  614522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614526p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell26   5714   6964  614526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614526p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell31   5714   6964  614526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614526p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell51   5714   6964  614526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614526p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell81   5714   6964  614526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614534p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6956
-------------------------------------   ---- 
End-of-path arrival time (ps)           6956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell74   5706   6956  614534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell35   5675   6925  614565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell35         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell76   5675   6925  614565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell76         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell26   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell31   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell51   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell81   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell25   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6828
-------------------------------------   ---- 
End-of-path arrival time (ps)           6828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  586544  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell49   5578   6828  614662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell57   5327   6577  614913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell73   5327   6577  614913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell75   5327   6577  614913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell80   5327   6577  614913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 614921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell39   5319   6569  614921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell46   5319   6569  614921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell70   5319   6569  614921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell20   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell77   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614932p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell79   5308   6558  614932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614935p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell20   5305   6555  614935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614935p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell77   5305   6555  614935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614935p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell79   5305   6555  614935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell55   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell64   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615338p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  592854  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell65   4902   6152  615338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell55   4645   5895  615595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell55         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell64   4645   5895  615595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell64         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615595p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell65   4645   5895  615595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell65         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615598p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell21   4642   5892  615598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell21         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615598p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell54   4642   5892  615598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell54         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615598p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  593032  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell59   4642   5892  615598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell59         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  611264  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     2775   3985  615655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615904p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  594402  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell13   3646   5586  615904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell13         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 615923p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  594249  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell16   3627   5567  615923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell16         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell39   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell39         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell46   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell46         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell70   4148   5398  616092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell70         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell20   4128   5378  616112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell20         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell77   4128   5378  616112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell77         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell79   4128   5378  616112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell79         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 616263p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  594980  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell15   3287   5227  616263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell15         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell32   3829   5079  616411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell42   3829   5079  616411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell71   3829   5079  616411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell25   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell25         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616659p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell49   3581   4831  616659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell49         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell52   3579   4829  616661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell52         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 616661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell63   3579   4829  616661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell63         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell72   3579   4829  616661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell72         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616813p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell50   3427   4677  616813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell50         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell26   3412   4662  616828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell26         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell31   3412   4662  616828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell31         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell51   3412   4662  616828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell51         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  589990  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell81   3412   4662  616828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell81         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 616833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell57   3407   4657  616833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell73   3407   4657  616833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell75   3407   4657  616833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 616833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell80   3407   4657  616833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  592283  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell74   3406   4656  616834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_97/clk_en
Capture Clock  : Net_97/clock_0
Path slack     : 616880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616880  RISE       1
Net_97/clk_en                              macrocell83    4810   6020  616880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 616880p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616880  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell85    4810   6020  616880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616883p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  593901  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell14   2667   4607  616883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell14         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell57   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell57         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell73   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell73         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell75   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell75         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 617170p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell80   3070   4320  617170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell80         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617172p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell74   3068   4318  617172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell74         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 617243p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  595048  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell18   2307   4247  617243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell32   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell32         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell42   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell42         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617297p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  592276  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell71   2943   4193  617297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell71         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617755p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  616880  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3935   5145  617755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_97/main_1
Capture Clock  : Net_97/clock_0
Path slack     : 618012p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:nrq_reg\/q  macrocell85   1250   1250  618012  RISE       1
Net_97/main_1                      macrocell83   2228   3478  618012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_97/q
Path End       : \JOYSTICK_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 618065p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_97/q                                 macrocell83   1250   1250  618065  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   5185   6435  618065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 619399p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (JOYSTICK_ADC_IntClock:R#1 vs. JOYSTICK_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  616880  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2291   3501  619399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell91     1250   1250  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell6      5027   6277  1065217  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell6      3350   9627  1065217  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2300  11926  1065217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q     macrocell95   1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_0  macrocell9    4716   5966  1066405  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell9    3350   9316  1066405  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2252  11568  1066405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069809p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell91     1250   1250  1065217  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6264   7514  1069809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1069901p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12932
-------------------------------------   ----- 
End-of-path arrival time (ps)           12932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069901  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell7      3676   7256  1069901  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell7      3350  10606  1069901  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell2    2326  12932  1069901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070735p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12098
-------------------------------------   ----- 
End-of-path arrival time (ps)           12098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070735  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell11     2837   6417  1070735  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell11     3350   9767  1070735  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell3    2331  12098  1070735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell95     1250   1250  1066405  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5254   6504  1070819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1070977p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell91   1250   1250  1065217  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell92   7596   8846  1070977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell96     1250   1250  1067034  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4636   5886  1071438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071771p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell100    1250   1250  1071771  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4302   5552  1071771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068993  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5285   5475  1071848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072063p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7761
-------------------------------------   ---- 
End-of-path arrival time (ps)           7761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069901  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell92     4181   7761  1072063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell103   1250   1250  1068759  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell96    6447   7697  1072126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell103   1250   1250  1068759  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell104   6447   7697  1072126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1072608p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell91   1250   1250  1065217  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell91   5966   7216  1072608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072608p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell91   1250   1250  1065217  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell93   5966   7216  1072608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1072608p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell91   1250   1250  1065217  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell94   5966   7216  1072608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell92     1250   1250  1065920  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3408   4658  1072665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  1071771  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell97    5753   7003  1072820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  1071771  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell98    5753   7003  1072820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  1071771  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell99    5753   7003  1072820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073127  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell90     2326   6696  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  1071771  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell96    5305   6555  1073269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  1071771  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell104   5305   6555  1073269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073417p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068993  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell92     6216   6406  1073417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell97     1250   1250  1070905  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5445   6695  1073509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell91   1250   1250  1065217  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell90   4956   6206  1073618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell97   4716   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell98   4716   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell99   4716   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell103   1250   1250  1068759  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell102   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell103   1250   1250  1068759  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell103   4274   5524  1074299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068993  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell91     5294   5484  1074339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068993  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell93     5294   5484  1074339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074339p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068993  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell94     5294   5484  1074339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell96   1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell97   4087   5337  1074486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell96   1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell98   4087   5337  1074486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell96   1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell99   4087   5337  1074486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074587p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074587  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell96   3296   5236  1074587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell96   3131   5071  1074752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074754  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell96   3130   5070  1074754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074860p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell92   1250   1250  1065920  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell91   3714   4964  1074860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074860p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell92   1250   1250  1065920  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell93   3714   4964  1074860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074860p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell92   1250   1250  1065920  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell94   3714   4964  1074860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074864p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell93   1250   1250  1066518  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell92   3709   4959  1074864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell92   1250   1250  1065920  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell90   3701   4951  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075008p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell94   1250   1250  1075008  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell92   3565   4815  1075008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell98   1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell96   3325   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell98    1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell101   3325   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell101        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell98    1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell104   3325   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell102   1250   1250  1070500  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell96    3300   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell102   1250   1250  1070500  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell104   3300   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell99   1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell96   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell99    1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell101   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell101        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell99    1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell104   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074587  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell97   2547   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074587  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell98   2547   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074587  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell99   2547   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell90   1250   1250  1075393  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell90   3181   4431  1075393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell97   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell98   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell99   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074754  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell97   2253   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074754  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell98   2253   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074754  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell99   2253   4193  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075632  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell100   2251   4191  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075635  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell100   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell102   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell103   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell94   1250   1250  1075008  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell91   2937   4187  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell94   1250   1250  1075008  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell93   2937   4187  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell94   1250   1250  1075008  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell90   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075637  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell100   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075637  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell102   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075637  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell103   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell96   2920   4170  1075654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell101   2920   4170  1075654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell101        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  1066405  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell104   2920   4170  1075654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell105   1250   1250  1075691  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell99    2883   4133  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell93   1250   1250  1066518  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell91   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell93   1250   1250  1066518  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell93   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell93   1250   1250  1066518  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell94   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell93   1250   1250  1066518  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell90   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell92   1250   1250  1065920  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell92   2635   3885  1075938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell98   1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell97   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell98   1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell98   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076032p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell98   1250   1250  1068580  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell99   2541   3791  1076032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell102   1250   1250  1070500  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell102   2533   3783  1076040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell99   1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell97   2514   3764  1076059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell99   1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell98   2514   3764  1076059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076059p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell99   1250   1250  1068607  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell99   2514   3764  1076059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell96   1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell96   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell96    1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell101   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell101        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell96    1250   1250  1067034  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell104   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076522p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076522  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell90     3111   3301  1076522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell90         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3291
-------------------------------------   ---- 
End-of-path arrival time (ps)           3291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076522  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell91     3101   3291  1076532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell91         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076532p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3291
-------------------------------------   ---- 
End-of-path arrival time (ps)           3291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076522  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell93     3101   3291  1076532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1079267p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell104   1250   1250  1079267  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell3   2316   3566  1079267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

