{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582842318549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582842318553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 16:25:18 2020 " "Processing started: Thu Feb 27 16:25:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582842318553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582842318553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CISC -c CISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CISC -c CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582842318553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1582842319077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacion.vhd 2 0 " "Found 2 design units, including 0 entities, in source file operacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operaciones " "Found design unit 1: operaciones" {  } { { "operacion.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/operacion.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842319682 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 operaciones-body " "Found design unit 2: operaciones-body" {  } { { "operacion.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/operacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842319682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582842319682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_chida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_chida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_chida-behavioral " "Found design unit 1: alu_chida-behavioral" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1582842319686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_chida " "Found entity 1: alu_chida" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582842319686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582842319686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_chida " "Elaborating entity \"alu_chida\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1582842319730 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida alu_chida.vhd(9) " "VHDL Signal Declaration warning at alu_chida.vhd(9): used implicit default value for signal \"salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1582842319730 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datoA alu_chida.vhd(21) " "VHDL Process Statement warning at alu_chida.vhd(21): inferring latch(es) for signal or variable \"datoA\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319730 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datoB alu_chida.vhd(21) " "VHDL Process Statement warning at alu_chida.vhd(21): inferring latch(es) for signal or variable \"datoB\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319730 "|alu_chida"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_instruccion alu_chida.vhd(33) " "VHDL Process Statement warning at alu_chida.vhd(33): signal \"set_instruccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1582842319730 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regD alu_chida.vhd(31) " "VHDL Process Statement warning at alu_chida.vhd(31): inferring latch(es) for signal or variable \"regD\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319734 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum alu_chida.vhd(31) " "VHDL Process Statement warning at alu_chida.vhd(31): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319734 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumTemp alu_chida.vhd(31) " "VHDL Process Statement warning at alu_chida.vhd(31): inferring latch(es) for signal or variable \"sumTemp\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319734 "|alu_chida"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regF alu_chida.vhd(31) " "VHDL Process Statement warning at alu_chida.vhd(31): inferring latch(es) for signal or variable \"regF\", which holds its previous value in one or more paths through the process" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1582842319734 "|alu_chida"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[0\] GND " "Pin \"salida\[0\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[1\] GND " "Pin \"salida\[1\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[2\] GND " "Pin \"salida\[2\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[3\] GND " "Pin \"salida\[3\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[4\] GND " "Pin \"salida\[4\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[5\] GND " "Pin \"salida\[5\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[6\] GND " "Pin \"salida\[6\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[7\] GND " "Pin \"salida\[7\]\" is stuck at GND" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1582842320308 "|alu_chida|salida[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1582842320308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1582842320572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1582842320572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[0\] " "No output dependent on input pin \"instruccion\[0\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[1\] " "No output dependent on input pin \"instruccion\[1\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[2\] " "No output dependent on input pin \"instruccion\[2\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[3\] " "No output dependent on input pin \"instruccion\[3\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[4\] " "No output dependent on input pin \"instruccion\[4\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[5\] " "No output dependent on input pin \"instruccion\[5\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[6\] " "No output dependent on input pin \"instruccion\[6\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[7\] " "No output dependent on input pin \"instruccion\[7\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruccion\[8\] " "No output dependent on input pin \"instruccion\[8\]\"" {  } { { "alu_chida.vhd" "" { Text "C:/Users/Emiliano/Documents/IPN/Noveno/Arqui/Pract1_CISC/alu_chida.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1582842320690 "|alu_chida|instruccion[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1582842320690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1582842320690 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1582842320690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1582842320690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582842320778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 16:25:20 2020 " "Processing ended: Thu Feb 27 16:25:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582842320778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582842320778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582842320778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582842320778 ""}
