
../repos/coreutils/src/pr:     file format elf32-littlearm


Disassembly of section .init:

00011288 <.init>:
   11288:	push	{r3, lr}
   1128c:	bl	11650 <__assert_fail@plt+0x48>
   11290:	pop	{r3, pc}

Disassembly of section .plt:

00011294 <fdopen@plt-0x14>:
   11294:	push	{lr}		; (str lr, [sp, #-4]!)
   11298:	ldr	lr, [pc, #4]	; 112a4 <fdopen@plt-0x4>
   1129c:	add	lr, pc, lr
   112a0:	ldr	pc, [lr, #8]!
   112a4:	andeq	r0, r3, ip, asr sp

000112a8 <fdopen@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #48, 20	; 0x30000
   112b0:	ldr	pc, [ip, #3420]!	; 0xd5c

000112b4 <calloc@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #48, 20	; 0x30000
   112bc:	ldr	pc, [ip, #3412]!	; 0xd54

000112c0 <fputs_unlocked@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #48, 20	; 0x30000
   112c8:	ldr	pc, [ip, #3404]!	; 0xd4c

000112cc <raise@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #48, 20	; 0x30000
   112d4:	ldr	pc, [ip, #3396]!	; 0xd44

000112d8 <gmtime_r@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #48, 20	; 0x30000
   112e0:	ldr	pc, [ip, #3388]!	; 0xd3c

000112e4 <strcmp@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #48, 20	; 0x30000
   112ec:	ldr	pc, [ip, #3380]!	; 0xd34

000112f0 <strtol@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #48, 20	; 0x30000
   112f8:	ldr	pc, [ip, #3372]!	; 0xd2c

000112fc <posix_fadvise64@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #48, 20	; 0x30000
   11304:	ldr	pc, [ip, #3364]!	; 0xd24

00011308 <printf@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #48, 20	; 0x30000
   11310:	ldr	pc, [ip, #3356]!	; 0xd1c

00011314 <mktime@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #48, 20	; 0x30000
   1131c:	ldr	pc, [ip, #3348]!	; 0xd14

00011320 <fflush@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #48, 20	; 0x30000
   11328:	ldr	pc, [ip, #3340]!	; 0xd0c

0001132c <wcwidth@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #48, 20	; 0x30000
   11334:	ldr	pc, [ip, #3332]!	; 0xd04

00011338 <free@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #48, 20	; 0x30000
   11340:	ldr	pc, [ip, #3324]!	; 0xcfc

00011344 <clock_gettime@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #48, 20	; 0x30000
   1134c:	ldr	pc, [ip, #3316]!	; 0xcf4

00011350 <_exit@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #48, 20	; 0x30000
   11358:	ldr	pc, [ip, #3308]!	; 0xcec

0001135c <memcpy@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #48, 20	; 0x30000
   11364:	ldr	pc, [ip, #3300]!	; 0xce4

00011368 <tolower@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #48, 20	; 0x30000
   11370:	ldr	pc, [ip, #3292]!	; 0xcdc

00011374 <mbsinit@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #48, 20	; 0x30000
   1137c:	ldr	pc, [ip, #3284]!	; 0xcd4

00011380 <memcmp@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #48, 20	; 0x30000
   11388:	ldr	pc, [ip, #3276]!	; 0xccc

0001138c <getc_unlocked@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #48, 20	; 0x30000
   11394:	ldr	pc, [ip, #3268]!	; 0xcc4

00011398 <realloc@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #48, 20	; 0x30000
   113a0:	ldr	pc, [ip, #3260]!	; 0xcbc

000113a4 <localtime_r@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #48, 20	; 0x30000
   113ac:	ldr	pc, [ip, #3252]!	; 0xcb4

000113b0 <textdomain@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #48, 20	; 0x30000
   113b8:	ldr	pc, [ip, #3244]!	; 0xcac

000113bc <iswcntrl@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #48, 20	; 0x30000
   113c4:	ldr	pc, [ip, #3236]!	; 0xca4

000113c8 <iswprint@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #48, 20	; 0x30000
   113d0:	ldr	pc, [ip, #3228]!	; 0xc9c

000113d4 <tzset@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #48, 20	; 0x30000
   113dc:	ldr	pc, [ip, #3220]!	; 0xc94

000113e0 <__fxstat64@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #48, 20	; 0x30000
   113e8:	ldr	pc, [ip, #3212]!	; 0xc8c

000113ec <lseek64@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #48, 20	; 0x30000
   113f4:	ldr	pc, [ip, #3204]!	; 0xc84

000113f8 <__ctype_get_mb_cur_max@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #48, 20	; 0x30000
   11400:	ldr	pc, [ip, #3196]!	; 0xc7c

00011404 <__fpending@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #48, 20	; 0x30000
   1140c:	ldr	pc, [ip, #3188]!	; 0xc74

00011410 <ferror_unlocked@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #48, 20	; 0x30000
   11418:	ldr	pc, [ip, #3180]!	; 0xc6c

0001141c <mbrtowc@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #48, 20	; 0x30000
   11424:	ldr	pc, [ip, #3172]!	; 0xc64

00011428 <error@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #48, 20	; 0x30000
   11430:	ldr	pc, [ip, #3164]!	; 0xc5c

00011434 <getenv@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #48, 20	; 0x30000
   1143c:	ldr	pc, [ip, #3156]!	; 0xc54

00011440 <malloc@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #48, 20	; 0x30000
   11448:	ldr	pc, [ip, #3148]!	; 0xc4c

0001144c <__libc_start_main@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #48, 20	; 0x30000
   11454:	ldr	pc, [ip, #3140]!	; 0xc44

00011458 <strftime@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #48, 20	; 0x30000
   11460:	ldr	pc, [ip, #3132]!	; 0xc3c

00011464 <__freading@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #48, 20	; 0x30000
   1146c:	ldr	pc, [ip, #3124]!	; 0xc34

00011470 <__gmon_start__@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #48, 20	; 0x30000
   11478:	ldr	pc, [ip, #3116]!	; 0xc2c

0001147c <getopt_long@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #48, 20	; 0x30000
   11484:	ldr	pc, [ip, #3108]!	; 0xc24

00011488 <__ctype_b_loc@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #48, 20	; 0x30000
   11490:	ldr	pc, [ip, #3100]!	; 0xc1c

00011494 <exit@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #48, 20	; 0x30000
   1149c:	ldr	pc, [ip, #3092]!	; 0xc14

000114a0 <gettext@plt>:
   114a0:	add	ip, pc, #0, 12
   114a4:	add	ip, ip, #48, 20	; 0x30000
   114a8:	ldr	pc, [ip, #3084]!	; 0xc0c

000114ac <strlen@plt>:
   114ac:	add	ip, pc, #0, 12
   114b0:	add	ip, ip, #48, 20	; 0x30000
   114b4:	ldr	pc, [ip, #3076]!	; 0xc04

000114b8 <strchr@plt>:
   114b8:	add	ip, pc, #0, 12
   114bc:	add	ip, ip, #48, 20	; 0x30000
   114c0:	ldr	pc, [ip, #3068]!	; 0xbfc

000114c4 <setenv@plt>:
   114c4:	add	ip, pc, #0, 12
   114c8:	add	ip, ip, #48, 20	; 0x30000
   114cc:	ldr	pc, [ip, #3060]!	; 0xbf4

000114d0 <fprintf@plt>:
   114d0:	add	ip, pc, #0, 12
   114d4:	add	ip, ip, #48, 20	; 0x30000
   114d8:	ldr	pc, [ip, #3052]!	; 0xbec

000114dc <ungetc@plt>:
   114dc:	add	ip, pc, #0, 12
   114e0:	add	ip, ip, #48, 20	; 0x30000
   114e4:	ldr	pc, [ip, #3044]!	; 0xbe4

000114e8 <__errno_location@plt>:
   114e8:	add	ip, pc, #0, 12
   114ec:	add	ip, ip, #48, 20	; 0x30000
   114f0:	ldr	pc, [ip, #3036]!	; 0xbdc

000114f4 <__cxa_atexit@plt>:
   114f4:	add	ip, pc, #0, 12
   114f8:	add	ip, ip, #48, 20	; 0x30000
   114fc:	ldr	pc, [ip, #3028]!	; 0xbd4

00011500 <memset@plt>:
   11500:	add	ip, pc, #0, 12
   11504:	add	ip, ip, #48, 20	; 0x30000
   11508:	ldr	pc, [ip, #3020]!	; 0xbcc

0001150c <fileno@plt>:
   1150c:	add	ip, pc, #0, 12
   11510:	add	ip, ip, #48, 20	; 0x30000
   11514:	ldr	pc, [ip, #3012]!	; 0xbc4

00011518 <strtoumax@plt>:
   11518:	add	ip, pc, #0, 12
   1151c:	add	ip, ip, #48, 20	; 0x30000
   11520:	ldr	pc, [ip, #3004]!	; 0xbbc

00011524 <strtoimax@plt>:
   11524:	add	ip, pc, #0, 12
   11528:	add	ip, ip, #48, 20	; 0x30000
   1152c:	ldr	pc, [ip, #2996]!	; 0xbb4

00011530 <fclose@plt>:
   11530:	add	ip, pc, #0, 12
   11534:	add	ip, ip, #48, 20	; 0x30000
   11538:	ldr	pc, [ip, #2988]!	; 0xbac

0001153c <fseeko64@plt>:
   1153c:	add	ip, pc, #0, 12
   11540:	add	ip, ip, #48, 20	; 0x30000
   11544:	ldr	pc, [ip, #2980]!	; 0xba4

00011548 <fcntl64@plt>:
   11548:	add	ip, pc, #0, 12
   1154c:	add	ip, ip, #48, 20	; 0x30000
   11550:	ldr	pc, [ip, #2972]!	; 0xb9c

00011554 <setlocale@plt>:
   11554:	add	ip, pc, #0, 12
   11558:	add	ip, ip, #48, 20	; 0x30000
   1155c:	ldr	pc, [ip, #2964]!	; 0xb94

00011560 <toupper@plt>:
   11560:	add	ip, pc, #0, 12
   11564:	add	ip, ip, #48, 20	; 0x30000
   11568:	ldr	pc, [ip, #2956]!	; 0xb8c

0001156c <strrchr@plt>:
   1156c:	add	ip, pc, #0, 12
   11570:	add	ip, ip, #48, 20	; 0x30000
   11574:	ldr	pc, [ip, #2948]!	; 0xb84

00011578 <nl_langinfo@plt>:
   11578:	add	ip, pc, #0, 12
   1157c:	add	ip, ip, #48, 20	; 0x30000
   11580:	ldr	pc, [ip, #2940]!	; 0xb7c

00011584 <sprintf@plt>:
   11584:	add	ip, pc, #0, 12
   11588:	add	ip, ip, #48, 20	; 0x30000
   1158c:	ldr	pc, [ip, #2932]!	; 0xb74

00011590 <timegm@plt>:
   11590:	add	ip, pc, #0, 12
   11594:	add	ip, ip, #48, 20	; 0x30000
   11598:	ldr	pc, [ip, #2924]!	; 0xb6c

0001159c <clearerr_unlocked@plt>:
   1159c:	add	ip, pc, #0, 12
   115a0:	add	ip, ip, #48, 20	; 0x30000
   115a4:	ldr	pc, [ip, #2916]!	; 0xb64

000115a8 <fopen64@plt>:
   115a8:	add	ip, pc, #0, 12
   115ac:	add	ip, ip, #48, 20	; 0x30000
   115b0:	ldr	pc, [ip, #2908]!	; 0xb5c

000115b4 <bindtextdomain@plt>:
   115b4:	add	ip, pc, #0, 12
   115b8:	add	ip, ip, #48, 20	; 0x30000
   115bc:	ldr	pc, [ip, #2900]!	; 0xb54

000115c0 <unsetenv@plt>:
   115c0:	add	ip, pc, #0, 12
   115c4:	add	ip, ip, #48, 20	; 0x30000
   115c8:	ldr	pc, [ip, #2892]!	; 0xb4c

000115cc <fputs@plt>:
   115cc:	add	ip, pc, #0, 12
   115d0:	add	ip, ip, #48, 20	; 0x30000
   115d4:	ldr	pc, [ip, #2884]!	; 0xb44

000115d8 <strncmp@plt>:
   115d8:	add	ip, pc, #0, 12
   115dc:	add	ip, ip, #48, 20	; 0x30000
   115e0:	ldr	pc, [ip, #2876]!	; 0xb3c

000115e4 <abort@plt>:
   115e4:	add	ip, pc, #0, 12
   115e8:	add	ip, ip, #48, 20	; 0x30000
   115ec:	ldr	pc, [ip, #2868]!	; 0xb34

000115f0 <close@plt>:
   115f0:	add	ip, pc, #0, 12
   115f4:	add	ip, ip, #48, 20	; 0x30000
   115f8:	ldr	pc, [ip, #2860]!	; 0xb2c

000115fc <putchar_unlocked@plt>:
   115fc:	add	ip, pc, #0, 12
   11600:	add	ip, ip, #48, 20	; 0x30000
   11604:	ldr	pc, [ip, #2852]!	; 0xb24

00011608 <__assert_fail@plt>:
   11608:	add	ip, pc, #0, 12
   1160c:	add	ip, ip, #48, 20	; 0x30000
   11610:	ldr	pc, [ip, #2844]!	; 0xb1c

Disassembly of section .text:

00011614 <.text>:
   11614:	mov	fp, #0
   11618:	mov	lr, #0
   1161c:	pop	{r1}		; (ldr r1, [sp], #4)
   11620:	mov	r2, sp
   11624:	push	{r2}		; (str r2, [sp, #-4]!)
   11628:	push	{r0}		; (str r0, [sp, #-4]!)
   1162c:	ldr	ip, [pc, #16]	; 11644 <__assert_fail@plt+0x3c>
   11630:	push	{ip}		; (str ip, [sp, #-4]!)
   11634:	ldr	r0, [pc, #12]	; 11648 <__assert_fail@plt+0x40>
   11638:	ldr	r3, [pc, #12]	; 1164c <__assert_fail@plt+0x44>
   1163c:	bl	1144c <__libc_start_main@plt>
   11640:	bl	115e4 <abort@plt>
   11644:	andeq	pc, r2, ip, ror r9	; <UNPREDICTABLE>
   11648:	andeq	r1, r1, r4, lsl #14
   1164c:	andeq	pc, r2, ip, lsl r9	; <UNPREDICTABLE>
   11650:	ldr	r3, [pc, #20]	; 1166c <__assert_fail@plt+0x64>
   11654:	ldr	r2, [pc, #20]	; 11670 <__assert_fail@plt+0x68>
   11658:	add	r3, pc, r3
   1165c:	ldr	r2, [r3, r2]
   11660:	cmp	r2, #0
   11664:	bxeq	lr
   11668:	b	11470 <__gmon_start__@plt>
   1166c:	andeq	r0, r3, r0, lsr #19
   11670:	andeq	r0, r0, r0, lsr r1
   11674:	ldr	r0, [pc, #24]	; 11694 <__assert_fail@plt+0x8c>
   11678:	ldr	r3, [pc, #24]	; 11698 <__assert_fail@plt+0x90>
   1167c:	cmp	r3, r0
   11680:	bxeq	lr
   11684:	ldr	r3, [pc, #16]	; 1169c <__assert_fail@plt+0x94>
   11688:	cmp	r3, #0
   1168c:	bxeq	lr
   11690:	bx	r3
   11694:	ldrdeq	r2, [r4], -r0
   11698:	ldrdeq	r2, [r4], -r0
   1169c:	andeq	r0, r0, r0
   116a0:	ldr	r0, [pc, #36]	; 116cc <__assert_fail@plt+0xc4>
   116a4:	ldr	r1, [pc, #36]	; 116d0 <__assert_fail@plt+0xc8>
   116a8:	sub	r1, r1, r0
   116ac:	asr	r1, r1, #2
   116b0:	add	r1, r1, r1, lsr #31
   116b4:	asrs	r1, r1, #1
   116b8:	bxeq	lr
   116bc:	ldr	r3, [pc, #16]	; 116d4 <__assert_fail@plt+0xcc>
   116c0:	cmp	r3, #0
   116c4:	bxeq	lr
   116c8:	bx	r3
   116cc:	ldrdeq	r2, [r4], -r0
   116d0:	ldrdeq	r2, [r4], -r0
   116d4:	andeq	r0, r0, r0
   116d8:	push	{r4, lr}
   116dc:	ldr	r4, [pc, #24]	; 116fc <__assert_fail@plt+0xf4>
   116e0:	ldrb	r3, [r4]
   116e4:	cmp	r3, #0
   116e8:	popne	{r4, pc}
   116ec:	bl	11674 <__assert_fail@plt+0x6c>
   116f0:	mov	r3, #1
   116f4:	strb	r3, [r4]
   116f8:	pop	{r4, pc}
   116fc:	strdeq	r2, [r4], -r4
   11700:	b	116a0 <__assert_fail@plt+0x98>
   11704:	push	{fp, lr}
   11708:	mov	fp, sp
   1170c:	sub	sp, sp, #168	; 0xa8
   11710:	movw	r2, #0
   11714:	str	r2, [fp, #-4]
   11718:	str	r0, [fp, #-8]
   1171c:	str	r1, [fp, #-12]
   11720:	movw	r0, #0
   11724:	strb	r0, [fp, #-17]	; 0xffffffef
   11728:	strb	r0, [fp, #-18]	; 0xffffffee
   1172c:	strb	r0, [fp, #-19]	; 0xffffffed
   11730:	str	r2, [fp, #-28]	; 0xffffffe4
   11734:	str	r2, [fp, #-32]	; 0xffffffe0
   11738:	str	r2, [fp, #-36]	; 0xffffffdc
   1173c:	ldr	r0, [fp, #-12]
   11740:	ldr	r0, [r0]
   11744:	bl	2030c <__assert_fail@plt+0xed04>
   11748:	movw	r0, #6
   1174c:	movw	r1, #3196	; 0xc7c
   11750:	movt	r1, #3
   11754:	bl	11554 <setlocale@plt>
   11758:	movw	r1, #64231	; 0xfae7
   1175c:	movt	r1, #2
   11760:	str	r0, [fp, #-56]	; 0xffffffc8
   11764:	mov	r0, r1
   11768:	movw	r1, #63924	; 0xf9b4
   1176c:	movt	r1, #2
   11770:	bl	115b4 <bindtextdomain@plt>
   11774:	movw	r1, #64231	; 0xfae7
   11778:	movt	r1, #2
   1177c:	str	r0, [fp, #-60]	; 0xffffffc4
   11780:	mov	r0, r1
   11784:	bl	113b0 <textdomain@plt>
   11788:	movw	r1, #48056	; 0xbbb8
   1178c:	movt	r1, #1
   11790:	str	r0, [fp, #-64]	; 0xffffffc0
   11794:	mov	r0, r1
   11798:	bl	2f980 <__assert_fail@plt+0x1e378>
   1179c:	movw	r1, #0
   117a0:	str	r1, [fp, #-16]
   117a4:	ldr	r1, [fp, #-8]
   117a8:	cmp	r1, #1
   117ac:	str	r0, [fp, #-68]	; 0xffffffbc
   117b0:	ble	117cc <__assert_fail@plt+0x1c4>
   117b4:	ldr	r0, [fp, #-8]
   117b8:	sub	r0, r0, #1
   117bc:	movw	r1, #4
   117c0:	bl	23fcc <__assert_fail@plt+0x129c4>
   117c4:	str	r0, [fp, #-72]	; 0xffffffb8
   117c8:	b	117d8 <__assert_fail@plt+0x1d0>
   117cc:	movw	r0, #0
   117d0:	str	r0, [fp, #-72]	; 0xffffffb8
   117d4:	b	117d8 <__assert_fail@plt+0x1d0>
   117d8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   117dc:	str	r0, [fp, #-24]	; 0xffffffe8
   117e0:	mvn	r0, #0
   117e4:	str	r0, [fp, #-40]	; 0xffffffd8
   117e8:	ldr	r0, [fp, #-8]
   117ec:	ldr	r1, [fp, #-12]
   117f0:	movw	r2, #3760	; 0xeb0
   117f4:	movt	r2, #3
   117f8:	movw	r3, #3816	; 0xee8
   117fc:	movt	r3, #3
   11800:	sub	ip, fp, #40	; 0x28
   11804:	str	ip, [sp]
   11808:	bl	1147c <getopt_long@plt>
   1180c:	str	r0, [fp, #-44]	; 0xffffffd4
   11810:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11814:	cmn	r0, #1
   11818:	bne	11820 <__assert_fail@plt+0x218>
   1181c:	b	1232c <__assert_fail@plt+0xd24>
   11820:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11824:	sub	r0, r0, #48	; 0x30
   11828:	cmp	r0, #9
   1182c:	bhi	11888 <__assert_fail@plt+0x280>
   11830:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11834:	add	r0, r0, #1
   11838:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1183c:	cmp	r0, r1
   11840:	bcc	11854 <__assert_fail@plt+0x24c>
   11844:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11848:	sub	r1, fp, #36	; 0x24
   1184c:	bl	24024 <__assert_fail@plt+0x12a1c>
   11850:	str	r0, [fp, #-28]	; 0xffffffe4
   11854:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11858:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1185c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11860:	add	r3, r2, #1
   11864:	str	r3, [fp, #-32]	; 0xffffffe0
   11868:	add	r1, r1, r2
   1186c:	strb	r0, [r1]
   11870:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11874:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11878:	add	r0, r0, r1
   1187c:	movw	r1, #0
   11880:	strb	r1, [r0]
   11884:	b	117e0 <__assert_fail@plt+0x1d8>
   11888:	mov	r0, #0
   1188c:	str	r0, [fp, #-32]	; 0xffffffe0
   11890:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11894:	add	r0, r0, #3
   11898:	cmp	r0, #260	; 0x104
   1189c:	str	r0, [fp, #-76]	; 0xffffffb4
   118a0:	bhi	12320 <__assert_fail@plt+0xd18>
   118a4:	add	r0, pc, #8
   118a8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   118ac:	ldr	r0, [r0, r1, lsl #2]
   118b0:	mov	pc, r0
   118b4:	andeq	r2, r1, ip, asr #5
   118b8:	andeq	r2, r1, r4, asr #5
   118bc:	andeq	r2, r1, r0, lsr #6
   118c0:	andeq	r2, r1, r0, lsr #6
   118c4:	andeq	r1, r1, r8, asr #25
   118c8:	andeq	r2, r1, r0, lsr #6
   118cc:	andeq	r2, r1, r0, lsr #6
   118d0:	andeq	r2, r1, r0, lsr #6
   118d4:	andeq	r2, r1, r0, lsr #6
   118d8:	andeq	r2, r1, r0, lsr #6
   118dc:	andeq	r2, r1, r0, lsr #6
   118e0:	andeq	r2, r1, r0, lsr #6
   118e4:	andeq	r2, r1, r0, lsr #6
   118e8:	andeq	r2, r1, r0, lsr #6
   118ec:	andeq	r2, r1, r0, lsr #6
   118f0:	andeq	r2, r1, r0, lsr #6
   118f4:	andeq	r2, r1, r0, lsr #6
   118f8:	andeq	r2, r1, r0, lsr #6
   118fc:	andeq	r2, r1, r0, lsr #6
   11900:	andeq	r2, r1, r0, lsr #6
   11904:	andeq	r2, r1, r0, lsr #6
   11908:	andeq	r2, r1, r0, lsr #6
   1190c:	andeq	r2, r1, r0, lsr #6
   11910:	andeq	r2, r1, r0, lsr #6
   11914:	andeq	r2, r1, r0, lsr #6
   11918:	andeq	r2, r1, r0, lsr #6
   1191c:	andeq	r2, r1, r0, lsr #6
   11920:	andeq	r2, r1, r0, lsr #6
   11924:	andeq	r2, r1, r0, lsr #6
   11928:	andeq	r2, r1, r0, lsr #6
   1192c:	andeq	r2, r1, r0, lsr #6
   11930:	andeq	r2, r1, r0, lsr #6
   11934:	andeq	r2, r1, r0, lsr #6
   11938:	andeq	r2, r1, r0, lsr #6
   1193c:	andeq	r2, r1, r0, lsr #6
   11940:	andeq	r2, r1, r0, lsr #6
   11944:	andeq	r2, r1, r0, lsr #6
   11948:	andeq	r2, r1, r0, lsr #6
   1194c:	andeq	r2, r1, r0, lsr #6
   11950:	andeq	r2, r1, r0, lsr #6
   11954:	andeq	r2, r1, r0, lsr #6
   11958:	andeq	r2, r1, r0, lsr #6
   1195c:	andeq	r2, r1, r0, lsr #6
   11960:	andeq	r2, r1, r0, lsr #6
   11964:	andeq	r2, r1, r0, lsr #6
   11968:	andeq	r2, r1, r0, lsr #6
   1196c:	andeq	r2, r1, r0, lsr #6
   11970:	andeq	r2, r1, r0, lsr #6
   11974:	andeq	r2, r1, r0, lsr #6
   11978:	andeq	r2, r1, r0, lsr #6
   1197c:	andeq	r2, r1, r0, lsr #6
   11980:	andeq	r2, r1, r0, lsr #6
   11984:	andeq	r2, r1, r0, lsr #6
   11988:	andeq	r2, r1, r0, lsr #6
   1198c:	andeq	r2, r1, r0, lsr #6
   11990:	andeq	r2, r1, r0, lsr #6
   11994:	andeq	r2, r1, r0, lsr #6
   11998:	andeq	r2, r1, r0, lsr #6
   1199c:	andeq	r2, r1, r0, lsr #6
   119a0:	andeq	r2, r1, r0, lsr #6
   119a4:	andeq	r2, r1, r0, lsr #6
   119a8:	andeq	r2, r1, r0, lsr #6
   119ac:	andeq	r2, r1, r0, lsr #6
   119b0:	andeq	r2, r1, r0, lsr #6
   119b4:	andeq	r2, r1, r0, lsr #6
   119b8:	andeq	r2, r1, r0, lsr #6
   119bc:	andeq	r2, r1, r0, lsr #6
   119c0:	andeq	r2, r1, r0, lsr #6
   119c4:	andeq	r2, r1, r0, lsr #6
   119c8:	andeq	r2, r1, r0, lsr #6
   119cc:	andeq	r2, r1, r0, lsr #6
   119d0:	andeq	r1, r1, r0, lsl #29
   119d4:	andeq	r2, r1, r0, lsr #6
   119d8:	strdeq	r1, [r1], -r0
   119dc:	andeq	r2, r1, r0, lsr #6
   119e0:	andeq	r2, r1, r0, lsr #6
   119e4:	andeq	r2, r1, r0, lsr #6
   119e8:	andeq	r1, r1, r4, ror pc
   119ec:	andeq	r2, r1, r0, lsr #6
   119f0:	andeq	r2, r1, r0, lsr #6
   119f4:	andeq	r2, r1, r0, lsr #6
   119f8:	andeq	r2, r1, r4, asr #32
   119fc:	andeq	r2, r1, r0, lsr #6
   11a00:	andeq	r2, r1, r0, lsr #6
   11a04:	andeq	r2, r1, r0, lsr #6
   11a08:	andeq	r2, r1, r0, lsr #6
   11a0c:	andeq	r2, r1, ip, lsr r1
   11a10:	andeq	r2, r1, r4, asr #3
   11a14:	andeq	r2, r1, r0, lsr #6
   11a18:	andeq	r2, r1, r0, lsr #6
   11a1c:	andeq	r2, r1, r8, ror #4
   11a20:	andeq	r2, r1, r0, lsr #6
   11a24:	andeq	r2, r1, r0, lsr #6
   11a28:	andeq	r2, r1, r0, lsr #6
   11a2c:	andeq	r2, r1, r0, lsr #6
   11a30:	andeq	r2, r1, r0, lsr #6
   11a34:	andeq	r2, r1, r0, lsr #6
   11a38:	andeq	r2, r1, r0, lsr #6
   11a3c:	andeq	r2, r1, r0, lsr #6
   11a40:	andeq	r2, r1, r0, lsr #6
   11a44:	andeq	r1, r1, r0, lsr #28
   11a48:	andeq	r1, r1, r4, asr #28
   11a4c:	andeq	r1, r1, r8, asr lr
   11a50:	andeq	r1, r1, ip, ror #28
   11a54:	muleq	r1, ip, lr
   11a58:	strdeq	r1, [r1], -r0
   11a5c:	andeq	r2, r1, r0, lsr #6
   11a60:	andeq	r1, r1, r4, lsl #30
   11a64:	andeq	r1, r1, r0, lsr #30
   11a68:	andeq	r2, r1, r0, lsr #6
   11a6c:	andeq	r2, r1, r0, lsr #6
   11a70:	andeq	r1, r1, r8, lsl #31
   11a74:	andeq	r1, r1, ip, asr #31
   11a78:	strdeq	r1, [r1], -r0
   11a7c:	muleq	r1, r8, r0
   11a80:	andeq	r2, r1, r0, lsr #6
   11a84:	andeq	r2, r1, r0, lsr #6
   11a88:	ldrdeq	r2, [r1], -ip
   11a8c:	strdeq	r2, [r1], -r0
   11a90:	andeq	r2, r1, r0, lsr #3
   11a94:	andeq	r2, r1, r0, lsr #6
   11a98:	andeq	r2, r1, r4, ror #3
   11a9c:	strdeq	r2, [r1], -r8
   11aa0:	andeq	r2, r1, r0, lsr #6
   11aa4:	andeq	r2, r1, r0, lsr #6
   11aa8:	andeq	r2, r1, r0, lsr #6
   11aac:	andeq	r2, r1, r0, lsr #6
   11ab0:	andeq	r2, r1, r0, lsr #6
   11ab4:	andeq	r2, r1, r0, lsr #6
   11ab8:	andeq	r2, r1, r0, lsr #6
   11abc:	andeq	r2, r1, r0, lsr #6
   11ac0:	andeq	r2, r1, r0, lsr #6
   11ac4:	andeq	r2, r1, r0, lsr #6
   11ac8:	andeq	r2, r1, r0, lsr #6
   11acc:	andeq	r2, r1, r0, lsr #6
   11ad0:	andeq	r2, r1, r0, lsr #6
   11ad4:	andeq	r2, r1, r0, lsr #6
   11ad8:	andeq	r2, r1, r0, lsr #6
   11adc:	andeq	r2, r1, r0, lsr #6
   11ae0:	andeq	r2, r1, r0, lsr #6
   11ae4:	andeq	r2, r1, r0, lsr #6
   11ae8:	andeq	r2, r1, r0, lsr #6
   11aec:	andeq	r2, r1, r0, lsr #6
   11af0:	andeq	r2, r1, r0, lsr #6
   11af4:	andeq	r2, r1, r0, lsr #6
   11af8:	andeq	r2, r1, r0, lsr #6
   11afc:	andeq	r2, r1, r0, lsr #6
   11b00:	andeq	r2, r1, r0, lsr #6
   11b04:	andeq	r2, r1, r0, lsr #6
   11b08:	andeq	r2, r1, r0, lsr #6
   11b0c:	andeq	r2, r1, r0, lsr #6
   11b10:	andeq	r2, r1, r0, lsr #6
   11b14:	andeq	r2, r1, r0, lsr #6
   11b18:	andeq	r2, r1, r0, lsr #6
   11b1c:	andeq	r2, r1, r0, lsr #6
   11b20:	andeq	r2, r1, r0, lsr #6
   11b24:	andeq	r2, r1, r0, lsr #6
   11b28:	andeq	r2, r1, r0, lsr #6
   11b2c:	andeq	r2, r1, r0, lsr #6
   11b30:	andeq	r2, r1, r0, lsr #6
   11b34:	andeq	r2, r1, r0, lsr #6
   11b38:	andeq	r2, r1, r0, lsr #6
   11b3c:	andeq	r2, r1, r0, lsr #6
   11b40:	andeq	r2, r1, r0, lsr #6
   11b44:	andeq	r2, r1, r0, lsr #6
   11b48:	andeq	r2, r1, r0, lsr #6
   11b4c:	andeq	r2, r1, r0, lsr #6
   11b50:	andeq	r2, r1, r0, lsr #6
   11b54:	andeq	r2, r1, r0, lsr #6
   11b58:	andeq	r2, r1, r0, lsr #6
   11b5c:	andeq	r2, r1, r0, lsr #6
   11b60:	andeq	r2, r1, r0, lsr #6
   11b64:	andeq	r2, r1, r0, lsr #6
   11b68:	andeq	r2, r1, r0, lsr #6
   11b6c:	andeq	r2, r1, r0, lsr #6
   11b70:	andeq	r2, r1, r0, lsr #6
   11b74:	andeq	r2, r1, r0, lsr #6
   11b78:	andeq	r2, r1, r0, lsr #6
   11b7c:	andeq	r2, r1, r0, lsr #6
   11b80:	andeq	r2, r1, r0, lsr #6
   11b84:	andeq	r2, r1, r0, lsr #6
   11b88:	andeq	r2, r1, r0, lsr #6
   11b8c:	andeq	r2, r1, r0, lsr #6
   11b90:	andeq	r2, r1, r0, lsr #6
   11b94:	andeq	r2, r1, r0, lsr #6
   11b98:	andeq	r2, r1, r0, lsr #6
   11b9c:	andeq	r2, r1, r0, lsr #6
   11ba0:	andeq	r2, r1, r0, lsr #6
   11ba4:	andeq	r2, r1, r0, lsr #6
   11ba8:	andeq	r2, r1, r0, lsr #6
   11bac:	andeq	r2, r1, r0, lsr #6
   11bb0:	andeq	r2, r1, r0, lsr #6
   11bb4:	andeq	r2, r1, r0, lsr #6
   11bb8:	andeq	r2, r1, r0, lsr #6
   11bbc:	andeq	r2, r1, r0, lsr #6
   11bc0:	andeq	r2, r1, r0, lsr #6
   11bc4:	andeq	r2, r1, r0, lsr #6
   11bc8:	andeq	r2, r1, r0, lsr #6
   11bcc:	andeq	r2, r1, r0, lsr #6
   11bd0:	andeq	r2, r1, r0, lsr #6
   11bd4:	andeq	r2, r1, r0, lsr #6
   11bd8:	andeq	r2, r1, r0, lsr #6
   11bdc:	andeq	r2, r1, r0, lsr #6
   11be0:	andeq	r2, r1, r0, lsr #6
   11be4:	andeq	r2, r1, r0, lsr #6
   11be8:	andeq	r2, r1, r0, lsr #6
   11bec:	andeq	r2, r1, r0, lsr #6
   11bf0:	andeq	r2, r1, r0, lsr #6
   11bf4:	andeq	r2, r1, r0, lsr #6
   11bf8:	andeq	r2, r1, r0, lsr #6
   11bfc:	andeq	r2, r1, r0, lsr #6
   11c00:	andeq	r2, r1, r0, lsr #6
   11c04:	andeq	r2, r1, r0, lsr #6
   11c08:	andeq	r2, r1, r0, lsr #6
   11c0c:	andeq	r2, r1, r0, lsr #6
   11c10:	andeq	r2, r1, r0, lsr #6
   11c14:	andeq	r2, r1, r0, lsr #6
   11c18:	andeq	r2, r1, r0, lsr #6
   11c1c:	andeq	r2, r1, r0, lsr #6
   11c20:	andeq	r2, r1, r0, lsr #6
   11c24:	andeq	r2, r1, r0, lsr #6
   11c28:	andeq	r2, r1, r0, lsr #6
   11c2c:	andeq	r2, r1, r0, lsr #6
   11c30:	andeq	r2, r1, r0, lsr #6
   11c34:	andeq	r2, r1, r0, lsr #6
   11c38:	andeq	r2, r1, r0, lsr #6
   11c3c:	andeq	r2, r1, r0, lsr #6
   11c40:	andeq	r2, r1, r0, lsr #6
   11c44:	andeq	r2, r1, r0, lsr #6
   11c48:	andeq	r2, r1, r0, lsr #6
   11c4c:	andeq	r2, r1, r0, lsr #6
   11c50:	andeq	r2, r1, r0, lsr #6
   11c54:	andeq	r2, r1, r0, lsr #6
   11c58:	andeq	r2, r1, r0, lsr #6
   11c5c:	andeq	r2, r1, r0, lsr #6
   11c60:	andeq	r2, r1, r0, lsr #6
   11c64:	andeq	r2, r1, r0, lsr #6
   11c68:	andeq	r2, r1, r0, lsr #6
   11c6c:	andeq	r2, r1, r0, lsr #6
   11c70:	andeq	r2, r1, r0, lsr #6
   11c74:	andeq	r2, r1, r0, lsr #6
   11c78:	andeq	r2, r1, r0, lsr #6
   11c7c:	andeq	r2, r1, r0, lsr #6
   11c80:	andeq	r2, r1, r0, lsr #6
   11c84:	andeq	r2, r1, r0, lsr #6
   11c88:	andeq	r2, r1, r0, lsr #6
   11c8c:	andeq	r2, r1, r0, lsr #6
   11c90:	andeq	r2, r1, r0, lsr #6
   11c94:	andeq	r2, r1, r0, lsr #6
   11c98:	andeq	r2, r1, r0, lsr #6
   11c9c:	andeq	r2, r1, r0, lsr #6
   11ca0:	andeq	r2, r1, r0, lsr #6
   11ca4:	andeq	r2, r1, r0, lsr #6
   11ca8:	andeq	r2, r1, r0, lsr #6
   11cac:	andeq	r2, r1, r0, lsr #6
   11cb0:	andeq	r2, r1, r0, lsr #6
   11cb4:	andeq	r2, r1, r0, lsr #6
   11cb8:	andeq	r2, r1, r0, lsr #6
   11cbc:	andeq	r2, r1, r0, lsr #6
   11cc0:	strdeq	r1, [r1], -r8
   11cc4:	andeq	r1, r1, r0, asr sp
   11cc8:	movw	r0, #8696	; 0x21f8
   11ccc:	movt	r0, #4
   11cd0:	ldr	r1, [r0]
   11cd4:	ldr	r0, [r0, #4]
   11cd8:	orr	r0, r1, r0
   11cdc:	cmp	r0, #0
   11ce0:	bne	11d28 <__assert_fail@plt+0x720>
   11ce4:	b	11ce8 <__assert_fail@plt+0x6e0>
   11ce8:	movw	r0, #8688	; 0x21f0
   11cec:	movt	r0, #4
   11cf0:	ldr	r0, [r0]
   11cf4:	ldrb	r0, [r0]
   11cf8:	cmp	r0, #43	; 0x2b
   11cfc:	bne	11d28 <__assert_fail@plt+0x720>
   11d00:	movw	r0, #8688	; 0x21f0
   11d04:	movt	r0, #4
   11d08:	ldr	r0, [r0]
   11d0c:	add	r2, r0, #1
   11d10:	mvn	r0, #1
   11d14:	movw	r1, #43	; 0x2b
   11d18:	and	r1, r1, #255	; 0xff
   11d1c:	bl	12750 <__assert_fail@plt+0x1148>
   11d20:	tst	r0, #1
   11d24:	bne	11d4c <__assert_fail@plt+0x744>
   11d28:	movw	r0, #8688	; 0x21f0
   11d2c:	movt	r0, #4
   11d30:	ldr	r0, [r0]
   11d34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11d38:	ldr	r2, [fp, #-16]
   11d3c:	add	r3, r2, #1
   11d40:	str	r3, [fp, #-16]
   11d44:	add	r1, r1, r2, lsl #2
   11d48:	str	r0, [r1]
   11d4c:	b	12328 <__assert_fail@plt+0xd20>
   11d50:	movw	r0, #8688	; 0x21f0
   11d54:	movt	r0, #4
   11d58:	ldr	r0, [r0]
   11d5c:	movw	r1, #0
   11d60:	cmp	r0, r1
   11d64:	bne	11d8c <__assert_fail@plt+0x784>
   11d68:	movw	r0, #63948	; 0xf9cc
   11d6c:	movt	r0, #2
   11d70:	bl	114a0 <gettext@plt>
   11d74:	movw	lr, #1
   11d78:	str	r0, [fp, #-80]	; 0xffffffb0
   11d7c:	mov	r0, lr
   11d80:	movw	r1, #0
   11d84:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11d88:	bl	11428 <error@plt>
   11d8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11d90:	movw	r1, #8688	; 0x21f0
   11d94:	movt	r1, #4
   11d98:	ldr	r2, [r1]
   11d9c:	movw	r1, #0
   11da0:	and	r1, r1, #255	; 0xff
   11da4:	bl	12750 <__assert_fail@plt+0x1148>
   11da8:	tst	r0, #1
   11dac:	bne	11df0 <__assert_fail@plt+0x7e8>
   11db0:	movw	r0, #63998	; 0xf9fe
   11db4:	movt	r0, #2
   11db8:	bl	114a0 <gettext@plt>
   11dbc:	movw	lr, #8688	; 0x21f0
   11dc0:	movt	lr, #4
   11dc4:	ldr	lr, [lr]
   11dc8:	str	r0, [sp, #84]	; 0x54
   11dcc:	mov	r0, lr
   11dd0:	bl	22968 <__assert_fail@plt+0x11360>
   11dd4:	movw	lr, #1
   11dd8:	str	r0, [sp, #80]	; 0x50
   11ddc:	mov	r0, lr
   11de0:	movw	r1, #0
   11de4:	ldr	r2, [sp, #84]	; 0x54
   11de8:	ldr	r3, [sp, #80]	; 0x50
   11dec:	bl	11428 <error@plt>
   11df0:	b	11df4 <__assert_fail@plt+0x7ec>
   11df4:	b	12328 <__assert_fail@plt+0xd20>
   11df8:	movw	r0, #8688	; 0x21f0
   11dfc:	movt	r0, #4
   11e00:	ldr	r0, [r0]
   11e04:	bl	1294c <__assert_fail@plt+0x1344>
   11e08:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11e0c:	bl	1c060 <__assert_fail@plt+0xaa58>
   11e10:	movw	r0, #0
   11e14:	str	r0, [fp, #-28]	; 0xffffffe4
   11e18:	str	r0, [fp, #-36]	; 0xffffffdc
   11e1c:	b	12328 <__assert_fail@plt+0xd20>
   11e20:	movw	r0, #8704	; 0x2200
   11e24:	movt	r0, #4
   11e28:	movw	r1, #1
   11e2c:	strb	r1, [r0]
   11e30:	movw	r0, #8512	; 0x2140
   11e34:	movt	r0, #4
   11e38:	movw	r1, #0
   11e3c:	strb	r1, [r0]
   11e40:	b	12328 <__assert_fail@plt+0xd20>
   11e44:	movw	r0, #8705	; 0x2201
   11e48:	movt	r0, #4
   11e4c:	movw	r1, #1
   11e50:	strb	r1, [r0]
   11e54:	b	12328 <__assert_fail@plt+0xd20>
   11e58:	movw	r0, #8706	; 0x2202
   11e5c:	movt	r0, #4
   11e60:	movw	r1, #1
   11e64:	strb	r1, [r0]
   11e68:	b	12328 <__assert_fail@plt+0xd20>
   11e6c:	movw	r0, #8707	; 0x2203
   11e70:	movt	r0, #4
   11e74:	movw	r1, #1
   11e78:	strb	r1, [r0]
   11e7c:	b	12328 <__assert_fail@plt+0xd20>
   11e80:	movw	r0, #8688	; 0x21f0
   11e84:	movt	r0, #4
   11e88:	ldr	r0, [r0]
   11e8c:	movw	r1, #8708	; 0x2204
   11e90:	movt	r1, #4
   11e94:	str	r0, [r1]
   11e98:	b	12328 <__assert_fail@plt+0xd20>
   11e9c:	movw	r0, #8688	; 0x21f0
   11ea0:	movt	r0, #4
   11ea4:	ldr	r0, [r0]
   11ea8:	movw	r1, #0
   11eac:	cmp	r0, r1
   11eb0:	beq	11edc <__assert_fail@plt+0x8d4>
   11eb4:	movw	r0, #8688	; 0x21f0
   11eb8:	movt	r0, #4
   11ebc:	ldr	r0, [r0]
   11ec0:	movw	r1, #101	; 0x65
   11ec4:	and	r1, r1, #255	; 0xff
   11ec8:	movw	r2, #8513	; 0x2141
   11ecc:	movt	r2, #4
   11ed0:	movw	r3, #8516	; 0x2144
   11ed4:	movt	r3, #4
   11ed8:	bl	129ac <__assert_fail@plt+0x13a4>
   11edc:	movw	r0, #8712	; 0x2208
   11ee0:	movt	r0, #4
   11ee4:	movw	r1, #1
   11ee8:	strb	r1, [r0]
   11eec:	b	12328 <__assert_fail@plt+0xd20>
   11ef0:	movw	r0, #8713	; 0x2209
   11ef4:	movt	r0, #4
   11ef8:	movw	r1, #1
   11efc:	strb	r1, [r0]
   11f00:	b	12328 <__assert_fail@plt+0xd20>
   11f04:	movw	r0, #8688	; 0x21f0
   11f08:	movt	r0, #4
   11f0c:	ldr	r0, [r0]
   11f10:	movw	r1, #8716	; 0x220c
   11f14:	movt	r1, #4
   11f18:	str	r0, [r1]
   11f1c:	b	12328 <__assert_fail@plt+0xd20>
   11f20:	movw	r0, #8688	; 0x21f0
   11f24:	movt	r0, #4
   11f28:	ldr	r0, [r0]
   11f2c:	movw	r1, #0
   11f30:	cmp	r0, r1
   11f34:	beq	11f60 <__assert_fail@plt+0x958>
   11f38:	movw	r0, #8688	; 0x21f0
   11f3c:	movt	r0, #4
   11f40:	ldr	r0, [r0]
   11f44:	movw	r1, #105	; 0x69
   11f48:	and	r1, r1, #255	; 0xff
   11f4c:	movw	r2, #8520	; 0x2148
   11f50:	movt	r2, #4
   11f54:	movw	r3, #8524	; 0x214c
   11f58:	movt	r3, #4
   11f5c:	bl	129ac <__assert_fail@plt+0x13a4>
   11f60:	movw	r0, #8720	; 0x2210
   11f64:	movt	r0, #4
   11f68:	movw	r1, #1
   11f6c:	strb	r1, [r0]
   11f70:	b	12328 <__assert_fail@plt+0xd20>
   11f74:	movw	r0, #8721	; 0x2211
   11f78:	movt	r0, #4
   11f7c:	movw	r1, #1
   11f80:	strb	r1, [r0]
   11f84:	b	12328 <__assert_fail@plt+0xd20>
   11f88:	movw	r0, #8688	; 0x21f0
   11f8c:	movt	r0, #4
   11f90:	ldr	r0, [r0]
   11f94:	movw	r1, #64020	; 0xfa14
   11f98:	movt	r1, #2
   11f9c:	str	r0, [sp, #76]	; 0x4c
   11fa0:	mov	r0, r1
   11fa4:	bl	114a0 <gettext@plt>
   11fa8:	ldr	r1, [sp, #76]	; 0x4c
   11fac:	str	r0, [sp, #72]	; 0x48
   11fb0:	mov	r0, r1
   11fb4:	movw	r1, #1
   11fb8:	movw	r2, #8528	; 0x2150
   11fbc:	movt	r2, #4
   11fc0:	ldr	r3, [sp, #72]	; 0x48
   11fc4:	bl	12ae4 <__assert_fail@plt+0x14dc>
   11fc8:	b	12328 <__assert_fail@plt+0xd20>
   11fcc:	movw	r0, #8722	; 0x2212
   11fd0:	movt	r0, #4
   11fd4:	movw	r1, #1
   11fd8:	strb	r1, [r0]
   11fdc:	movw	r0, #8512	; 0x2140
   11fe0:	movt	r0, #4
   11fe4:	movw	r1, #0
   11fe8:	strb	r1, [r0]
   11fec:	b	12328 <__assert_fail@plt+0xd20>
   11ff0:	movw	r0, #8723	; 0x2213
   11ff4:	movt	r0, #4
   11ff8:	movw	r1, #1
   11ffc:	strb	r1, [r0]
   12000:	movw	r0, #8688	; 0x21f0
   12004:	movt	r0, #4
   12008:	ldr	r0, [r0]
   1200c:	movw	r1, #0
   12010:	cmp	r0, r1
   12014:	beq	12040 <__assert_fail@plt+0xa38>
   12018:	movw	r0, #8688	; 0x21f0
   1201c:	movt	r0, #4
   12020:	ldr	r0, [r0]
   12024:	movw	r1, #110	; 0x6e
   12028:	and	r1, r1, #255	; 0xff
   1202c:	movw	r2, #8532	; 0x2154
   12030:	movt	r2, #4
   12034:	movw	r3, #8536	; 0x2158
   12038:	movt	r3, #4
   1203c:	bl	129ac <__assert_fail@plt+0x13a4>
   12040:	b	12328 <__assert_fail@plt+0xd20>
   12044:	movw	r0, #8540	; 0x215c
   12048:	movt	r0, #4
   1204c:	movw	r1, #0
   12050:	strb	r1, [r0]
   12054:	movw	r0, #8688	; 0x21f0
   12058:	movt	r0, #4
   1205c:	ldr	r0, [r0]
   12060:	movw	r1, #64061	; 0xfa3d
   12064:	movt	r1, #2
   12068:	str	r0, [sp, #68]	; 0x44
   1206c:	mov	r0, r1
   12070:	bl	114a0 <gettext@plt>
   12074:	ldr	r1, [pc, #1744]	; 1274c <__assert_fail@plt+0x1144>
   12078:	ldr	lr, [sp, #68]	; 0x44
   1207c:	str	r0, [sp, #64]	; 0x40
   12080:	mov	r0, lr
   12084:	movw	r2, #8544	; 0x2160
   12088:	movt	r2, #4
   1208c:	ldr	r3, [sp, #64]	; 0x40
   12090:	bl	12ae4 <__assert_fail@plt+0x14dc>
   12094:	b	12328 <__assert_fail@plt+0xd20>
   12098:	movw	r0, #8688	; 0x21f0
   1209c:	movt	r0, #4
   120a0:	ldr	r0, [r0]
   120a4:	movw	r1, #64102	; 0xfa66
   120a8:	movt	r1, #2
   120ac:	str	r0, [sp, #60]	; 0x3c
   120b0:	mov	r0, r1
   120b4:	bl	114a0 <gettext@plt>
   120b8:	ldr	r1, [sp, #60]	; 0x3c
   120bc:	str	r0, [sp, #56]	; 0x38
   120c0:	mov	r0, r1
   120c4:	movw	r1, #0
   120c8:	movw	r2, #8724	; 0x2214
   120cc:	movt	r2, #4
   120d0:	ldr	r3, [sp, #56]	; 0x38
   120d4:	bl	12ae4 <__assert_fail@plt+0x14dc>
   120d8:	b	12328 <__assert_fail@plt+0xd20>
   120dc:	movw	r0, #8728	; 0x2218
   120e0:	movt	r0, #4
   120e4:	movw	r1, #1
   120e8:	strb	r1, [r0]
   120ec:	b	12328 <__assert_fail@plt+0xd20>
   120f0:	movw	r0, #1
   120f4:	strb	r0, [fp, #-17]	; 0xffffffef
   120f8:	strb	r0, [fp, #-19]	; 0xffffffed
   120fc:	movw	r0, #8729	; 0x2219
   12100:	movt	r0, #4
   12104:	ldrb	r0, [r0]
   12108:	tst	r0, #1
   1210c:	bne	12138 <__assert_fail@plt+0xb30>
   12110:	movw	r0, #8688	; 0x21f0
   12114:	movt	r0, #4
   12118:	ldr	r0, [r0]
   1211c:	movw	r1, #0
   12120:	cmp	r0, r1
   12124:	beq	12138 <__assert_fail@plt+0xb30>
   12128:	movw	r0, #8688	; 0x21f0
   1212c:	movt	r0, #4
   12130:	ldr	r0, [r0]
   12134:	bl	12b5c <__assert_fail@plt+0x1554>
   12138:	b	12328 <__assert_fail@plt+0xd20>
   1213c:	movw	r0, #0
   12140:	strb	r0, [fp, #-19]	; 0xffffffed
   12144:	movw	r0, #8548	; 0x2164
   12148:	movt	r0, #4
   1214c:	movw	r1, #3196	; 0xc7c
   12150:	movt	r1, #3
   12154:	str	r1, [r0]
   12158:	movw	r0, #8732	; 0x221c
   1215c:	movt	r0, #4
   12160:	movw	r1, #0
   12164:	str	r1, [r0]
   12168:	movw	r0, #8729	; 0x2219
   1216c:	movt	r0, #4
   12170:	movw	r2, #1
   12174:	strb	r2, [r0]
   12178:	movw	r0, #8688	; 0x21f0
   1217c:	movt	r0, #4
   12180:	ldr	r0, [r0]
   12184:	cmp	r0, r1
   12188:	beq	1219c <__assert_fail@plt+0xb94>
   1218c:	movw	r0, #8688	; 0x21f0
   12190:	movt	r0, #4
   12194:	ldr	r0, [r0]
   12198:	bl	12b5c <__assert_fail@plt+0x1554>
   1219c:	b	12328 <__assert_fail@plt+0xd20>
   121a0:	movw	r0, #8552	; 0x2168
   121a4:	movt	r0, #4
   121a8:	movw	r1, #0
   121ac:	strb	r1, [r0]
   121b0:	movw	r0, #8736	; 0x2220
   121b4:	movt	r0, #4
   121b8:	movw	r1, #1
   121bc:	strb	r1, [r0]
   121c0:	b	12328 <__assert_fail@plt+0xd20>
   121c4:	movw	r0, #8552	; 0x2168
   121c8:	movt	r0, #4
   121cc:	movw	r1, #0
   121d0:	strb	r1, [r0]
   121d4:	movw	r0, #8736	; 0x2220
   121d8:	movt	r0, #4
   121dc:	strb	r1, [r0]
   121e0:	b	12328 <__assert_fail@plt+0xd20>
   121e4:	movw	r0, #8737	; 0x2221
   121e8:	movt	r0, #4
   121ec:	movw	r1, #1
   121f0:	strb	r1, [r0]
   121f4:	b	12328 <__assert_fail@plt+0xd20>
   121f8:	movw	r0, #1
   121fc:	strb	r0, [fp, #-17]	; 0xffffffef
   12200:	strb	r0, [fp, #-18]	; 0xffffffee
   12204:	movw	r0, #8688	; 0x21f0
   12208:	movt	r0, #4
   1220c:	ldr	r0, [r0]
   12210:	movw	r1, #64134	; 0xfa86
   12214:	movt	r1, #2
   12218:	str	r0, [sp, #52]	; 0x34
   1221c:	mov	r0, r1
   12220:	bl	114a0 <gettext@plt>
   12224:	ldr	r1, [sp, #52]	; 0x34
   12228:	str	r0, [sp, #48]	; 0x30
   1222c:	mov	r0, r1
   12230:	movw	r1, #1
   12234:	sub	r2, fp, #48	; 0x30
   12238:	ldr	r3, [sp, #48]	; 0x30
   1223c:	bl	12ae4 <__assert_fail@plt+0x14dc>
   12240:	movw	r0, #8738	; 0x2222
   12244:	movt	r0, #4
   12248:	ldrb	r0, [r0]
   1224c:	tst	r0, #1
   12250:	bne	12264 <__assert_fail@plt+0xc5c>
   12254:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12258:	movw	r1, #8556	; 0x216c
   1225c:	movt	r1, #4
   12260:	str	r0, [r1]
   12264:	b	12328 <__assert_fail@plt+0xd20>
   12268:	movw	r0, #0
   1226c:	strb	r0, [fp, #-18]	; 0xffffffee
   12270:	movw	r0, #8738	; 0x2222
   12274:	movt	r0, #4
   12278:	movw	r1, #1
   1227c:	strb	r1, [r0]
   12280:	movw	r0, #8688	; 0x21f0
   12284:	movt	r0, #4
   12288:	ldr	r0, [r0]
   1228c:	movw	r1, #64179	; 0xfab3
   12290:	movt	r1, #2
   12294:	str	r0, [sp, #44]	; 0x2c
   12298:	mov	r0, r1
   1229c:	bl	114a0 <gettext@plt>
   122a0:	ldr	r1, [sp, #44]	; 0x2c
   122a4:	str	r0, [sp, #40]	; 0x28
   122a8:	mov	r0, r1
   122ac:	movw	r1, #1
   122b0:	movw	r2, #8556	; 0x216c
   122b4:	movt	r2, #4
   122b8:	ldr	r3, [sp, #40]	; 0x28
   122bc:	bl	12ae4 <__assert_fail@plt+0x14dc>
   122c0:	b	12328 <__assert_fail@plt+0xd20>
   122c4:	movw	r0, #0
   122c8:	bl	12bc0 <__assert_fail@plt+0x15b8>
   122cc:	movw	r0, #8684	; 0x21ec
   122d0:	movt	r0, #4
   122d4:	ldr	r0, [r0]
   122d8:	movw	r1, #8584	; 0x2188
   122dc:	movt	r1, #4
   122e0:	ldr	r3, [r1]
   122e4:	movw	r1, #64224	; 0xfae0
   122e8:	movt	r1, #2
   122ec:	movw	r2, #64227	; 0xfae3
   122f0:	movt	r2, #2
   122f4:	movw	ip, #64241	; 0xfaf1
   122f8:	movt	ip, #2
   122fc:	str	ip, [sp]
   12300:	movw	ip, #64254	; 0xfafe
   12304:	movt	ip, #2
   12308:	str	ip, [sp, #4]
   1230c:	movw	ip, #0
   12310:	str	ip, [sp, #8]
   12314:	bl	23ce4 <__assert_fail@plt+0x126dc>
   12318:	movw	r0, #0
   1231c:	bl	11494 <exit@plt>
   12320:	movw	r0, #1
   12324:	bl	12bc0 <__assert_fail@plt+0x15b8>
   12328:	b	117e0 <__assert_fail@plt+0x1d8>
   1232c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12330:	movw	r1, #0
   12334:	cmp	r0, r1
   12338:	beq	1234c <__assert_fail@plt+0xd44>
   1233c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12340:	bl	1294c <__assert_fail@plt+0x1344>
   12344:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12348:	bl	1c060 <__assert_fail@plt+0xaa58>
   1234c:	movw	r0, #8708	; 0x2204
   12350:	movt	r0, #4
   12354:	ldr	r0, [r0]
   12358:	movw	r1, #0
   1235c:	cmp	r0, r1
   12360:	bne	123c0 <__assert_fail@plt+0xdb8>
   12364:	movw	r0, #64269	; 0xfb0d
   12368:	movt	r0, #2
   1236c:	bl	11434 <getenv@plt>
   12370:	movw	lr, #0
   12374:	cmp	r0, lr
   12378:	movw	r0, #0
   1237c:	str	r0, [sp, #36]	; 0x24
   12380:	beq	12398 <__assert_fail@plt+0xd90>
   12384:	movw	r0, #2
   12388:	bl	1c1e4 <__assert_fail@plt+0xabdc>
   1238c:	mvn	lr, #0
   12390:	eor	r0, r0, lr
   12394:	str	r0, [sp, #36]	; 0x24
   12398:	ldr	r0, [sp, #36]	; 0x24
   1239c:	tst	r0, #1
   123a0:	movw	r0, #64300	; 0xfb2c
   123a4:	movt	r0, #2
   123a8:	movw	r1, #64285	; 0xfb1d
   123ac:	movt	r1, #2
   123b0:	movne	r0, r1
   123b4:	movw	r1, #8708	; 0x2204
   123b8:	movt	r1, #4
   123bc:	str	r0, [r1]
   123c0:	movw	r0, #64315	; 0xfb3b
   123c4:	movt	r0, #2
   123c8:	bl	11434 <getenv@plt>
   123cc:	bl	22cf8 <__assert_fail@plt+0x116f0>
   123d0:	movw	lr, #8740	; 0x2224
   123d4:	movt	lr, #4
   123d8:	str	r0, [lr]
   123dc:	movw	r0, #8696	; 0x21f8
   123e0:	movt	r0, #4
   123e4:	ldr	lr, [r0]
   123e8:	ldr	r0, [r0, #4]
   123ec:	orr	r0, lr, r0
   123f0:	cmp	r0, #0
   123f4:	bne	12414 <__assert_fail@plt+0xe0c>
   123f8:	b	123fc <__assert_fail@plt+0xdf4>
   123fc:	movw	r0, #8696	; 0x21f8
   12400:	movt	r0, #4
   12404:	mov	r1, #0
   12408:	str	r1, [r0, #4]
   1240c:	mov	r1, #1
   12410:	str	r1, [r0]
   12414:	movw	r0, #8722	; 0x2212
   12418:	movt	r0, #4
   1241c:	ldrb	r0, [r0]
   12420:	tst	r0, #1
   12424:	beq	12460 <__assert_fail@plt+0xe58>
   12428:	movw	r0, #8744	; 0x2228
   1242c:	movt	r0, #4
   12430:	ldrb	r0, [r0]
   12434:	tst	r0, #1
   12438:	beq	12460 <__assert_fail@plt+0xe58>
   1243c:	movw	r0, #64318	; 0xfb3e
   12440:	movt	r0, #2
   12444:	bl	114a0 <gettext@plt>
   12448:	movw	lr, #1
   1244c:	str	r0, [sp, #32]
   12450:	mov	r0, lr
   12454:	movw	r1, #0
   12458:	ldr	r2, [sp, #32]
   1245c:	bl	11428 <error@plt>
   12460:	movw	r0, #8722	; 0x2212
   12464:	movt	r0, #4
   12468:	ldrb	r0, [r0]
   1246c:	tst	r0, #1
   12470:	beq	124ac <__assert_fail@plt+0xea4>
   12474:	movw	r0, #8704	; 0x2200
   12478:	movt	r0, #4
   1247c:	ldrb	r0, [r0]
   12480:	tst	r0, #1
   12484:	beq	124ac <__assert_fail@plt+0xea4>
   12488:	movw	r0, #64377	; 0xfb79
   1248c:	movt	r0, #2
   12490:	bl	114a0 <gettext@plt>
   12494:	movw	lr, #1
   12498:	str	r0, [sp, #28]
   1249c:	mov	r0, lr
   124a0:	movw	r1, #0
   124a4:	ldr	r2, [sp, #28]
   124a8:	bl	11428 <error@plt>
   124ac:	ldrb	r0, [fp, #-17]	; 0xffffffef
   124b0:	tst	r0, #1
   124b4:	beq	125e4 <__assert_fail@plt+0xfdc>
   124b8:	ldrb	r0, [fp, #-18]	; 0xffffffee
   124bc:	tst	r0, #1
   124c0:	beq	12530 <__assert_fail@plt+0xf28>
   124c4:	movw	r0, #8722	; 0x2212
   124c8:	movt	r0, #4
   124cc:	ldrb	r0, [r0]
   124d0:	tst	r0, #1
   124d4:	bne	124ec <__assert_fail@plt+0xee4>
   124d8:	movw	r0, #8744	; 0x2228
   124dc:	movt	r0, #4
   124e0:	ldrb	r0, [r0]
   124e4:	tst	r0, #1
   124e8:	beq	1251c <__assert_fail@plt+0xf14>
   124ec:	movw	r0, #8738	; 0x2222
   124f0:	movt	r0, #4
   124f4:	movw	r1, #1
   124f8:	strb	r1, [r0]
   124fc:	ldrb	r0, [fp, #-19]	; 0xffffffed
   12500:	tst	r0, #1
   12504:	beq	12518 <__assert_fail@plt+0xf10>
   12508:	movw	r0, #8729	; 0x2219
   1250c:	movt	r0, #4
   12510:	movw	r1, #1
   12514:	strb	r1, [r0]
   12518:	b	1252c <__assert_fail@plt+0xf24>
   1251c:	movw	r0, #8721	; 0x2211
   12520:	movt	r0, #4
   12524:	movw	r1, #1
   12528:	strb	r1, [r0]
   1252c:	b	125e0 <__assert_fail@plt+0xfd8>
   12530:	movw	r0, #8729	; 0x2219
   12534:	movt	r0, #4
   12538:	ldrb	r0, [r0]
   1253c:	tst	r0, #1
   12540:	bne	125dc <__assert_fail@plt+0xfd4>
   12544:	ldrb	r0, [fp, #-19]	; 0xffffffed
   12548:	tst	r0, #1
   1254c:	beq	125d8 <__assert_fail@plt+0xfd0>
   12550:	movw	r0, #8722	; 0x2212
   12554:	movt	r0, #4
   12558:	ldrb	r0, [r0]
   1255c:	tst	r0, #1
   12560:	bne	12578 <__assert_fail@plt+0xf70>
   12564:	movw	r0, #8744	; 0x2228
   12568:	movt	r0, #4
   1256c:	ldrb	r0, [r0]
   12570:	tst	r0, #1
   12574:	beq	125d8 <__assert_fail@plt+0xfd0>
   12578:	movw	r0, #8738	; 0x2222
   1257c:	movt	r0, #4
   12580:	ldrb	r0, [r0]
   12584:	tst	r0, #1
   12588:	bne	125c4 <__assert_fail@plt+0xfbc>
   1258c:	movw	r0, #8721	; 0x2211
   12590:	movt	r0, #4
   12594:	movw	r1, #1
   12598:	strb	r1, [r0]
   1259c:	movw	r0, #8732	; 0x221c
   125a0:	movt	r0, #4
   125a4:	ldr	r0, [r0]
   125a8:	cmp	r0, #0
   125ac:	ble	125c0 <__assert_fail@plt+0xfb8>
   125b0:	movw	r0, #8729	; 0x2219
   125b4:	movt	r0, #4
   125b8:	movw	r1, #1
   125bc:	strb	r1, [r0]
   125c0:	b	125d4 <__assert_fail@plt+0xfcc>
   125c4:	movw	r0, #8729	; 0x2219
   125c8:	movt	r0, #4
   125cc:	movw	r1, #1
   125d0:	strb	r1, [r0]
   125d4:	b	125d8 <__assert_fail@plt+0xfd0>
   125d8:	b	125dc <__assert_fail@plt+0xfd4>
   125dc:	b	125e0 <__assert_fail@plt+0xfd8>
   125e0:	b	125e4 <__assert_fail@plt+0xfdc>
   125e4:	b	125e8 <__assert_fail@plt+0xfe0>
   125e8:	movw	r0, #8664	; 0x21d8
   125ec:	movt	r0, #4
   125f0:	ldr	r0, [r0]
   125f4:	ldr	r1, [fp, #-8]
   125f8:	cmp	r0, r1
   125fc:	bge	12644 <__assert_fail@plt+0x103c>
   12600:	ldr	r0, [fp, #-12]
   12604:	movw	r1, #8664	; 0x21d8
   12608:	movt	r1, #4
   1260c:	ldr	r1, [r1]
   12610:	ldr	r0, [r0, r1, lsl #2]
   12614:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12618:	ldr	r2, [fp, #-16]
   1261c:	add	r3, r2, #1
   12620:	str	r3, [fp, #-16]
   12624:	add	r1, r1, r2, lsl #2
   12628:	str	r0, [r1]
   1262c:	movw	r0, #8664	; 0x21d8
   12630:	movt	r0, #4
   12634:	ldr	r1, [r0]
   12638:	add	r1, r1, #1
   1263c:	str	r1, [r0]
   12640:	b	125e8 <__assert_fail@plt+0xfe0>
   12644:	ldr	r0, [fp, #-16]
   12648:	cmp	r0, #0
   1264c:	bne	12664 <__assert_fail@plt+0x105c>
   12650:	movw	r0, #0
   12654:	str	r0, [sp, #24]
   12658:	ldr	r1, [sp, #24]
   1265c:	bl	12ea4 <__assert_fail@plt+0x189c>
   12660:	b	126cc <__assert_fail@plt+0x10c4>
   12664:	movw	r0, #8722	; 0x2212
   12668:	movt	r0, #4
   1266c:	ldrb	r0, [r0]
   12670:	tst	r0, #1
   12674:	beq	12688 <__assert_fail@plt+0x1080>
   12678:	ldr	r0, [fp, #-16]
   1267c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12680:	bl	12ea4 <__assert_fail@plt+0x189c>
   12684:	b	126c8 <__assert_fail@plt+0x10c0>
   12688:	movw	r0, #0
   1268c:	str	r0, [fp, #-52]	; 0xffffffcc
   12690:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12694:	ldr	r1, [fp, #-16]
   12698:	cmp	r0, r1
   1269c:	bcs	126c4 <__assert_fail@plt+0x10bc>
   126a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126a4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   126a8:	add	r1, r0, r1, lsl #2
   126ac:	movw	r0, #1
   126b0:	bl	12ea4 <__assert_fail@plt+0x189c>
   126b4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   126b8:	add	r0, r0, #1
   126bc:	str	r0, [fp, #-52]	; 0xffffffcc
   126c0:	b	12690 <__assert_fail@plt+0x1088>
   126c4:	b	126c8 <__assert_fail@plt+0x10c0>
   126c8:	b	126cc <__assert_fail@plt+0x10c4>
   126cc:	bl	12fb4 <__assert_fail@plt+0x19ac>
   126d0:	movw	lr, #8745	; 0x2229
   126d4:	movt	lr, #4
   126d8:	ldrb	lr, [lr]
   126dc:	tst	lr, #1
   126e0:	beq	1272c <__assert_fail@plt+0x1124>
   126e4:	movw	r0, #8680	; 0x21e8
   126e8:	movt	r0, #4
   126ec:	ldr	r0, [r0]
   126f0:	bl	1bd98 <__assert_fail@plt+0xa790>
   126f4:	cmn	r0, #1
   126f8:	bne	1272c <__assert_fail@plt+0x1124>
   126fc:	bl	114e8 <__errno_location@plt>
   12700:	ldr	r1, [r0]
   12704:	movw	r0, #64438	; 0xfbb6
   12708:	movt	r0, #2
   1270c:	str	r1, [sp, #20]
   12710:	bl	114a0 <gettext@plt>
   12714:	movw	r1, #1
   12718:	str	r0, [sp, #16]
   1271c:	mov	r0, r1
   12720:	ldr	r1, [sp, #20]
   12724:	ldr	r2, [sp, #16]
   12728:	bl	11428 <error@plt>
   1272c:	movw	r0, #8746	; 0x222a
   12730:	movt	r0, #4
   12734:	ldrb	r0, [r0]
   12738:	tst	r0, #1
   1273c:	movw	r0, #1
   12740:	moveq	r0, #0
   12744:	mov	sp, fp
   12748:	pop	{fp, pc}
   1274c:	andhi	r0, r0, r0
   12750:	push	{fp, lr}
   12754:	mov	fp, sp
   12758:	sub	sp, sp, #72	; 0x48
   1275c:	str	r0, [fp, #-8]
   12760:	strb	r1, [fp, #-9]
   12764:	str	r2, [fp, #-16]
   12768:	mvn	r0, #0
   1276c:	str	r0, [sp, #36]	; 0x24
   12770:	str	r0, [sp, #32]
   12774:	ldr	r0, [fp, #-16]
   12778:	sub	r1, fp, #20
   1277c:	movw	r2, #10
   12780:	sub	r3, fp, #32
   12784:	movw	ip, #3196	; 0xc7c
   12788:	movt	ip, #3
   1278c:	str	ip, [sp]
   12790:	bl	2b10c <__assert_fail@plt+0x19b04>
   12794:	str	r0, [sp, #28]
   12798:	ldr	r0, [sp, #28]
   1279c:	cmp	r0, #0
   127a0:	beq	127e0 <__assert_fail@plt+0x11d8>
   127a4:	ldr	r0, [sp, #28]
   127a8:	cmp	r0, #2
   127ac:	beq	127e0 <__assert_fail@plt+0x11d8>
   127b0:	ldr	r0, [sp, #28]
   127b4:	ldr	r1, [fp, #-8]
   127b8:	ldrb	r2, [fp, #-9]
   127bc:	ldr	r3, [fp, #-16]
   127c0:	and	r2, r2, #255	; 0xff
   127c4:	movw	ip, #3816	; 0xee8
   127c8:	movt	ip, #3
   127cc:	str	r3, [sp, #20]
   127d0:	mov	r3, ip
   127d4:	ldr	ip, [sp, #20]
   127d8:	str	ip, [sp]
   127dc:	bl	2af6c <__assert_fail@plt+0x19964>
   127e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   127e4:	ldr	r1, [fp, #-16]
   127e8:	cmp	r0, r1
   127ec:	beq	12808 <__assert_fail@plt+0x1200>
   127f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   127f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   127f8:	orr	r0, r0, r1
   127fc:	cmp	r0, #0
   12800:	bne	12818 <__assert_fail@plt+0x1210>
   12804:	b	12808 <__assert_fail@plt+0x1200>
   12808:	movw	r0, #0
   1280c:	and	r0, r0, #1
   12810:	strb	r0, [fp, #-1]
   12814:	b	1293c <__assert_fail@plt+0x1334>
   12818:	ldr	r0, [fp, #-20]	; 0xffffffec
   1281c:	ldrb	r0, [r0]
   12820:	cmp	r0, #58	; 0x3a
   12824:	bne	128e0 <__assert_fail@plt+0x12d8>
   12828:	ldr	r0, [fp, #-20]	; 0xffffffec
   1282c:	add	r0, r0, #1
   12830:	str	r0, [sp, #24]
   12834:	ldr	r0, [sp, #24]
   12838:	sub	r1, fp, #20
   1283c:	movw	r2, #10
   12840:	add	r3, sp, #32
   12844:	movw	ip, #3196	; 0xc7c
   12848:	movt	ip, #3
   1284c:	str	ip, [sp]
   12850:	bl	2b10c <__assert_fail@plt+0x19b04>
   12854:	str	r0, [sp, #28]
   12858:	ldr	r0, [sp, #28]
   1285c:	cmp	r0, #0
   12860:	beq	12894 <__assert_fail@plt+0x128c>
   12864:	ldr	r0, [sp, #28]
   12868:	ldr	r1, [fp, #-8]
   1286c:	ldrb	r2, [fp, #-9]
   12870:	ldr	r3, [fp, #-16]
   12874:	and	r2, r2, #255	; 0xff
   12878:	movw	ip, #3816	; 0xee8
   1287c:	movt	ip, #3
   12880:	str	r3, [sp, #16]
   12884:	mov	r3, ip
   12888:	ldr	ip, [sp, #16]
   1288c:	str	ip, [sp]
   12890:	bl	2af6c <__assert_fail@plt+0x19964>
   12894:	ldr	r0, [sp, #24]
   12898:	ldr	r1, [fp, #-20]	; 0xffffffec
   1289c:	cmp	r0, r1
   128a0:	beq	128cc <__assert_fail@plt+0x12c4>
   128a4:	ldr	r0, [sp, #32]
   128a8:	ldr	r1, [sp, #36]	; 0x24
   128ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   128b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128b4:	subs	r0, r0, r2
   128b8:	sbcs	r1, r1, r3
   128bc:	str	r0, [sp, #12]
   128c0:	str	r1, [sp, #8]
   128c4:	bcs	128dc <__assert_fail@plt+0x12d4>
   128c8:	b	128cc <__assert_fail@plt+0x12c4>
   128cc:	movw	r0, #0
   128d0:	and	r0, r0, #1
   128d4:	strb	r0, [fp, #-1]
   128d8:	b	1293c <__assert_fail@plt+0x1334>
   128dc:	b	128e0 <__assert_fail@plt+0x12d8>
   128e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   128e4:	ldrsb	r0, [r0]
   128e8:	cmp	r0, #0
   128ec:	beq	12900 <__assert_fail@plt+0x12f8>
   128f0:	movw	r0, #0
   128f4:	and	r0, r0, #1
   128f8:	strb	r0, [fp, #-1]
   128fc:	b	1293c <__assert_fail@plt+0x1334>
   12900:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12904:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12908:	movw	r2, #8696	; 0x21f8
   1290c:	movt	r2, #4
   12910:	str	r1, [r2, #4]
   12914:	str	r0, [r2]
   12918:	ldr	r0, [sp, #32]
   1291c:	ldr	r1, [sp, #36]	; 0x24
   12920:	movw	r2, #8560	; 0x2170
   12924:	movt	r2, #4
   12928:	str	r1, [r2, #4]
   1292c:	str	r0, [r2]
   12930:	movw	r0, #1
   12934:	and	r0, r0, #1
   12938:	strb	r0, [fp, #-1]
   1293c:	ldrb	r0, [fp, #-1]
   12940:	and	r0, r0, #1
   12944:	mov	sp, fp
   12948:	pop	{fp, pc}
   1294c:	push	{fp, lr}
   12950:	mov	fp, sp
   12954:	sub	sp, sp, #16
   12958:	str	r0, [fp, #-4]
   1295c:	ldr	r0, [fp, #-4]
   12960:	movw	r1, #3069	; 0xbfd
   12964:	movt	r1, #3
   12968:	str	r0, [sp, #8]
   1296c:	mov	r0, r1
   12970:	bl	114a0 <gettext@plt>
   12974:	ldr	r1, [sp, #8]
   12978:	str	r0, [sp, #4]
   1297c:	mov	r0, r1
   12980:	movw	r1, #1
   12984:	movw	r2, #8568	; 0x2178
   12988:	movt	r2, #4
   1298c:	ldr	r3, [sp, #4]
   12990:	bl	12ae4 <__assert_fail@plt+0x14dc>
   12994:	movw	r0, #8744	; 0x2228
   12998:	movt	r0, #4
   1299c:	movw	r1, #1
   129a0:	strb	r1, [r0]
   129a4:	mov	sp, fp
   129a8:	pop	{fp, pc}
   129ac:	push	{fp, lr}
   129b0:	mov	fp, sp
   129b4:	sub	sp, sp, #48	; 0x30
   129b8:	str	r0, [fp, #-4]
   129bc:	strb	r1, [fp, #-5]
   129c0:	str	r2, [fp, #-12]
   129c4:	str	r3, [fp, #-16]
   129c8:	ldr	r0, [fp, #-4]
   129cc:	ldrb	r0, [r0]
   129d0:	sub	r0, r0, #48	; 0x30
   129d4:	cmp	r0, #9
   129d8:	bls	129f4 <__assert_fail@plt+0x13ec>
   129dc:	ldr	r0, [fp, #-4]
   129e0:	add	r1, r0, #1
   129e4:	str	r1, [fp, #-4]
   129e8:	ldrb	r0, [r0]
   129ec:	ldr	r1, [fp, #-12]
   129f0:	strb	r0, [r1]
   129f4:	ldr	r0, [fp, #-4]
   129f8:	ldrsb	r0, [r0]
   129fc:	cmp	r0, #0
   12a00:	beq	12ad8 <__assert_fail@plt+0x14d0>
   12a04:	ldr	r0, [fp, #-4]
   12a08:	movw	r1, #0
   12a0c:	movw	r2, #10
   12a10:	sub	r3, fp, #20
   12a14:	movw	ip, #3196	; 0xc7c
   12a18:	movt	ip, #3
   12a1c:	str	ip, [sp]
   12a20:	bl	292a0 <__assert_fail@plt+0x17c98>
   12a24:	cmp	r0, #0
   12a28:	bne	12a48 <__assert_fail@plt+0x1440>
   12a2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12a30:	cmp	r0, #0
   12a34:	ble	12a48 <__assert_fail@plt+0x1440>
   12a38:	ldr	r0, [pc, #160]	; 12ae0 <__assert_fail@plt+0x14d8>
   12a3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a40:	cmp	r0, r1
   12a44:	bge	12acc <__assert_fail@plt+0x14c4>
   12a48:	ldr	r0, [pc, #144]	; 12ae0 <__assert_fail@plt+0x14d8>
   12a4c:	ldr	r1, [fp, #-20]	; 0xffffffec
   12a50:	cmp	r0, r1
   12a54:	bge	12a64 <__assert_fail@plt+0x145c>
   12a58:	movw	r0, #75	; 0x4b
   12a5c:	str	r0, [sp, #24]
   12a60:	b	12a70 <__assert_fail@plt+0x1468>
   12a64:	bl	114e8 <__errno_location@plt>
   12a68:	ldr	r0, [r0]
   12a6c:	str	r0, [sp, #24]
   12a70:	ldr	r0, [sp, #24]
   12a74:	movw	r1, #3112	; 0xc28
   12a78:	movt	r1, #3
   12a7c:	str	r0, [sp, #20]
   12a80:	mov	r0, r1
   12a84:	bl	114a0 <gettext@plt>
   12a88:	ldrb	r3, [fp, #-5]
   12a8c:	ldr	r1, [fp, #-4]
   12a90:	str	r0, [sp, #16]
   12a94:	mov	r0, r1
   12a98:	str	r3, [sp, #12]
   12a9c:	bl	22968 <__assert_fail@plt+0x11360>
   12aa0:	movw	r1, #0
   12aa4:	str	r0, [sp, #8]
   12aa8:	mov	r0, r1
   12aac:	ldr	r1, [sp, #20]
   12ab0:	ldr	r2, [sp, #16]
   12ab4:	ldr	r3, [sp, #12]
   12ab8:	ldr	lr, [sp, #8]
   12abc:	str	lr, [sp]
   12ac0:	bl	11428 <error@plt>
   12ac4:	movw	r0, #1
   12ac8:	bl	12bc0 <__assert_fail@plt+0x15b8>
   12acc:	ldr	r0, [fp, #-20]	; 0xffffffec
   12ad0:	ldr	r1, [fp, #-16]
   12ad4:	str	r0, [r1]
   12ad8:	mov	sp, fp
   12adc:	pop	{fp, pc}
   12ae0:	svcvc	0x00ffffff
   12ae4:	push	{fp, lr}
   12ae8:	mov	fp, sp
   12aec:	sub	sp, sp, #48	; 0x30
   12af0:	str	r0, [fp, #-4]
   12af4:	str	r1, [fp, #-8]
   12af8:	str	r2, [fp, #-12]
   12afc:	str	r3, [fp, #-16]
   12b00:	ldr	r0, [fp, #-4]
   12b04:	ldr	r1, [fp, #-8]
   12b08:	asr	r3, r1, #31
   12b0c:	ldr	r2, [fp, #-16]
   12b10:	mov	ip, sp
   12b14:	mov	lr, #0
   12b18:	str	lr, [ip, #16]
   12b1c:	str	r2, [ip, #12]
   12b20:	movw	r2, #3196	; 0xc7c
   12b24:	movt	r2, #3
   12b28:	str	r2, [ip, #8]
   12b2c:	str	lr, [ip, #4]
   12b30:	mvn	r2, #-2147483648	; 0x80000000
   12b34:	str	r2, [ip]
   12b38:	mov	r2, r1
   12b3c:	bl	26ee4 <__assert_fail@plt+0x158dc>
   12b40:	str	r1, [sp, #28]
   12b44:	str	r0, [sp, #24]
   12b48:	ldr	r0, [sp, #24]
   12b4c:	ldr	r1, [fp, #-12]
   12b50:	str	r0, [r1]
   12b54:	mov	sp, fp
   12b58:	pop	{fp, pc}
   12b5c:	push	{fp, lr}
   12b60:	mov	fp, sp
   12b64:	sub	sp, sp, #16
   12b68:	ldr	r1, [pc, #76]	; 12bbc <__assert_fail@plt+0x15b4>
   12b6c:	str	r0, [fp, #-4]
   12b70:	ldr	r0, [fp, #-4]
   12b74:	str	r1, [sp, #4]
   12b78:	bl	114ac <strlen@plt>
   12b7c:	str	r0, [sp, #8]
   12b80:	ldr	r0, [sp, #8]
   12b84:	ldr	r1, [sp, #4]
   12b88:	cmp	r1, r0
   12b8c:	bcs	12b94 <__assert_fail@plt+0x158c>
   12b90:	bl	1323c <__assert_fail@plt+0x1c34>
   12b94:	ldr	r0, [sp, #8]
   12b98:	movw	r1, #8732	; 0x221c
   12b9c:	movt	r1, #4
   12ba0:	str	r0, [r1]
   12ba4:	ldr	r0, [fp, #-4]
   12ba8:	movw	r1, #8548	; 0x2164
   12bac:	movt	r1, #4
   12bb0:	str	r0, [r1]
   12bb4:	mov	sp, fp
   12bb8:	pop	{fp, pc}
   12bbc:	svcvc	0x00ffffff
   12bc0:	push	{fp, lr}
   12bc4:	mov	fp, sp
   12bc8:	sub	sp, sp, #88	; 0x58
   12bcc:	str	r0, [fp, #-4]
   12bd0:	ldr	r0, [fp, #-4]
   12bd4:	cmp	r0, #0
   12bd8:	beq	12c28 <__assert_fail@plt+0x1620>
   12bdc:	b	12be0 <__assert_fail@plt+0x15d8>
   12be0:	movw	r0, #8672	; 0x21e0
   12be4:	movt	r0, #4
   12be8:	ldr	r0, [r0]
   12bec:	movw	r1, #64453	; 0xfbc5
   12bf0:	movt	r1, #2
   12bf4:	str	r0, [fp, #-8]
   12bf8:	mov	r0, r1
   12bfc:	bl	114a0 <gettext@plt>
   12c00:	movw	r1, #8876	; 0x22ac
   12c04:	movt	r1, #4
   12c08:	ldr	r2, [r1]
   12c0c:	ldr	r1, [fp, #-8]
   12c10:	str	r0, [fp, #-12]
   12c14:	mov	r0, r1
   12c18:	ldr	r1, [fp, #-12]
   12c1c:	bl	114d0 <fprintf@plt>
   12c20:	str	r0, [fp, #-16]
   12c24:	b	12e9c <__assert_fail@plt+0x1894>
   12c28:	movw	r0, #64492	; 0xfbec
   12c2c:	movt	r0, #2
   12c30:	bl	114a0 <gettext@plt>
   12c34:	movw	lr, #8876	; 0x22ac
   12c38:	movt	lr, #4
   12c3c:	ldr	r1, [lr]
   12c40:	bl	11308 <printf@plt>
   12c44:	movw	r1, #64525	; 0xfc0d
   12c48:	movt	r1, #2
   12c4c:	str	r0, [fp, #-20]	; 0xffffffec
   12c50:	mov	r0, r1
   12c54:	bl	114a0 <gettext@plt>
   12c58:	movw	r1, #8684	; 0x21ec
   12c5c:	movt	r1, #4
   12c60:	ldr	r1, [r1]
   12c64:	bl	112c0 <fputs_unlocked@plt>
   12c68:	str	r0, [fp, #-24]	; 0xffffffe8
   12c6c:	bl	13020 <__assert_fail@plt+0x1a18>
   12c70:	bl	13054 <__assert_fail@plt+0x1a4c>
   12c74:	movw	r0, #64570	; 0xfc3a
   12c78:	movt	r0, #2
   12c7c:	bl	114a0 <gettext@plt>
   12c80:	movw	r1, #8684	; 0x21ec
   12c84:	movt	r1, #4
   12c88:	ldr	r1, [r1]
   12c8c:	bl	112c0 <fputs_unlocked@plt>
   12c90:	movw	r1, #64904	; 0xfd88
   12c94:	movt	r1, #2
   12c98:	str	r0, [fp, #-28]	; 0xffffffe4
   12c9c:	mov	r0, r1
   12ca0:	bl	114a0 <gettext@plt>
   12ca4:	movw	r1, #8684	; 0x21ec
   12ca8:	movt	r1, #4
   12cac:	ldr	r1, [r1]
   12cb0:	bl	112c0 <fputs_unlocked@plt>
   12cb4:	movw	r1, #65174	; 0xfe96
   12cb8:	movt	r1, #2
   12cbc:	str	r0, [fp, #-32]	; 0xffffffe0
   12cc0:	mov	r0, r1
   12cc4:	bl	114a0 <gettext@plt>
   12cc8:	movw	r1, #8684	; 0x21ec
   12ccc:	movt	r1, #4
   12cd0:	ldr	r1, [r1]
   12cd4:	bl	112c0 <fputs_unlocked@plt>
   12cd8:	movw	r1, #38	; 0x26
   12cdc:	movt	r1, #3
   12ce0:	str	r0, [fp, #-36]	; 0xffffffdc
   12ce4:	mov	r0, r1
   12ce8:	bl	114a0 <gettext@plt>
   12cec:	movw	r1, #8684	; 0x21ec
   12cf0:	movt	r1, #4
   12cf4:	ldr	r1, [r1]
   12cf8:	bl	112c0 <fputs_unlocked@plt>
   12cfc:	movw	r1, #465	; 0x1d1
   12d00:	movt	r1, #3
   12d04:	str	r0, [fp, #-40]	; 0xffffffd8
   12d08:	mov	r0, r1
   12d0c:	bl	114a0 <gettext@plt>
   12d10:	movw	r1, #8684	; 0x21ec
   12d14:	movt	r1, #4
   12d18:	ldr	r1, [r1]
   12d1c:	bl	112c0 <fputs_unlocked@plt>
   12d20:	movw	r1, #685	; 0x2ad
   12d24:	movt	r1, #3
   12d28:	str	r0, [sp, #44]	; 0x2c
   12d2c:	mov	r0, r1
   12d30:	bl	114a0 <gettext@plt>
   12d34:	movw	r1, #8684	; 0x21ec
   12d38:	movt	r1, #4
   12d3c:	ldr	r1, [r1]
   12d40:	bl	112c0 <fputs_unlocked@plt>
   12d44:	movw	r1, #829	; 0x33d
   12d48:	movt	r1, #3
   12d4c:	str	r0, [sp, #40]	; 0x28
   12d50:	mov	r0, r1
   12d54:	bl	114a0 <gettext@plt>
   12d58:	movw	r1, #8684	; 0x21ec
   12d5c:	movt	r1, #4
   12d60:	ldr	r1, [r1]
   12d64:	bl	112c0 <fputs_unlocked@plt>
   12d68:	movw	r1, #1175	; 0x497
   12d6c:	movt	r1, #3
   12d70:	str	r0, [sp, #36]	; 0x24
   12d74:	mov	r0, r1
   12d78:	bl	114a0 <gettext@plt>
   12d7c:	movw	r1, #8684	; 0x21ec
   12d80:	movt	r1, #4
   12d84:	ldr	r1, [r1]
   12d88:	bl	112c0 <fputs_unlocked@plt>
   12d8c:	movw	r1, #1428	; 0x594
   12d90:	movt	r1, #3
   12d94:	str	r0, [sp, #32]
   12d98:	mov	r0, r1
   12d9c:	bl	114a0 <gettext@plt>
   12da0:	movw	r1, #8684	; 0x21ec
   12da4:	movt	r1, #4
   12da8:	ldr	r1, [r1]
   12dac:	bl	112c0 <fputs_unlocked@plt>
   12db0:	movw	r1, #1754	; 0x6da
   12db4:	movt	r1, #3
   12db8:	str	r0, [sp, #28]
   12dbc:	mov	r0, r1
   12dc0:	bl	114a0 <gettext@plt>
   12dc4:	movw	r1, #8684	; 0x21ec
   12dc8:	movt	r1, #4
   12dcc:	ldr	r1, [r1]
   12dd0:	bl	112c0 <fputs_unlocked@plt>
   12dd4:	movw	r1, #1990	; 0x7c6
   12dd8:	movt	r1, #3
   12ddc:	str	r0, [sp, #24]
   12de0:	mov	r0, r1
   12de4:	bl	114a0 <gettext@plt>
   12de8:	movw	r1, #8684	; 0x21ec
   12dec:	movt	r1, #4
   12df0:	ldr	r1, [r1]
   12df4:	bl	112c0 <fputs_unlocked@plt>
   12df8:	movw	r1, #2094	; 0x82e
   12dfc:	movt	r1, #3
   12e00:	str	r0, [sp, #20]
   12e04:	mov	r0, r1
   12e08:	bl	114a0 <gettext@plt>
   12e0c:	movw	r1, #8684	; 0x21ec
   12e10:	movt	r1, #4
   12e14:	ldr	r1, [r1]
   12e18:	bl	112c0 <fputs_unlocked@plt>
   12e1c:	movw	r1, #2495	; 0x9bf
   12e20:	movt	r1, #3
   12e24:	str	r0, [sp, #16]
   12e28:	mov	r0, r1
   12e2c:	bl	114a0 <gettext@plt>
   12e30:	movw	r1, #8684	; 0x21ec
   12e34:	movt	r1, #4
   12e38:	ldr	r1, [r1]
   12e3c:	bl	112c0 <fputs_unlocked@plt>
   12e40:	movw	r1, #2710	; 0xa96
   12e44:	movt	r1, #3
   12e48:	str	r0, [sp, #12]
   12e4c:	mov	r0, r1
   12e50:	bl	114a0 <gettext@plt>
   12e54:	movw	r1, #8684	; 0x21ec
   12e58:	movt	r1, #4
   12e5c:	ldr	r1, [r1]
   12e60:	bl	112c0 <fputs_unlocked@plt>
   12e64:	movw	r1, #2755	; 0xac3
   12e68:	movt	r1, #3
   12e6c:	str	r0, [sp, #8]
   12e70:	mov	r0, r1
   12e74:	bl	114a0 <gettext@plt>
   12e78:	movw	r1, #8684	; 0x21ec
   12e7c:	movt	r1, #4
   12e80:	ldr	r1, [r1]
   12e84:	bl	112c0 <fputs_unlocked@plt>
   12e88:	movw	r1, #64224	; 0xfae0
   12e8c:	movt	r1, #2
   12e90:	str	r0, [sp, #4]
   12e94:	mov	r0, r1
   12e98:	bl	13088 <__assert_fail@plt+0x1a80>
   12e9c:	ldr	r0, [fp, #-4]
   12ea0:	bl	11494 <exit@plt>
   12ea4:	push	{fp, lr}
   12ea8:	mov	fp, sp
   12eac:	sub	sp, sp, #24
   12eb0:	str	r0, [fp, #-4]
   12eb4:	str	r1, [fp, #-8]
   12eb8:	ldr	r0, [fp, #-4]
   12ebc:	bl	1326c <__assert_fail@plt+0x1c64>
   12ec0:	ldr	r0, [fp, #-4]
   12ec4:	ldr	r1, [fp, #-8]
   12ec8:	bl	155a4 <__assert_fail@plt+0x3f9c>
   12ecc:	tst	r0, #1
   12ed0:	bne	12ed8 <__assert_fail@plt+0x18d0>
   12ed4:	b	12fac <__assert_fail@plt+0x19a4>
   12ed8:	movw	r0, #8512	; 0x2140
   12edc:	movt	r0, #4
   12ee0:	ldrb	r0, [r0]
   12ee4:	tst	r0, #1
   12ee8:	beq	12ef0 <__assert_fail@plt+0x18e8>
   12eec:	bl	158ac <__assert_fail@plt+0x42a4>
   12ef0:	movw	r0, #8696	; 0x21f8
   12ef4:	movt	r0, #4
   12ef8:	ldr	r1, [r0]
   12efc:	ldr	r0, [r0, #4]
   12f00:	subs	r1, r1, #2
   12f04:	sbcs	r0, r0, #0
   12f08:	str	r1, [sp, #12]
   12f0c:	str	r0, [sp, #8]
   12f10:	bcc	12f68 <__assert_fail@plt+0x1960>
   12f14:	b	12f18 <__assert_fail@plt+0x1910>
   12f18:	movw	r0, #8696	; 0x21f8
   12f1c:	movt	r0, #4
   12f20:	ldr	r1, [r0]
   12f24:	ldr	r0, [r0, #4]
   12f28:	str	r0, [sp, #4]
   12f2c:	mov	r0, r1
   12f30:	ldr	r1, [sp, #4]
   12f34:	bl	18a14 <__assert_fail@plt+0x740c>
   12f38:	tst	r0, #1
   12f3c:	bne	12f44 <__assert_fail@plt+0x193c>
   12f40:	b	12fac <__assert_fail@plt+0x19a4>
   12f44:	movw	r0, #8696	; 0x21f8
   12f48:	movt	r0, #4
   12f4c:	ldr	r1, [r0]
   12f50:	ldr	r0, [r0, #4]
   12f54:	movw	r2, #8752	; 0x2230
   12f58:	movt	r2, #4
   12f5c:	str	r0, [r2, #4]
   12f60:	str	r1, [r2]
   12f64:	b	12f80 <__assert_fail@plt+0x1978>
   12f68:	movw	r0, #8752	; 0x2230
   12f6c:	movt	r0, #4
   12f70:	mov	r1, #0
   12f74:	str	r1, [r0, #4]
   12f78:	mov	r1, #1
   12f7c:	str	r1, [r0]
   12f80:	bl	18cb4 <__assert_fail@plt+0x76ac>
   12f84:	movw	lr, #8572	; 0x217c
   12f88:	movt	lr, #4
   12f8c:	ldr	lr, [lr]
   12f90:	movw	r0, #8760	; 0x2238
   12f94:	movt	r0, #4
   12f98:	str	lr, [r0]
   12f9c:	bl	18fc0 <__assert_fail@plt+0x79b8>
   12fa0:	tst	r0, #1
   12fa4:	beq	12fac <__assert_fail@plt+0x19a4>
   12fa8:	b	12f9c <__assert_fail@plt+0x1994>
   12fac:	mov	sp, fp
   12fb0:	pop	{fp, pc}
   12fb4:	push	{fp, lr}
   12fb8:	mov	fp, sp
   12fbc:	movw	r0, #8776	; 0x2248
   12fc0:	movt	r0, #4
   12fc4:	ldr	r0, [r0]
   12fc8:	bl	1c060 <__assert_fail@plt+0xaa58>
   12fcc:	movw	r0, #8780	; 0x224c
   12fd0:	movt	r0, #4
   12fd4:	ldr	r0, [r0]
   12fd8:	bl	1c060 <__assert_fail@plt+0xaa58>
   12fdc:	movw	r0, #8788	; 0x2254
   12fe0:	movt	r0, #4
   12fe4:	ldr	r0, [r0]
   12fe8:	bl	1c060 <__assert_fail@plt+0xaa58>
   12fec:	movw	r0, #8816	; 0x2270
   12ff0:	movt	r0, #4
   12ff4:	ldr	r0, [r0]
   12ff8:	bl	1c060 <__assert_fail@plt+0xaa58>
   12ffc:	movw	r0, #8820	; 0x2274
   13000:	movt	r0, #4
   13004:	ldr	r0, [r0]
   13008:	bl	1c060 <__assert_fail@plt+0xaa58>
   1300c:	movw	r0, #8824	; 0x2278
   13010:	movt	r0, #4
   13014:	ldr	r0, [r0]
   13018:	bl	1c060 <__assert_fail@plt+0xaa58>
   1301c:	pop	{fp, pc}
   13020:	push	{fp, lr}
   13024:	mov	fp, sp
   13028:	sub	sp, sp, #8
   1302c:	movw	r0, #3318	; 0xcf6
   13030:	movt	r0, #3
   13034:	bl	114a0 <gettext@plt>
   13038:	movw	lr, #8684	; 0x21ec
   1303c:	movt	lr, #4
   13040:	ldr	r1, [lr]
   13044:	bl	112c0 <fputs_unlocked@plt>
   13048:	str	r0, [sp, #4]
   1304c:	mov	sp, fp
   13050:	pop	{fp, pc}
   13054:	push	{fp, lr}
   13058:	mov	fp, sp
   1305c:	sub	sp, sp, #8
   13060:	movw	r0, #3374	; 0xd2e
   13064:	movt	r0, #3
   13068:	bl	114a0 <gettext@plt>
   1306c:	movw	lr, #8684	; 0x21ec
   13070:	movt	lr, #4
   13074:	ldr	r1, [lr]
   13078:	bl	112c0 <fputs_unlocked@plt>
   1307c:	str	r0, [sp, #4]
   13080:	mov	sp, fp
   13084:	pop	{fp, pc}
   13088:	push	{fp, lr}
   1308c:	mov	fp, sp
   13090:	sub	sp, sp, #96	; 0x60
   13094:	add	r1, sp, #36	; 0x24
   13098:	movw	r2, #4248	; 0x1098
   1309c:	movt	r2, #3
   130a0:	str	r0, [fp, #-4]
   130a4:	mov	r0, r1
   130a8:	str	r1, [sp, #20]
   130ac:	mov	r1, r2
   130b0:	movw	r2, #56	; 0x38
   130b4:	bl	1135c <memcpy@plt>
   130b8:	ldr	r0, [fp, #-4]
   130bc:	str	r0, [sp, #32]
   130c0:	ldr	r0, [sp, #20]
   130c4:	str	r0, [sp, #28]
   130c8:	ldr	r0, [sp, #28]
   130cc:	ldr	r0, [r0]
   130d0:	movw	r1, #0
   130d4:	cmp	r0, r1
   130d8:	movw	r0, #0
   130dc:	str	r0, [sp, #16]
   130e0:	beq	1310c <__assert_fail@plt+0x1b04>
   130e4:	ldr	r0, [fp, #-4]
   130e8:	ldr	r1, [sp, #28]
   130ec:	ldr	r1, [r1]
   130f0:	bl	112e4 <strcmp@plt>
   130f4:	cmp	r0, #0
   130f8:	movw	r0, #0
   130fc:	moveq	r0, #1
   13100:	mvn	r1, #0
   13104:	eor	r0, r0, r1
   13108:	str	r0, [sp, #16]
   1310c:	ldr	r0, [sp, #16]
   13110:	tst	r0, #1
   13114:	beq	13128 <__assert_fail@plt+0x1b20>
   13118:	ldr	r0, [sp, #28]
   1311c:	add	r0, r0, #8
   13120:	str	r0, [sp, #28]
   13124:	b	130c8 <__assert_fail@plt+0x1ac0>
   13128:	ldr	r0, [sp, #28]
   1312c:	ldr	r0, [r0, #4]
   13130:	movw	r1, #0
   13134:	cmp	r0, r1
   13138:	beq	13148 <__assert_fail@plt+0x1b40>
   1313c:	ldr	r0, [sp, #28]
   13140:	ldr	r0, [r0, #4]
   13144:	str	r0, [sp, #32]
   13148:	movw	r0, #3544	; 0xdd8
   1314c:	movt	r0, #3
   13150:	bl	114a0 <gettext@plt>
   13154:	movw	r1, #64227	; 0xfae3
   13158:	movt	r1, #2
   1315c:	movw	r2, #3567	; 0xdef
   13160:	movt	r2, #3
   13164:	bl	11308 <printf@plt>
   13168:	movw	r1, #5
   1316c:	str	r0, [sp, #12]
   13170:	mov	r0, r1
   13174:	movw	r1, #0
   13178:	bl	11554 <setlocale@plt>
   1317c:	str	r0, [sp, #24]
   13180:	ldr	r0, [sp, #24]
   13184:	movw	r1, #0
   13188:	cmp	r0, r1
   1318c:	beq	131cc <__assert_fail@plt+0x1bc4>
   13190:	ldr	r0, [sp, #24]
   13194:	movw	r1, #3607	; 0xe17
   13198:	movt	r1, #3
   1319c:	movw	r2, #3
   131a0:	bl	115d8 <strncmp@plt>
   131a4:	cmp	r0, #0
   131a8:	beq	131cc <__assert_fail@plt+0x1bc4>
   131ac:	movw	r0, #3611	; 0xe1b
   131b0:	movt	r0, #3
   131b4:	bl	114a0 <gettext@plt>
   131b8:	movw	lr, #8684	; 0x21ec
   131bc:	movt	lr, #4
   131c0:	ldr	r1, [lr]
   131c4:	bl	112c0 <fputs_unlocked@plt>
   131c8:	str	r0, [sp, #8]
   131cc:	movw	r0, #3682	; 0xe62
   131d0:	movt	r0, #3
   131d4:	bl	114a0 <gettext@plt>
   131d8:	ldr	r2, [fp, #-4]
   131dc:	movw	r1, #3567	; 0xdef
   131e0:	movt	r1, #3
   131e4:	bl	11308 <printf@plt>
   131e8:	movw	r1, #3709	; 0xe7d
   131ec:	movt	r1, #3
   131f0:	str	r0, [sp, #4]
   131f4:	mov	r0, r1
   131f8:	bl	114a0 <gettext@plt>
   131fc:	ldr	r1, [sp, #32]
   13200:	ldr	r2, [sp, #32]
   13204:	ldr	lr, [fp, #-4]
   13208:	cmp	r2, lr
   1320c:	movw	r2, #0
   13210:	moveq	r2, #1
   13214:	tst	r2, #1
   13218:	movw	r2, #3196	; 0xc7c
   1321c:	movt	r2, #3
   13220:	movw	lr, #3477	; 0xd95
   13224:	movt	lr, #3
   13228:	movne	r2, lr
   1322c:	bl	11308 <printf@plt>
   13230:	str	r0, [sp]
   13234:	mov	sp, fp
   13238:	pop	{fp, pc}
   1323c:	push	{fp, lr}
   13240:	mov	fp, sp
   13244:	sub	sp, sp, #8
   13248:	movw	r0, #3095	; 0xc17
   1324c:	movt	r0, #3
   13250:	bl	114a0 <gettext@plt>
   13254:	movw	lr, #1
   13258:	str	r0, [sp, #4]
   1325c:	mov	r0, lr
   13260:	movw	r1, #0
   13264:	ldr	r2, [sp, #4]
   13268:	bl	11428 <error@plt>
   1326c:	push	{fp, lr}
   13270:	mov	fp, sp
   13274:	sub	sp, sp, #200	; 0xc8
   13278:	str	r0, [fp, #-4]
   1327c:	movw	r0, #0
   13280:	str	r0, [fp, #-8]
   13284:	movw	r0, #8528	; 0x2150
   13288:	movt	r0, #4
   1328c:	ldr	r0, [r0]
   13290:	sub	r0, r0, #5
   13294:	sub	r0, r0, #5
   13298:	movw	r1, #8764	; 0x223c
   1329c:	movt	r1, #4
   132a0:	str	r0, [r1]
   132a4:	ldr	r0, [r1]
   132a8:	cmp	r0, #0
   132ac:	bgt	132d0 <__assert_fail@plt+0x1cc8>
   132b0:	movw	r0, #8552	; 0x2168
   132b4:	movt	r0, #4
   132b8:	movw	r1, #0
   132bc:	strb	r1, [r0]
   132c0:	movw	r0, #8736	; 0x2220
   132c4:	movt	r0, #4
   132c8:	movw	r1, #1
   132cc:	strb	r1, [r0]
   132d0:	movw	r0, #8552	; 0x2168
   132d4:	movt	r0, #4
   132d8:	ldrb	r0, [r0]
   132dc:	and	r0, r0, #1
   132e0:	cmp	r0, #0
   132e4:	bne	13300 <__assert_fail@plt+0x1cf8>
   132e8:	movw	r0, #8528	; 0x2150
   132ec:	movt	r0, #4
   132f0:	ldr	r0, [r0]
   132f4:	movw	r1, #8764	; 0x223c
   132f8:	movt	r1, #4
   132fc:	str	r0, [r1]
   13300:	movw	r0, #8707	; 0x2203
   13304:	movt	r0, #4
   13308:	ldrb	r0, [r0]
   1330c:	tst	r0, #1
   13310:	beq	1332c <__assert_fail@plt+0x1d24>
   13314:	movw	r0, #8764	; 0x223c
   13318:	movt	r0, #4
   1331c:	ldr	r1, [r0]
   13320:	movw	r2, #2
   13324:	sdiv	r1, r1, r2
   13328:	str	r1, [r0]
   1332c:	ldr	r0, [fp, #-4]
   13330:	cmp	r0, #0
   13334:	bne	13348 <__assert_fail@plt+0x1d40>
   13338:	movw	r0, #8722	; 0x2212
   1333c:	movt	r0, #4
   13340:	movw	r1, #0
   13344:	strb	r1, [r0]
   13348:	movw	r0, #8722	; 0x2212
   1334c:	movt	r0, #4
   13350:	ldrb	r0, [r0]
   13354:	tst	r0, #1
   13358:	beq	1336c <__assert_fail@plt+0x1d64>
   1335c:	ldr	r0, [fp, #-4]
   13360:	movw	r1, #8568	; 0x2178
   13364:	movt	r1, #4
   13368:	str	r0, [r1]
   1336c:	movw	r0, #8512	; 0x2140
   13370:	movt	r0, #4
   13374:	ldrb	r0, [r0]
   13378:	tst	r0, #1
   1337c:	beq	13390 <__assert_fail@plt+0x1d88>
   13380:	movw	r0, #8705	; 0x2201
   13384:	movt	r0, #4
   13388:	movw	r1, #1
   1338c:	strb	r1, [r0]
   13390:	movw	r0, #8568	; 0x2178
   13394:	movt	r0, #4
   13398:	ldr	r0, [r0]
   1339c:	cmp	r0, #1
   133a0:	ble	134e0 <__assert_fail@plt+0x1ed8>
   133a4:	movw	r0, #8729	; 0x2219
   133a8:	movt	r0, #4
   133ac:	ldrb	r0, [r0]
   133b0:	tst	r0, #1
   133b4:	bne	13424 <__assert_fail@plt+0x1e1c>
   133b8:	movw	r0, #8721	; 0x2211
   133bc:	movt	r0, #4
   133c0:	ldrb	r0, [r0]
   133c4:	tst	r0, #1
   133c8:	beq	133e8 <__assert_fail@plt+0x1de0>
   133cc:	movw	r0, #8576	; 0x2180
   133d0:	movt	r0, #4
   133d4:	ldr	r0, [r0]
   133d8:	movw	r1, #8548	; 0x2164
   133dc:	movt	r1, #4
   133e0:	str	r0, [r1]
   133e4:	b	13400 <__assert_fail@plt+0x1df8>
   133e8:	movw	r0, #8580	; 0x2184
   133ec:	movt	r0, #4
   133f0:	ldr	r0, [r0]
   133f4:	movw	r1, #8548	; 0x2164
   133f8:	movt	r1, #4
   133fc:	str	r0, [r1]
   13400:	movw	r0, #8732	; 0x221c
   13404:	movt	r0, #4
   13408:	movw	r1, #1
   1340c:	str	r1, [r0]
   13410:	movw	r0, #8729	; 0x2219
   13414:	movt	r0, #4
   13418:	movw	r1, #1
   1341c:	strb	r1, [r0]
   13420:	b	13480 <__assert_fail@plt+0x1e78>
   13424:	movw	r0, #8721	; 0x2211
   13428:	movt	r0, #4
   1342c:	ldrb	r0, [r0]
   13430:	tst	r0, #1
   13434:	bne	1347c <__assert_fail@plt+0x1e74>
   13438:	movw	r0, #8732	; 0x221c
   1343c:	movt	r0, #4
   13440:	ldr	r0, [r0]
   13444:	cmp	r0, #1
   13448:	bne	1347c <__assert_fail@plt+0x1e74>
   1344c:	movw	r0, #8548	; 0x2164
   13450:	movt	r0, #4
   13454:	ldr	r0, [r0]
   13458:	ldrb	r0, [r0]
   1345c:	cmp	r0, #9
   13460:	bne	1347c <__assert_fail@plt+0x1e74>
   13464:	movw	r0, #8580	; 0x2184
   13468:	movt	r0, #4
   1346c:	ldr	r0, [r0]
   13470:	movw	r1, #8548	; 0x2164
   13474:	movt	r1, #4
   13478:	str	r0, [r1]
   1347c:	b	13480 <__assert_fail@plt+0x1e78>
   13480:	movw	r0, #8738	; 0x2222
   13484:	movt	r0, #4
   13488:	movw	r1, #1
   1348c:	strb	r1, [r0]
   13490:	movw	r0, #8732	; 0x221c
   13494:	movt	r0, #4
   13498:	ldr	r0, [r0]
   1349c:	cmp	r0, #1
   134a0:	bne	134bc <__assert_fail@plt+0x1eb4>
   134a4:	movw	r0, #8548	; 0x2164
   134a8:	movt	r0, #4
   134ac:	ldr	r0, [r0]
   134b0:	ldrb	r0, [r0]
   134b4:	cmp	r0, #9
   134b8:	beq	134cc <__assert_fail@plt+0x1ec4>
   134bc:	movw	r0, #8712	; 0x2208
   134c0:	movt	r0, #4
   134c4:	movw	r1, #1
   134c8:	strb	r1, [r0]
   134cc:	movw	r0, #8720	; 0x2210
   134d0:	movt	r0, #4
   134d4:	movw	r1, #1
   134d8:	strb	r1, [r0]
   134dc:	b	134f0 <__assert_fail@plt+0x1ee8>
   134e0:	movw	r0, #8512	; 0x2140
   134e4:	movt	r0, #4
   134e8:	movw	r1, #0
   134ec:	strb	r1, [r0]
   134f0:	movw	r0, #8721	; 0x2211
   134f4:	movt	r0, #4
   134f8:	ldrb	r0, [r0]
   134fc:	tst	r0, #1
   13500:	beq	13514 <__assert_fail@plt+0x1f0c>
   13504:	movw	r0, #8738	; 0x2222
   13508:	movt	r0, #4
   1350c:	movw	r1, #0
   13510:	strb	r1, [r0]
   13514:	movw	r0, #8723	; 0x2213
   13518:	movt	r0, #4
   1351c:	ldrb	r0, [r0]
   13520:	tst	r0, #1
   13524:	beq	135d8 <__assert_fail@plt+0x1fd0>
   13528:	movw	r0, #8
   1352c:	str	r0, [fp, #-12]
   13530:	movw	r0, #8544	; 0x2160
   13534:	movt	r0, #4
   13538:	ldr	r0, [r0]
   1353c:	movw	r1, #8572	; 0x217c
   13540:	movt	r1, #4
   13544:	str	r0, [r1]
   13548:	movw	r0, #8532	; 0x2154
   1354c:	movt	r0, #4
   13550:	ldrb	r0, [r0]
   13554:	cmp	r0, #9
   13558:	bne	13594 <__assert_fail@plt+0x1f8c>
   1355c:	movw	r0, #8536	; 0x2158
   13560:	movt	r0, #4
   13564:	ldr	r0, [r0]
   13568:	mov	r1, r0
   1356c:	ldr	r2, [fp, #-12]
   13570:	mov	r3, r2
   13574:	sdiv	ip, r0, r2
   13578:	mls	r0, ip, r2, r0
   1357c:	sub	r0, r3, r0
   13580:	add	r0, r1, r0
   13584:	movw	r1, #8768	; 0x2240
   13588:	movt	r1, #4
   1358c:	str	r0, [r1]
   13590:	b	135b0 <__assert_fail@plt+0x1fa8>
   13594:	movw	r0, #8536	; 0x2158
   13598:	movt	r0, #4
   1359c:	ldr	r0, [r0]
   135a0:	add	r0, r0, #1
   135a4:	movw	r1, #8768	; 0x2240
   135a8:	movt	r1, #4
   135ac:	str	r0, [r1]
   135b0:	movw	r0, #8722	; 0x2212
   135b4:	movt	r0, #4
   135b8:	ldrb	r0, [r0]
   135bc:	tst	r0, #1
   135c0:	beq	135d4 <__assert_fail@plt+0x1fcc>
   135c4:	movw	r0, #8768	; 0x2240
   135c8:	movt	r0, #4
   135cc:	ldr	r0, [r0]
   135d0:	str	r0, [fp, #-8]
   135d4:	b	135d8 <__assert_fail@plt+0x1fd0>
   135d8:	b	13bc8 <__assert_fail@plt+0x25c0>
   135dc:	b	135e0 <__assert_fail@plt+0x1fd8>
   135e0:	movw	r0, #8732	; 0x221c
   135e4:	movt	r0, #4
   135e8:	ldr	r0, [r0]
   135ec:	cmp	r0, #0
   135f0:	bge	13788 <__assert_fail@plt+0x2180>
   135f4:	movw	r0, #8568	; 0x2178
   135f8:	movt	r0, #4
   135fc:	ldr	r0, [r0]
   13600:	sub	r0, r0, #1
   13604:	cmp	r0, #0
   13608:	bge	136cc <__assert_fail@plt+0x20c4>
   1360c:	b	13610 <__assert_fail@plt+0x2008>
   13610:	movw	r0, #8568	; 0x2178
   13614:	movt	r0, #4
   13618:	ldr	r0, [r0]
   1361c:	sub	r0, r0, #1
   13620:	movw	r1, #8732	; 0x221c
   13624:	movt	r1, #4
   13628:	ldr	r1, [r1]
   1362c:	movw	r2, #127	; 0x7f
   13630:	sdiv	r1, r2, r1
   13634:	cmp	r0, r1
   13638:	blt	13880 <__assert_fail@plt+0x2278>
   1363c:	b	138ac <__assert_fail@plt+0x22a4>
   13640:	b	13644 <__assert_fail@plt+0x203c>
   13644:	ldr	r0, [pc, #4072]	; 14634 <__assert_fail@plt+0x302c>
   13648:	movw	r1, #8732	; 0x221c
   1364c:	movt	r1, #4
   13650:	ldr	r1, [r1]
   13654:	cmp	r1, r0
   13658:	blt	13678 <__assert_fail@plt+0x2070>
   1365c:	b	13684 <__assert_fail@plt+0x207c>
   13660:	movw	r0, #8732	; 0x221c
   13664:	movt	r0, #4
   13668:	ldr	r0, [r0]
   1366c:	movw	r1, #0
   13670:	cmp	r1, r0
   13674:	bge	13684 <__assert_fail@plt+0x207c>
   13678:	movw	r0, #0
   1367c:	str	r0, [fp, #-24]	; 0xffffffe8
   13680:	b	136a4 <__assert_fail@plt+0x209c>
   13684:	movw	r0, #8732	; 0x221c
   13688:	movt	r0, #4
   1368c:	ldr	r0, [r0]
   13690:	movw	r1, #0
   13694:	sub	r0, r1, r0
   13698:	movw	r1, #127	; 0x7f
   1369c:	sdiv	r0, r1, r0
   136a0:	str	r0, [fp, #-24]	; 0xffffffe8
   136a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   136a8:	movw	r1, #8568	; 0x2178
   136ac:	movt	r1, #4
   136b0:	ldr	r1, [r1]
   136b4:	sub	r1, r1, #1
   136b8:	mvn	r2, #0
   136bc:	sub	r1, r2, r1
   136c0:	cmp	r0, r1
   136c4:	ble	13880 <__assert_fail@plt+0x2278>
   136c8:	b	138ac <__assert_fail@plt+0x22a4>
   136cc:	b	136d0 <__assert_fail@plt+0x20c8>
   136d0:	b	13758 <__assert_fail@plt+0x2150>
   136d4:	b	13758 <__assert_fail@plt+0x2150>
   136d8:	movw	r0, #8732	; 0x221c
   136dc:	movt	r0, #4
   136e0:	ldr	r0, [r0]
   136e4:	cmn	r0, #1
   136e8:	bne	13758 <__assert_fail@plt+0x2150>
   136ec:	b	136f0 <__assert_fail@plt+0x20e8>
   136f0:	movw	r0, #8568	; 0x2178
   136f4:	movt	r0, #4
   136f8:	ldr	r0, [r0]
   136fc:	sub	r0, r0, #1
   13700:	mvn	r1, #127	; 0x7f
   13704:	add	r0, r0, r1
   13708:	movw	r1, #0
   1370c:	cmp	r1, r0
   13710:	blt	13880 <__assert_fail@plt+0x2278>
   13714:	b	138ac <__assert_fail@plt+0x22a4>
   13718:	movw	r0, #8568	; 0x2178
   1371c:	movt	r0, #4
   13720:	ldr	r0, [r0]
   13724:	sub	r0, r0, #1
   13728:	movw	r1, #0
   1372c:	cmp	r1, r0
   13730:	bge	138ac <__assert_fail@plt+0x22a4>
   13734:	movw	r0, #8568	; 0x2178
   13738:	movt	r0, #4
   1373c:	ldr	r0, [r0]
   13740:	sub	r0, r0, #1
   13744:	sub	r0, r0, #1
   13748:	movw	r1, #127	; 0x7f
   1374c:	cmp	r1, r0
   13750:	blt	13880 <__assert_fail@plt+0x2278>
   13754:	b	138ac <__assert_fail@plt+0x22a4>
   13758:	movw	r0, #8732	; 0x221c
   1375c:	movt	r0, #4
   13760:	ldr	r0, [r0]
   13764:	mvn	r1, #127	; 0x7f
   13768:	sdiv	r0, r1, r0
   1376c:	movw	r1, #8568	; 0x2178
   13770:	movt	r1, #4
   13774:	ldr	r1, [r1]
   13778:	sub	r1, r1, #1
   1377c:	cmp	r0, r1
   13780:	blt	13880 <__assert_fail@plt+0x2278>
   13784:	b	138ac <__assert_fail@plt+0x22a4>
   13788:	movw	r0, #8732	; 0x221c
   1378c:	movt	r0, #4
   13790:	ldr	r0, [r0]
   13794:	cmp	r0, #0
   13798:	bne	137a0 <__assert_fail@plt+0x2198>
   1379c:	b	138ac <__assert_fail@plt+0x22a4>
   137a0:	movw	r0, #8568	; 0x2178
   137a4:	movt	r0, #4
   137a8:	ldr	r0, [r0]
   137ac:	sub	r0, r0, #1
   137b0:	cmp	r0, #0
   137b4:	bge	13854 <__assert_fail@plt+0x224c>
   137b8:	b	137bc <__assert_fail@plt+0x21b4>
   137bc:	b	13824 <__assert_fail@plt+0x221c>
   137c0:	b	13824 <__assert_fail@plt+0x221c>
   137c4:	movw	r0, #8568	; 0x2178
   137c8:	movt	r0, #4
   137cc:	ldr	r0, [r0]
   137d0:	sub	r0, r0, #1
   137d4:	cmn	r0, #1
   137d8:	bne	13824 <__assert_fail@plt+0x221c>
   137dc:	b	137e0 <__assert_fail@plt+0x21d8>
   137e0:	movw	r0, #8732	; 0x221c
   137e4:	movt	r0, #4
   137e8:	ldr	r0, [r0]
   137ec:	mvn	r1, #127	; 0x7f
   137f0:	add	r0, r0, r1
   137f4:	movw	r1, #0
   137f8:	cmp	r1, r0
   137fc:	blt	13880 <__assert_fail@plt+0x2278>
   13800:	b	138ac <__assert_fail@plt+0x22a4>
   13804:	movw	r0, #8732	; 0x221c
   13808:	movt	r0, #4
   1380c:	ldr	r0, [r0]
   13810:	sub	r0, r0, #1
   13814:	movw	r1, #127	; 0x7f
   13818:	cmp	r1, r0
   1381c:	blt	13880 <__assert_fail@plt+0x2278>
   13820:	b	138ac <__assert_fail@plt+0x22a4>
   13824:	movw	r0, #8568	; 0x2178
   13828:	movt	r0, #4
   1382c:	ldr	r0, [r0]
   13830:	sub	r0, r0, #1
   13834:	mvn	r1, #127	; 0x7f
   13838:	sdiv	r0, r1, r0
   1383c:	movw	r1, #8732	; 0x221c
   13840:	movt	r1, #4
   13844:	ldr	r1, [r1]
   13848:	cmp	r0, r1
   1384c:	blt	13880 <__assert_fail@plt+0x2278>
   13850:	b	138ac <__assert_fail@plt+0x22a4>
   13854:	movw	r0, #8732	; 0x221c
   13858:	movt	r0, #4
   1385c:	ldr	r0, [r0]
   13860:	movw	r1, #127	; 0x7f
   13864:	sdiv	r0, r1, r0
   13868:	movw	r1, #8568	; 0x2178
   1386c:	movt	r1, #4
   13870:	ldr	r1, [r1]
   13874:	sub	r1, r1, #1
   13878:	cmp	r0, r1
   1387c:	bge	138ac <__assert_fail@plt+0x22a4>
   13880:	movw	r0, #8568	; 0x2178
   13884:	movt	r0, #4
   13888:	ldr	r0, [r0]
   1388c:	sub	r0, r0, #1
   13890:	movw	r1, #8732	; 0x221c
   13894:	movt	r1, #4
   13898:	ldr	r1, [r1]
   1389c:	mul	r0, r0, r1
   138a0:	sxtb	r0, r0
   138a4:	str	r0, [fp, #-16]
   138a8:	b	15434 <__assert_fail@plt+0x3e2c>
   138ac:	movw	r0, #8568	; 0x2178
   138b0:	movt	r0, #4
   138b4:	ldr	r0, [r0]
   138b8:	sub	r0, r0, #1
   138bc:	movw	r1, #8732	; 0x221c
   138c0:	movt	r1, #4
   138c4:	ldr	r1, [r1]
   138c8:	mul	r0, r0, r1
   138cc:	sxtb	r0, r0
   138d0:	str	r0, [fp, #-16]
   138d4:	b	1543c <__assert_fail@plt+0x3e34>
   138d8:	movw	r0, #8732	; 0x221c
   138dc:	movt	r0, #4
   138e0:	ldr	r0, [r0]
   138e4:	cmp	r0, #0
   138e8:	bge	13a7c <__assert_fail@plt+0x2474>
   138ec:	movw	r0, #8568	; 0x2178
   138f0:	movt	r0, #4
   138f4:	ldr	r0, [r0]
   138f8:	sub	r0, r0, #1
   138fc:	cmp	r0, #0
   13900:	bge	139c4 <__assert_fail@plt+0x23bc>
   13904:	b	13908 <__assert_fail@plt+0x2300>
   13908:	movw	r0, #8568	; 0x2178
   1390c:	movt	r0, #4
   13910:	ldr	r0, [r0]
   13914:	sub	r0, r0, #1
   13918:	movw	r1, #8732	; 0x221c
   1391c:	movt	r1, #4
   13920:	ldr	r1, [r1]
   13924:	movw	r2, #255	; 0xff
   13928:	sdiv	r1, r2, r1
   1392c:	cmp	r0, r1
   13930:	blt	13b70 <__assert_fail@plt+0x2568>
   13934:	b	13b9c <__assert_fail@plt+0x2594>
   13938:	b	1393c <__assert_fail@plt+0x2334>
   1393c:	ldr	r0, [pc, #3312]	; 14634 <__assert_fail@plt+0x302c>
   13940:	movw	r1, #8732	; 0x221c
   13944:	movt	r1, #4
   13948:	ldr	r1, [r1]
   1394c:	cmp	r1, r0
   13950:	blt	13970 <__assert_fail@plt+0x2368>
   13954:	b	1397c <__assert_fail@plt+0x2374>
   13958:	movw	r0, #8732	; 0x221c
   1395c:	movt	r0, #4
   13960:	ldr	r0, [r0]
   13964:	movw	r1, #0
   13968:	cmp	r1, r0
   1396c:	bge	1397c <__assert_fail@plt+0x2374>
   13970:	movw	r0, #0
   13974:	str	r0, [fp, #-28]	; 0xffffffe4
   13978:	b	1399c <__assert_fail@plt+0x2394>
   1397c:	movw	r0, #8732	; 0x221c
   13980:	movt	r0, #4
   13984:	ldr	r0, [r0]
   13988:	movw	r1, #0
   1398c:	sub	r0, r1, r0
   13990:	movw	r1, #255	; 0xff
   13994:	sdiv	r0, r1, r0
   13998:	str	r0, [fp, #-28]	; 0xffffffe4
   1399c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   139a0:	movw	r1, #8568	; 0x2178
   139a4:	movt	r1, #4
   139a8:	ldr	r1, [r1]
   139ac:	sub	r1, r1, #1
   139b0:	mvn	r2, #0
   139b4:	sub	r1, r2, r1
   139b8:	cmp	r0, r1
   139bc:	ble	13b70 <__assert_fail@plt+0x2568>
   139c0:	b	13b9c <__assert_fail@plt+0x2594>
   139c4:	b	139c8 <__assert_fail@plt+0x23c0>
   139c8:	b	13a4c <__assert_fail@plt+0x2444>
   139cc:	b	13a4c <__assert_fail@plt+0x2444>
   139d0:	movw	r0, #8732	; 0x221c
   139d4:	movt	r0, #4
   139d8:	ldr	r0, [r0]
   139dc:	cmn	r0, #1
   139e0:	bne	13a4c <__assert_fail@plt+0x2444>
   139e4:	b	139e8 <__assert_fail@plt+0x23e0>
   139e8:	movw	r0, #8568	; 0x2178
   139ec:	movt	r0, #4
   139f0:	ldr	r0, [r0]
   139f4:	sub	r0, r0, #1
   139f8:	add	r0, r0, #0
   139fc:	movw	r1, #0
   13a00:	cmp	r1, r0
   13a04:	blt	13b70 <__assert_fail@plt+0x2568>
   13a08:	b	13b9c <__assert_fail@plt+0x2594>
   13a0c:	movw	r0, #8568	; 0x2178
   13a10:	movt	r0, #4
   13a14:	ldr	r0, [r0]
   13a18:	sub	r0, r0, #1
   13a1c:	movw	r1, #0
   13a20:	cmp	r1, r0
   13a24:	bge	13b9c <__assert_fail@plt+0x2594>
   13a28:	movw	r0, #8568	; 0x2178
   13a2c:	movt	r0, #4
   13a30:	ldr	r0, [r0]
   13a34:	sub	r0, r0, #1
   13a38:	sub	r0, r0, #1
   13a3c:	mvn	r1, #0
   13a40:	cmp	r1, r0
   13a44:	blt	13b70 <__assert_fail@plt+0x2568>
   13a48:	b	13b9c <__assert_fail@plt+0x2594>
   13a4c:	movw	r0, #8732	; 0x221c
   13a50:	movt	r0, #4
   13a54:	ldr	r0, [r0]
   13a58:	movw	r1, #0
   13a5c:	sdiv	r0, r1, r0
   13a60:	movw	r1, #8568	; 0x2178
   13a64:	movt	r1, #4
   13a68:	ldr	r1, [r1]
   13a6c:	sub	r1, r1, #1
   13a70:	cmp	r0, r1
   13a74:	blt	13b70 <__assert_fail@plt+0x2568>
   13a78:	b	13b9c <__assert_fail@plt+0x2594>
   13a7c:	movw	r0, #8732	; 0x221c
   13a80:	movt	r0, #4
   13a84:	ldr	r0, [r0]
   13a88:	cmp	r0, #0
   13a8c:	bne	13a94 <__assert_fail@plt+0x248c>
   13a90:	b	13b9c <__assert_fail@plt+0x2594>
   13a94:	movw	r0, #8568	; 0x2178
   13a98:	movt	r0, #4
   13a9c:	ldr	r0, [r0]
   13aa0:	sub	r0, r0, #1
   13aa4:	cmp	r0, #0
   13aa8:	bge	13b44 <__assert_fail@plt+0x253c>
   13aac:	b	13ab0 <__assert_fail@plt+0x24a8>
   13ab0:	b	13b14 <__assert_fail@plt+0x250c>
   13ab4:	b	13b14 <__assert_fail@plt+0x250c>
   13ab8:	movw	r0, #8568	; 0x2178
   13abc:	movt	r0, #4
   13ac0:	ldr	r0, [r0]
   13ac4:	sub	r0, r0, #1
   13ac8:	cmn	r0, #1
   13acc:	bne	13b14 <__assert_fail@plt+0x250c>
   13ad0:	b	13ad4 <__assert_fail@plt+0x24cc>
   13ad4:	movw	r0, #8732	; 0x221c
   13ad8:	movt	r0, #4
   13adc:	ldr	r0, [r0]
   13ae0:	add	r0, r0, #0
   13ae4:	movw	r1, #0
   13ae8:	cmp	r1, r0
   13aec:	blt	13b70 <__assert_fail@plt+0x2568>
   13af0:	b	13b9c <__assert_fail@plt+0x2594>
   13af4:	movw	r0, #8732	; 0x221c
   13af8:	movt	r0, #4
   13afc:	ldr	r0, [r0]
   13b00:	sub	r0, r0, #1
   13b04:	mvn	r1, #0
   13b08:	cmp	r1, r0
   13b0c:	blt	13b70 <__assert_fail@plt+0x2568>
   13b10:	b	13b9c <__assert_fail@plt+0x2594>
   13b14:	movw	r0, #8568	; 0x2178
   13b18:	movt	r0, #4
   13b1c:	ldr	r0, [r0]
   13b20:	sub	r0, r0, #1
   13b24:	movw	r1, #0
   13b28:	sdiv	r0, r1, r0
   13b2c:	movw	r1, #8732	; 0x221c
   13b30:	movt	r1, #4
   13b34:	ldr	r1, [r1]
   13b38:	cmp	r0, r1
   13b3c:	blt	13b70 <__assert_fail@plt+0x2568>
   13b40:	b	13b9c <__assert_fail@plt+0x2594>
   13b44:	movw	r0, #8732	; 0x221c
   13b48:	movt	r0, #4
   13b4c:	ldr	r0, [r0]
   13b50:	movw	r1, #255	; 0xff
   13b54:	sdiv	r0, r1, r0
   13b58:	movw	r1, #8568	; 0x2178
   13b5c:	movt	r1, #4
   13b60:	ldr	r1, [r1]
   13b64:	sub	r1, r1, #1
   13b68:	cmp	r0, r1
   13b6c:	bge	13b9c <__assert_fail@plt+0x2594>
   13b70:	movw	r0, #8568	; 0x2178
   13b74:	movt	r0, #4
   13b78:	ldr	r0, [r0]
   13b7c:	sub	r0, r0, #1
   13b80:	movw	r1, #8732	; 0x221c
   13b84:	movt	r1, #4
   13b88:	ldr	r1, [r1]
   13b8c:	mul	r0, r0, r1
   13b90:	and	r0, r0, #255	; 0xff
   13b94:	str	r0, [fp, #-16]
   13b98:	b	15434 <__assert_fail@plt+0x3e2c>
   13b9c:	movw	r0, #8568	; 0x2178
   13ba0:	movt	r0, #4
   13ba4:	ldr	r0, [r0]
   13ba8:	sub	r0, r0, #1
   13bac:	movw	r1, #8732	; 0x221c
   13bb0:	movt	r1, #4
   13bb4:	ldr	r1, [r1]
   13bb8:	mul	r0, r0, r1
   13bbc:	and	r0, r0, #255	; 0xff
   13bc0:	str	r0, [fp, #-16]
   13bc4:	b	1543c <__assert_fail@plt+0x3e34>
   13bc8:	b	141b8 <__assert_fail@plt+0x2bb0>
   13bcc:	b	13bd0 <__assert_fail@plt+0x25c8>
   13bd0:	movw	r0, #8732	; 0x221c
   13bd4:	movt	r0, #4
   13bd8:	ldr	r0, [r0]
   13bdc:	cmp	r0, #0
   13be0:	bge	13d78 <__assert_fail@plt+0x2770>
   13be4:	movw	r0, #8568	; 0x2178
   13be8:	movt	r0, #4
   13bec:	ldr	r0, [r0]
   13bf0:	sub	r0, r0, #1
   13bf4:	cmp	r0, #0
   13bf8:	bge	13cbc <__assert_fail@plt+0x26b4>
   13bfc:	b	13c00 <__assert_fail@plt+0x25f8>
   13c00:	movw	r0, #8568	; 0x2178
   13c04:	movt	r0, #4
   13c08:	ldr	r0, [r0]
   13c0c:	sub	r0, r0, #1
   13c10:	movw	r1, #8732	; 0x221c
   13c14:	movt	r1, #4
   13c18:	ldr	r1, [r1]
   13c1c:	movw	r2, #32767	; 0x7fff
   13c20:	sdiv	r1, r2, r1
   13c24:	cmp	r0, r1
   13c28:	blt	13e70 <__assert_fail@plt+0x2868>
   13c2c:	b	13e9c <__assert_fail@plt+0x2894>
   13c30:	b	13c34 <__assert_fail@plt+0x262c>
   13c34:	ldr	r0, [pc, #2552]	; 14634 <__assert_fail@plt+0x302c>
   13c38:	movw	r1, #8732	; 0x221c
   13c3c:	movt	r1, #4
   13c40:	ldr	r1, [r1]
   13c44:	cmp	r1, r0
   13c48:	blt	13c68 <__assert_fail@plt+0x2660>
   13c4c:	b	13c74 <__assert_fail@plt+0x266c>
   13c50:	movw	r0, #8732	; 0x221c
   13c54:	movt	r0, #4
   13c58:	ldr	r0, [r0]
   13c5c:	movw	r1, #0
   13c60:	cmp	r1, r0
   13c64:	bge	13c74 <__assert_fail@plt+0x266c>
   13c68:	movw	r0, #0
   13c6c:	str	r0, [fp, #-32]	; 0xffffffe0
   13c70:	b	13c94 <__assert_fail@plt+0x268c>
   13c74:	movw	r0, #8732	; 0x221c
   13c78:	movt	r0, #4
   13c7c:	ldr	r0, [r0]
   13c80:	movw	r1, #0
   13c84:	sub	r0, r1, r0
   13c88:	movw	r1, #32767	; 0x7fff
   13c8c:	sdiv	r0, r1, r0
   13c90:	str	r0, [fp, #-32]	; 0xffffffe0
   13c94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13c98:	movw	r1, #8568	; 0x2178
   13c9c:	movt	r1, #4
   13ca0:	ldr	r1, [r1]
   13ca4:	sub	r1, r1, #1
   13ca8:	mvn	r2, #0
   13cac:	sub	r1, r2, r1
   13cb0:	cmp	r0, r1
   13cb4:	ble	13e70 <__assert_fail@plt+0x2868>
   13cb8:	b	13e9c <__assert_fail@plt+0x2894>
   13cbc:	b	13cc0 <__assert_fail@plt+0x26b8>
   13cc0:	b	13d48 <__assert_fail@plt+0x2740>
   13cc4:	b	13d48 <__assert_fail@plt+0x2740>
   13cc8:	movw	r0, #8732	; 0x221c
   13ccc:	movt	r0, #4
   13cd0:	ldr	r0, [r0]
   13cd4:	cmn	r0, #1
   13cd8:	bne	13d48 <__assert_fail@plt+0x2740>
   13cdc:	b	13ce0 <__assert_fail@plt+0x26d8>
   13ce0:	ldr	r0, [pc, #4056]	; 14cc0 <__assert_fail@plt+0x36b8>
   13ce4:	movw	r1, #8568	; 0x2178
   13ce8:	movt	r1, #4
   13cec:	ldr	r1, [r1]
   13cf0:	sub	r1, r1, #1
   13cf4:	add	r0, r1, r0
   13cf8:	movw	r1, #0
   13cfc:	cmp	r1, r0
   13d00:	blt	13e70 <__assert_fail@plt+0x2868>
   13d04:	b	13e9c <__assert_fail@plt+0x2894>
   13d08:	movw	r0, #8568	; 0x2178
   13d0c:	movt	r0, #4
   13d10:	ldr	r0, [r0]
   13d14:	sub	r0, r0, #1
   13d18:	movw	r1, #0
   13d1c:	cmp	r1, r0
   13d20:	bge	13e9c <__assert_fail@plt+0x2894>
   13d24:	movw	r0, #8568	; 0x2178
   13d28:	movt	r0, #4
   13d2c:	ldr	r0, [r0]
   13d30:	sub	r0, r0, #1
   13d34:	sub	r0, r0, #1
   13d38:	movw	r1, #32767	; 0x7fff
   13d3c:	cmp	r1, r0
   13d40:	blt	13e70 <__assert_fail@plt+0x2868>
   13d44:	b	13e9c <__assert_fail@plt+0x2894>
   13d48:	ldr	r0, [pc, #3952]	; 14cc0 <__assert_fail@plt+0x36b8>
   13d4c:	movw	r1, #8732	; 0x221c
   13d50:	movt	r1, #4
   13d54:	ldr	r1, [r1]
   13d58:	sdiv	r0, r0, r1
   13d5c:	movw	r1, #8568	; 0x2178
   13d60:	movt	r1, #4
   13d64:	ldr	r1, [r1]
   13d68:	sub	r1, r1, #1
   13d6c:	cmp	r0, r1
   13d70:	blt	13e70 <__assert_fail@plt+0x2868>
   13d74:	b	13e9c <__assert_fail@plt+0x2894>
   13d78:	movw	r0, #8732	; 0x221c
   13d7c:	movt	r0, #4
   13d80:	ldr	r0, [r0]
   13d84:	cmp	r0, #0
   13d88:	bne	13d90 <__assert_fail@plt+0x2788>
   13d8c:	b	13e9c <__assert_fail@plt+0x2894>
   13d90:	movw	r0, #8568	; 0x2178
   13d94:	movt	r0, #4
   13d98:	ldr	r0, [r0]
   13d9c:	sub	r0, r0, #1
   13da0:	cmp	r0, #0
   13da4:	bge	13e44 <__assert_fail@plt+0x283c>
   13da8:	b	13dac <__assert_fail@plt+0x27a4>
   13dac:	b	13e14 <__assert_fail@plt+0x280c>
   13db0:	b	13e14 <__assert_fail@plt+0x280c>
   13db4:	movw	r0, #8568	; 0x2178
   13db8:	movt	r0, #4
   13dbc:	ldr	r0, [r0]
   13dc0:	sub	r0, r0, #1
   13dc4:	cmn	r0, #1
   13dc8:	bne	13e14 <__assert_fail@plt+0x280c>
   13dcc:	b	13dd0 <__assert_fail@plt+0x27c8>
   13dd0:	ldr	r0, [pc, #3816]	; 14cc0 <__assert_fail@plt+0x36b8>
   13dd4:	movw	r1, #8732	; 0x221c
   13dd8:	movt	r1, #4
   13ddc:	ldr	r1, [r1]
   13de0:	add	r0, r1, r0
   13de4:	movw	r1, #0
   13de8:	cmp	r1, r0
   13dec:	blt	13e70 <__assert_fail@plt+0x2868>
   13df0:	b	13e9c <__assert_fail@plt+0x2894>
   13df4:	movw	r0, #8732	; 0x221c
   13df8:	movt	r0, #4
   13dfc:	ldr	r0, [r0]
   13e00:	sub	r0, r0, #1
   13e04:	movw	r1, #32767	; 0x7fff
   13e08:	cmp	r1, r0
   13e0c:	blt	13e70 <__assert_fail@plt+0x2868>
   13e10:	b	13e9c <__assert_fail@plt+0x2894>
   13e14:	ldr	r0, [pc, #3748]	; 14cc0 <__assert_fail@plt+0x36b8>
   13e18:	movw	r1, #8568	; 0x2178
   13e1c:	movt	r1, #4
   13e20:	ldr	r1, [r1]
   13e24:	sub	r1, r1, #1
   13e28:	sdiv	r0, r0, r1
   13e2c:	movw	r1, #8732	; 0x221c
   13e30:	movt	r1, #4
   13e34:	ldr	r1, [r1]
   13e38:	cmp	r0, r1
   13e3c:	blt	13e70 <__assert_fail@plt+0x2868>
   13e40:	b	13e9c <__assert_fail@plt+0x2894>
   13e44:	movw	r0, #8732	; 0x221c
   13e48:	movt	r0, #4
   13e4c:	ldr	r0, [r0]
   13e50:	movw	r1, #32767	; 0x7fff
   13e54:	sdiv	r0, r1, r0
   13e58:	movw	r1, #8568	; 0x2178
   13e5c:	movt	r1, #4
   13e60:	ldr	r1, [r1]
   13e64:	sub	r1, r1, #1
   13e68:	cmp	r0, r1
   13e6c:	bge	13e9c <__assert_fail@plt+0x2894>
   13e70:	movw	r0, #8568	; 0x2178
   13e74:	movt	r0, #4
   13e78:	ldr	r0, [r0]
   13e7c:	sub	r0, r0, #1
   13e80:	movw	r1, #8732	; 0x221c
   13e84:	movt	r1, #4
   13e88:	ldr	r1, [r1]
   13e8c:	mul	r0, r0, r1
   13e90:	sxth	r0, r0
   13e94:	str	r0, [fp, #-16]
   13e98:	b	15434 <__assert_fail@plt+0x3e2c>
   13e9c:	movw	r0, #8568	; 0x2178
   13ea0:	movt	r0, #4
   13ea4:	ldr	r0, [r0]
   13ea8:	sub	r0, r0, #1
   13eac:	movw	r1, #8732	; 0x221c
   13eb0:	movt	r1, #4
   13eb4:	ldr	r1, [r1]
   13eb8:	mul	r0, r0, r1
   13ebc:	sxth	r0, r0
   13ec0:	str	r0, [fp, #-16]
   13ec4:	b	1543c <__assert_fail@plt+0x3e34>
   13ec8:	movw	r0, #8732	; 0x221c
   13ecc:	movt	r0, #4
   13ed0:	ldr	r0, [r0]
   13ed4:	cmp	r0, #0
   13ed8:	bge	1406c <__assert_fail@plt+0x2a64>
   13edc:	movw	r0, #8568	; 0x2178
   13ee0:	movt	r0, #4
   13ee4:	ldr	r0, [r0]
   13ee8:	sub	r0, r0, #1
   13eec:	cmp	r0, #0
   13ef0:	bge	13fb4 <__assert_fail@plt+0x29ac>
   13ef4:	b	13ef8 <__assert_fail@plt+0x28f0>
   13ef8:	movw	r0, #8568	; 0x2178
   13efc:	movt	r0, #4
   13f00:	ldr	r0, [r0]
   13f04:	sub	r0, r0, #1
   13f08:	movw	r1, #8732	; 0x221c
   13f0c:	movt	r1, #4
   13f10:	ldr	r1, [r1]
   13f14:	movw	r2, #65535	; 0xffff
   13f18:	sdiv	r1, r2, r1
   13f1c:	cmp	r0, r1
   13f20:	blt	14160 <__assert_fail@plt+0x2b58>
   13f24:	b	1418c <__assert_fail@plt+0x2b84>
   13f28:	b	13f2c <__assert_fail@plt+0x2924>
   13f2c:	ldr	r0, [pc, #1792]	; 14634 <__assert_fail@plt+0x302c>
   13f30:	movw	r1, #8732	; 0x221c
   13f34:	movt	r1, #4
   13f38:	ldr	r1, [r1]
   13f3c:	cmp	r1, r0
   13f40:	blt	13f60 <__assert_fail@plt+0x2958>
   13f44:	b	13f6c <__assert_fail@plt+0x2964>
   13f48:	movw	r0, #8732	; 0x221c
   13f4c:	movt	r0, #4
   13f50:	ldr	r0, [r0]
   13f54:	movw	r1, #0
   13f58:	cmp	r1, r0
   13f5c:	bge	13f6c <__assert_fail@plt+0x2964>
   13f60:	movw	r0, #0
   13f64:	str	r0, [fp, #-36]	; 0xffffffdc
   13f68:	b	13f8c <__assert_fail@plt+0x2984>
   13f6c:	movw	r0, #8732	; 0x221c
   13f70:	movt	r0, #4
   13f74:	ldr	r0, [r0]
   13f78:	movw	r1, #0
   13f7c:	sub	r0, r1, r0
   13f80:	movw	r1, #65535	; 0xffff
   13f84:	sdiv	r0, r1, r0
   13f88:	str	r0, [fp, #-36]	; 0xffffffdc
   13f8c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13f90:	movw	r1, #8568	; 0x2178
   13f94:	movt	r1, #4
   13f98:	ldr	r1, [r1]
   13f9c:	sub	r1, r1, #1
   13fa0:	mvn	r2, #0
   13fa4:	sub	r1, r2, r1
   13fa8:	cmp	r0, r1
   13fac:	ble	14160 <__assert_fail@plt+0x2b58>
   13fb0:	b	1418c <__assert_fail@plt+0x2b84>
   13fb4:	b	13fb8 <__assert_fail@plt+0x29b0>
   13fb8:	b	1403c <__assert_fail@plt+0x2a34>
   13fbc:	b	1403c <__assert_fail@plt+0x2a34>
   13fc0:	movw	r0, #8732	; 0x221c
   13fc4:	movt	r0, #4
   13fc8:	ldr	r0, [r0]
   13fcc:	cmn	r0, #1
   13fd0:	bne	1403c <__assert_fail@plt+0x2a34>
   13fd4:	b	13fd8 <__assert_fail@plt+0x29d0>
   13fd8:	movw	r0, #8568	; 0x2178
   13fdc:	movt	r0, #4
   13fe0:	ldr	r0, [r0]
   13fe4:	sub	r0, r0, #1
   13fe8:	add	r0, r0, #0
   13fec:	movw	r1, #0
   13ff0:	cmp	r1, r0
   13ff4:	blt	14160 <__assert_fail@plt+0x2b58>
   13ff8:	b	1418c <__assert_fail@plt+0x2b84>
   13ffc:	movw	r0, #8568	; 0x2178
   14000:	movt	r0, #4
   14004:	ldr	r0, [r0]
   14008:	sub	r0, r0, #1
   1400c:	movw	r1, #0
   14010:	cmp	r1, r0
   14014:	bge	1418c <__assert_fail@plt+0x2b84>
   14018:	movw	r0, #8568	; 0x2178
   1401c:	movt	r0, #4
   14020:	ldr	r0, [r0]
   14024:	sub	r0, r0, #1
   14028:	sub	r0, r0, #1
   1402c:	mvn	r1, #0
   14030:	cmp	r1, r0
   14034:	blt	14160 <__assert_fail@plt+0x2b58>
   14038:	b	1418c <__assert_fail@plt+0x2b84>
   1403c:	movw	r0, #8732	; 0x221c
   14040:	movt	r0, #4
   14044:	ldr	r0, [r0]
   14048:	movw	r1, #0
   1404c:	sdiv	r0, r1, r0
   14050:	movw	r1, #8568	; 0x2178
   14054:	movt	r1, #4
   14058:	ldr	r1, [r1]
   1405c:	sub	r1, r1, #1
   14060:	cmp	r0, r1
   14064:	blt	14160 <__assert_fail@plt+0x2b58>
   14068:	b	1418c <__assert_fail@plt+0x2b84>
   1406c:	movw	r0, #8732	; 0x221c
   14070:	movt	r0, #4
   14074:	ldr	r0, [r0]
   14078:	cmp	r0, #0
   1407c:	bne	14084 <__assert_fail@plt+0x2a7c>
   14080:	b	1418c <__assert_fail@plt+0x2b84>
   14084:	movw	r0, #8568	; 0x2178
   14088:	movt	r0, #4
   1408c:	ldr	r0, [r0]
   14090:	sub	r0, r0, #1
   14094:	cmp	r0, #0
   14098:	bge	14134 <__assert_fail@plt+0x2b2c>
   1409c:	b	140a0 <__assert_fail@plt+0x2a98>
   140a0:	b	14104 <__assert_fail@plt+0x2afc>
   140a4:	b	14104 <__assert_fail@plt+0x2afc>
   140a8:	movw	r0, #8568	; 0x2178
   140ac:	movt	r0, #4
   140b0:	ldr	r0, [r0]
   140b4:	sub	r0, r0, #1
   140b8:	cmn	r0, #1
   140bc:	bne	14104 <__assert_fail@plt+0x2afc>
   140c0:	b	140c4 <__assert_fail@plt+0x2abc>
   140c4:	movw	r0, #8732	; 0x221c
   140c8:	movt	r0, #4
   140cc:	ldr	r0, [r0]
   140d0:	add	r0, r0, #0
   140d4:	movw	r1, #0
   140d8:	cmp	r1, r0
   140dc:	blt	14160 <__assert_fail@plt+0x2b58>
   140e0:	b	1418c <__assert_fail@plt+0x2b84>
   140e4:	movw	r0, #8732	; 0x221c
   140e8:	movt	r0, #4
   140ec:	ldr	r0, [r0]
   140f0:	sub	r0, r0, #1
   140f4:	mvn	r1, #0
   140f8:	cmp	r1, r0
   140fc:	blt	14160 <__assert_fail@plt+0x2b58>
   14100:	b	1418c <__assert_fail@plt+0x2b84>
   14104:	movw	r0, #8568	; 0x2178
   14108:	movt	r0, #4
   1410c:	ldr	r0, [r0]
   14110:	sub	r0, r0, #1
   14114:	movw	r1, #0
   14118:	sdiv	r0, r1, r0
   1411c:	movw	r1, #8732	; 0x221c
   14120:	movt	r1, #4
   14124:	ldr	r1, [r1]
   14128:	cmp	r0, r1
   1412c:	blt	14160 <__assert_fail@plt+0x2b58>
   14130:	b	1418c <__assert_fail@plt+0x2b84>
   14134:	movw	r0, #8732	; 0x221c
   14138:	movt	r0, #4
   1413c:	ldr	r0, [r0]
   14140:	movw	r1, #65535	; 0xffff
   14144:	sdiv	r0, r1, r0
   14148:	movw	r1, #8568	; 0x2178
   1414c:	movt	r1, #4
   14150:	ldr	r1, [r1]
   14154:	sub	r1, r1, #1
   14158:	cmp	r0, r1
   1415c:	bge	1418c <__assert_fail@plt+0x2b84>
   14160:	movw	r0, #8568	; 0x2178
   14164:	movt	r0, #4
   14168:	ldr	r0, [r0]
   1416c:	sub	r0, r0, #1
   14170:	movw	r1, #8732	; 0x221c
   14174:	movt	r1, #4
   14178:	ldr	r1, [r1]
   1417c:	mul	r0, r0, r1
   14180:	uxth	r0, r0
   14184:	str	r0, [fp, #-16]
   14188:	b	15434 <__assert_fail@plt+0x3e2c>
   1418c:	movw	r0, #8568	; 0x2178
   14190:	movt	r0, #4
   14194:	ldr	r0, [r0]
   14198:	sub	r0, r0, #1
   1419c:	movw	r1, #8732	; 0x221c
   141a0:	movt	r1, #4
   141a4:	ldr	r1, [r1]
   141a8:	mul	r0, r0, r1
   141ac:	uxth	r0, r0
   141b0:	str	r0, [fp, #-16]
   141b4:	b	1543c <__assert_fail@plt+0x3e34>
   141b8:	b	141bc <__assert_fail@plt+0x2bb4>
   141bc:	b	141c0 <__assert_fail@plt+0x2bb8>
   141c0:	movw	r0, #8732	; 0x221c
   141c4:	movt	r0, #4
   141c8:	ldr	r0, [r0]
   141cc:	cmp	r0, #0
   141d0:	bge	14358 <__assert_fail@plt+0x2d50>
   141d4:	movw	r0, #8568	; 0x2178
   141d8:	movt	r0, #4
   141dc:	ldr	r0, [r0]
   141e0:	sub	r0, r0, #1
   141e4:	cmp	r0, #0
   141e8:	bge	142ac <__assert_fail@plt+0x2ca4>
   141ec:	b	141f0 <__assert_fail@plt+0x2be8>
   141f0:	ldr	r0, [pc, #4016]	; 151a8 <__assert_fail@plt+0x3ba0>
   141f4:	movw	r1, #8568	; 0x2178
   141f8:	movt	r1, #4
   141fc:	ldr	r1, [r1]
   14200:	sub	r1, r1, #1
   14204:	movw	r2, #8732	; 0x221c
   14208:	movt	r2, #4
   1420c:	ldr	r2, [r2]
   14210:	sdiv	r0, r0, r2
   14214:	cmp	r1, r0
   14218:	blt	14440 <__assert_fail@plt+0x2e38>
   1421c:	b	14468 <__assert_fail@plt+0x2e60>
   14220:	b	14224 <__assert_fail@plt+0x2c1c>
   14224:	ldr	r0, [pc, #1032]	; 14634 <__assert_fail@plt+0x302c>
   14228:	movw	r1, #8732	; 0x221c
   1422c:	movt	r1, #4
   14230:	ldr	r1, [r1]
   14234:	cmp	r1, r0
   14238:	blt	14258 <__assert_fail@plt+0x2c50>
   1423c:	b	14264 <__assert_fail@plt+0x2c5c>
   14240:	movw	r0, #8732	; 0x221c
   14244:	movt	r0, #4
   14248:	ldr	r0, [r0]
   1424c:	movw	r1, #0
   14250:	cmp	r1, r0
   14254:	bge	14264 <__assert_fail@plt+0x2c5c>
   14258:	movw	r0, #0
   1425c:	str	r0, [fp, #-40]	; 0xffffffd8
   14260:	b	14284 <__assert_fail@plt+0x2c7c>
   14264:	ldr	r0, [pc, #3900]	; 151a8 <__assert_fail@plt+0x3ba0>
   14268:	movw	r1, #8732	; 0x221c
   1426c:	movt	r1, #4
   14270:	ldr	r1, [r1]
   14274:	movw	r2, #0
   14278:	sub	r1, r2, r1
   1427c:	sdiv	r0, r0, r1
   14280:	str	r0, [fp, #-40]	; 0xffffffd8
   14284:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14288:	movw	r1, #8568	; 0x2178
   1428c:	movt	r1, #4
   14290:	ldr	r1, [r1]
   14294:	sub	r1, r1, #1
   14298:	mvn	r2, #0
   1429c:	sub	r1, r2, r1
   142a0:	cmp	r0, r1
   142a4:	ble	14440 <__assert_fail@plt+0x2e38>
   142a8:	b	14468 <__assert_fail@plt+0x2e60>
   142ac:	movw	r0, #8732	; 0x221c
   142b0:	movt	r0, #4
   142b4:	ldr	r0, [r0]
   142b8:	cmn	r0, #1
   142bc:	bne	14328 <__assert_fail@plt+0x2d20>
   142c0:	b	142c4 <__assert_fail@plt+0x2cbc>
   142c4:	movw	r0, #8568	; 0x2178
   142c8:	movt	r0, #4
   142cc:	ldr	r0, [r0]
   142d0:	sub	r0, r0, #1
   142d4:	add	r0, r0, #-2147483648	; 0x80000000
   142d8:	movw	r1, #0
   142dc:	cmp	r1, r0
   142e0:	blt	14440 <__assert_fail@plt+0x2e38>
   142e4:	b	14468 <__assert_fail@plt+0x2e60>
   142e8:	movw	r0, #8568	; 0x2178
   142ec:	movt	r0, #4
   142f0:	ldr	r0, [r0]
   142f4:	sub	r0, r0, #1
   142f8:	movw	r1, #0
   142fc:	cmp	r1, r0
   14300:	bge	14468 <__assert_fail@plt+0x2e60>
   14304:	ldr	r0, [pc, #3740]	; 151a8 <__assert_fail@plt+0x3ba0>
   14308:	movw	r1, #8568	; 0x2178
   1430c:	movt	r1, #4
   14310:	ldr	r1, [r1]
   14314:	sub	r1, r1, #1
   14318:	sub	r1, r1, #1
   1431c:	cmp	r0, r1
   14320:	blt	14440 <__assert_fail@plt+0x2e38>
   14324:	b	14468 <__assert_fail@plt+0x2e60>
   14328:	ldr	r0, [pc, #4056]	; 15308 <__assert_fail@plt+0x3d00>
   1432c:	movw	r1, #8732	; 0x221c
   14330:	movt	r1, #4
   14334:	ldr	r1, [r1]
   14338:	sdiv	r0, r0, r1
   1433c:	movw	r1, #8568	; 0x2178
   14340:	movt	r1, #4
   14344:	ldr	r1, [r1]
   14348:	sub	r1, r1, #1
   1434c:	cmp	r0, r1
   14350:	blt	14440 <__assert_fail@plt+0x2e38>
   14354:	b	14468 <__assert_fail@plt+0x2e60>
   14358:	movw	r0, #8732	; 0x221c
   1435c:	movt	r0, #4
   14360:	ldr	r0, [r0]
   14364:	cmp	r0, #0
   14368:	bne	14370 <__assert_fail@plt+0x2d68>
   1436c:	b	14468 <__assert_fail@plt+0x2e60>
   14370:	movw	r0, #8568	; 0x2178
   14374:	movt	r0, #4
   14378:	ldr	r0, [r0]
   1437c:	sub	r0, r0, #1
   14380:	cmp	r0, #0
   14384:	bge	14414 <__assert_fail@plt+0x2e0c>
   14388:	movw	r0, #8568	; 0x2178
   1438c:	movt	r0, #4
   14390:	ldr	r0, [r0]
   14394:	sub	r0, r0, #1
   14398:	cmn	r0, #1
   1439c:	bne	143e4 <__assert_fail@plt+0x2ddc>
   143a0:	b	143a4 <__assert_fail@plt+0x2d9c>
   143a4:	movw	r0, #8732	; 0x221c
   143a8:	movt	r0, #4
   143ac:	ldr	r0, [r0]
   143b0:	add	r0, r0, #-2147483648	; 0x80000000
   143b4:	movw	r1, #0
   143b8:	cmp	r1, r0
   143bc:	blt	14440 <__assert_fail@plt+0x2e38>
   143c0:	b	14468 <__assert_fail@plt+0x2e60>
   143c4:	ldr	r0, [pc, #3548]	; 151a8 <__assert_fail@plt+0x3ba0>
   143c8:	movw	r1, #8732	; 0x221c
   143cc:	movt	r1, #4
   143d0:	ldr	r1, [r1]
   143d4:	sub	r1, r1, #1
   143d8:	cmp	r0, r1
   143dc:	blt	14440 <__assert_fail@plt+0x2e38>
   143e0:	b	14468 <__assert_fail@plt+0x2e60>
   143e4:	ldr	r0, [pc, #3868]	; 15308 <__assert_fail@plt+0x3d00>
   143e8:	movw	r1, #8568	; 0x2178
   143ec:	movt	r1, #4
   143f0:	ldr	r1, [r1]
   143f4:	sub	r1, r1, #1
   143f8:	sdiv	r0, r0, r1
   143fc:	movw	r1, #8732	; 0x221c
   14400:	movt	r1, #4
   14404:	ldr	r1, [r1]
   14408:	cmp	r0, r1
   1440c:	blt	14440 <__assert_fail@plt+0x2e38>
   14410:	b	14468 <__assert_fail@plt+0x2e60>
   14414:	ldr	r0, [pc, #3468]	; 151a8 <__assert_fail@plt+0x3ba0>
   14418:	movw	r1, #8732	; 0x221c
   1441c:	movt	r1, #4
   14420:	ldr	r1, [r1]
   14424:	sdiv	r0, r0, r1
   14428:	movw	r1, #8568	; 0x2178
   1442c:	movt	r1, #4
   14430:	ldr	r1, [r1]
   14434:	sub	r1, r1, #1
   14438:	cmp	r0, r1
   1443c:	bge	14468 <__assert_fail@plt+0x2e60>
   14440:	movw	r0, #8568	; 0x2178
   14444:	movt	r0, #4
   14448:	ldr	r0, [r0]
   1444c:	sub	r0, r0, #1
   14450:	movw	r1, #8732	; 0x221c
   14454:	movt	r1, #4
   14458:	ldr	r1, [r1]
   1445c:	mul	r0, r0, r1
   14460:	str	r0, [fp, #-16]
   14464:	b	15434 <__assert_fail@plt+0x3e2c>
   14468:	movw	r0, #8568	; 0x2178
   1446c:	movt	r0, #4
   14470:	ldr	r0, [r0]
   14474:	sub	r0, r0, #1
   14478:	movw	r1, #8732	; 0x221c
   1447c:	movt	r1, #4
   14480:	ldr	r1, [r1]
   14484:	mul	r0, r0, r1
   14488:	str	r0, [fp, #-16]
   1448c:	b	1543c <__assert_fail@plt+0x3e34>
   14490:	movw	r0, #8732	; 0x221c
   14494:	movt	r0, #4
   14498:	ldr	r0, [r0]
   1449c:	cmp	r0, #0
   144a0:	bge	14638 <__assert_fail@plt+0x3030>
   144a4:	movw	r0, #8568	; 0x2178
   144a8:	movt	r0, #4
   144ac:	ldr	r0, [r0]
   144b0:	sub	r0, r0, #1
   144b4:	cmp	r0, #0
   144b8:	bge	1457c <__assert_fail@plt+0x2f74>
   144bc:	b	144f0 <__assert_fail@plt+0x2ee8>
   144c0:	movw	r0, #8568	; 0x2178
   144c4:	movt	r0, #4
   144c8:	ldr	r0, [r0]
   144cc:	sub	r0, r0, #1
   144d0:	movw	r1, #8732	; 0x221c
   144d4:	movt	r1, #4
   144d8:	ldr	r1, [r1]
   144dc:	mvn	r2, #0
   144e0:	udiv	r1, r2, r1
   144e4:	cmp	r0, r1
   144e8:	bcc	1472c <__assert_fail@plt+0x3124>
   144ec:	b	14754 <__assert_fail@plt+0x314c>
   144f0:	b	144f4 <__assert_fail@plt+0x2eec>
   144f4:	ldr	r0, [pc, #312]	; 14634 <__assert_fail@plt+0x302c>
   144f8:	movw	r1, #8732	; 0x221c
   144fc:	movt	r1, #4
   14500:	ldr	r1, [r1]
   14504:	cmp	r1, r0
   14508:	blt	14528 <__assert_fail@plt+0x2f20>
   1450c:	b	14534 <__assert_fail@plt+0x2f2c>
   14510:	movw	r0, #8732	; 0x221c
   14514:	movt	r0, #4
   14518:	ldr	r0, [r0]
   1451c:	movw	r1, #0
   14520:	cmp	r1, r0
   14524:	bge	14534 <__assert_fail@plt+0x2f2c>
   14528:	movw	r0, #1
   1452c:	str	r0, [fp, #-44]	; 0xffffffd4
   14530:	b	14554 <__assert_fail@plt+0x2f4c>
   14534:	movw	r0, #8732	; 0x221c
   14538:	movt	r0, #4
   1453c:	ldr	r0, [r0]
   14540:	movw	r1, #0
   14544:	sub	r0, r1, r0
   14548:	mvn	r1, #0
   1454c:	udiv	r0, r1, r0
   14550:	str	r0, [fp, #-44]	; 0xffffffd4
   14554:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14558:	movw	r1, #8568	; 0x2178
   1455c:	movt	r1, #4
   14560:	ldr	r1, [r1]
   14564:	sub	r1, r1, #1
   14568:	mvn	r2, #0
   1456c:	sub	r1, r2, r1
   14570:	cmp	r0, r1
   14574:	bls	1472c <__assert_fail@plt+0x3124>
   14578:	b	14754 <__assert_fail@plt+0x314c>
   1457c:	b	14580 <__assert_fail@plt+0x2f78>
   14580:	b	14604 <__assert_fail@plt+0x2ffc>
   14584:	b	14604 <__assert_fail@plt+0x2ffc>
   14588:	movw	r0, #8732	; 0x221c
   1458c:	movt	r0, #4
   14590:	ldr	r0, [r0]
   14594:	cmn	r0, #1
   14598:	bne	14604 <__assert_fail@plt+0x2ffc>
   1459c:	b	145a0 <__assert_fail@plt+0x2f98>
   145a0:	movw	r0, #8568	; 0x2178
   145a4:	movt	r0, #4
   145a8:	ldr	r0, [r0]
   145ac:	sub	r0, r0, #1
   145b0:	add	r0, r0, #0
   145b4:	movw	r1, #0
   145b8:	cmp	r1, r0
   145bc:	blt	1472c <__assert_fail@plt+0x3124>
   145c0:	b	14754 <__assert_fail@plt+0x314c>
   145c4:	movw	r0, #8568	; 0x2178
   145c8:	movt	r0, #4
   145cc:	ldr	r0, [r0]
   145d0:	sub	r0, r0, #1
   145d4:	movw	r1, #0
   145d8:	cmp	r1, r0
   145dc:	bge	14754 <__assert_fail@plt+0x314c>
   145e0:	movw	r0, #8568	; 0x2178
   145e4:	movt	r0, #4
   145e8:	ldr	r0, [r0]
   145ec:	sub	r0, r0, #1
   145f0:	sub	r0, r0, #1
   145f4:	mvn	r1, #0
   145f8:	cmp	r1, r0
   145fc:	blt	1472c <__assert_fail@plt+0x3124>
   14600:	b	14754 <__assert_fail@plt+0x314c>
   14604:	movw	r0, #8732	; 0x221c
   14608:	movt	r0, #4
   1460c:	ldr	r0, [r0]
   14610:	movw	r1, #0
   14614:	sdiv	r0, r1, r0
   14618:	movw	r1, #8568	; 0x2178
   1461c:	movt	r1, #4
   14620:	ldr	r1, [r1]
   14624:	sub	r1, r1, #1
   14628:	cmp	r0, r1
   1462c:	blt	1472c <__assert_fail@plt+0x3124>
   14630:	b	14754 <__assert_fail@plt+0x314c>
   14634:	andhi	r0, r0, r1
   14638:	movw	r0, #8732	; 0x221c
   1463c:	movt	r0, #4
   14640:	ldr	r0, [r0]
   14644:	cmp	r0, #0
   14648:	bne	14650 <__assert_fail@plt+0x3048>
   1464c:	b	14754 <__assert_fail@plt+0x314c>
   14650:	movw	r0, #8568	; 0x2178
   14654:	movt	r0, #4
   14658:	ldr	r0, [r0]
   1465c:	sub	r0, r0, #1
   14660:	cmp	r0, #0
   14664:	bge	14700 <__assert_fail@plt+0x30f8>
   14668:	b	1466c <__assert_fail@plt+0x3064>
   1466c:	b	146d0 <__assert_fail@plt+0x30c8>
   14670:	b	146d0 <__assert_fail@plt+0x30c8>
   14674:	movw	r0, #8568	; 0x2178
   14678:	movt	r0, #4
   1467c:	ldr	r0, [r0]
   14680:	sub	r0, r0, #1
   14684:	cmn	r0, #1
   14688:	bne	146d0 <__assert_fail@plt+0x30c8>
   1468c:	b	14690 <__assert_fail@plt+0x3088>
   14690:	movw	r0, #8732	; 0x221c
   14694:	movt	r0, #4
   14698:	ldr	r0, [r0]
   1469c:	add	r0, r0, #0
   146a0:	movw	r1, #0
   146a4:	cmp	r1, r0
   146a8:	blt	1472c <__assert_fail@plt+0x3124>
   146ac:	b	14754 <__assert_fail@plt+0x314c>
   146b0:	movw	r0, #8732	; 0x221c
   146b4:	movt	r0, #4
   146b8:	ldr	r0, [r0]
   146bc:	sub	r0, r0, #1
   146c0:	mvn	r1, #0
   146c4:	cmp	r1, r0
   146c8:	blt	1472c <__assert_fail@plt+0x3124>
   146cc:	b	14754 <__assert_fail@plt+0x314c>
   146d0:	movw	r0, #8568	; 0x2178
   146d4:	movt	r0, #4
   146d8:	ldr	r0, [r0]
   146dc:	sub	r0, r0, #1
   146e0:	movw	r1, #0
   146e4:	sdiv	r0, r1, r0
   146e8:	movw	r1, #8732	; 0x221c
   146ec:	movt	r1, #4
   146f0:	ldr	r1, [r1]
   146f4:	cmp	r0, r1
   146f8:	blt	1472c <__assert_fail@plt+0x3124>
   146fc:	b	14754 <__assert_fail@plt+0x314c>
   14700:	movw	r0, #8732	; 0x221c
   14704:	movt	r0, #4
   14708:	ldr	r0, [r0]
   1470c:	mvn	r1, #0
   14710:	udiv	r0, r1, r0
   14714:	movw	r1, #8568	; 0x2178
   14718:	movt	r1, #4
   1471c:	ldr	r1, [r1]
   14720:	sub	r1, r1, #1
   14724:	cmp	r0, r1
   14728:	bcs	14754 <__assert_fail@plt+0x314c>
   1472c:	movw	r0, #8568	; 0x2178
   14730:	movt	r0, #4
   14734:	ldr	r0, [r0]
   14738:	sub	r0, r0, #1
   1473c:	movw	r1, #8732	; 0x221c
   14740:	movt	r1, #4
   14744:	ldr	r1, [r1]
   14748:	mul	r0, r0, r1
   1474c:	str	r0, [fp, #-16]
   14750:	b	15434 <__assert_fail@plt+0x3e2c>
   14754:	movw	r0, #8568	; 0x2178
   14758:	movt	r0, #4
   1475c:	ldr	r0, [r0]
   14760:	sub	r0, r0, #1
   14764:	movw	r1, #8732	; 0x221c
   14768:	movt	r1, #4
   1476c:	ldr	r1, [r1]
   14770:	mul	r0, r0, r1
   14774:	str	r0, [fp, #-16]
   14778:	b	1543c <__assert_fail@plt+0x3e34>
   1477c:	b	14780 <__assert_fail@plt+0x3178>
   14780:	b	14784 <__assert_fail@plt+0x317c>
   14784:	movw	r0, #8732	; 0x221c
   14788:	movt	r0, #4
   1478c:	ldr	r0, [r0]
   14790:	cmp	r0, #0
   14794:	bge	1491c <__assert_fail@plt+0x3314>
   14798:	movw	r0, #8568	; 0x2178
   1479c:	movt	r0, #4
   147a0:	ldr	r0, [r0]
   147a4:	sub	r0, r0, #1
   147a8:	cmp	r0, #0
   147ac:	bge	14870 <__assert_fail@plt+0x3268>
   147b0:	b	147b4 <__assert_fail@plt+0x31ac>
   147b4:	ldr	r0, [pc, #3552]	; 1559c <__assert_fail@plt+0x3f94>
   147b8:	movw	r1, #8568	; 0x2178
   147bc:	movt	r1, #4
   147c0:	ldr	r1, [r1]
   147c4:	sub	r1, r1, #1
   147c8:	movw	r2, #8732	; 0x221c
   147cc:	movt	r2, #4
   147d0:	ldr	r2, [r2]
   147d4:	sdiv	r0, r0, r2
   147d8:	cmp	r1, r0
   147dc:	blt	14a04 <__assert_fail@plt+0x33fc>
   147e0:	b	14a2c <__assert_fail@plt+0x3424>
   147e4:	b	147e8 <__assert_fail@plt+0x31e0>
   147e8:	ldr	r0, [pc, #3496]	; 15598 <__assert_fail@plt+0x3f90>
   147ec:	movw	r1, #8732	; 0x221c
   147f0:	movt	r1, #4
   147f4:	ldr	r1, [r1]
   147f8:	cmp	r1, r0
   147fc:	blt	1481c <__assert_fail@plt+0x3214>
   14800:	b	14828 <__assert_fail@plt+0x3220>
   14804:	movw	r0, #8732	; 0x221c
   14808:	movt	r0, #4
   1480c:	ldr	r0, [r0]
   14810:	movw	r1, #0
   14814:	cmp	r1, r0
   14818:	bge	14828 <__assert_fail@plt+0x3220>
   1481c:	movw	r0, #0
   14820:	str	r0, [fp, #-48]	; 0xffffffd0
   14824:	b	14848 <__assert_fail@plt+0x3240>
   14828:	ldr	r0, [pc, #3436]	; 1559c <__assert_fail@plt+0x3f94>
   1482c:	movw	r1, #8732	; 0x221c
   14830:	movt	r1, #4
   14834:	ldr	r1, [r1]
   14838:	movw	r2, #0
   1483c:	sub	r1, r2, r1
   14840:	sdiv	r0, r0, r1
   14844:	str	r0, [fp, #-48]	; 0xffffffd0
   14848:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1484c:	movw	r1, #8568	; 0x2178
   14850:	movt	r1, #4
   14854:	ldr	r1, [r1]
   14858:	sub	r1, r1, #1
   1485c:	mvn	r2, #0
   14860:	sub	r1, r2, r1
   14864:	cmp	r0, r1
   14868:	ble	14a04 <__assert_fail@plt+0x33fc>
   1486c:	b	14a2c <__assert_fail@plt+0x3424>
   14870:	movw	r0, #8732	; 0x221c
   14874:	movt	r0, #4
   14878:	ldr	r0, [r0]
   1487c:	cmn	r0, #1
   14880:	bne	148ec <__assert_fail@plt+0x32e4>
   14884:	b	14888 <__assert_fail@plt+0x3280>
   14888:	movw	r0, #8568	; 0x2178
   1488c:	movt	r0, #4
   14890:	ldr	r0, [r0]
   14894:	sub	r0, r0, #1
   14898:	add	r0, r0, #-2147483648	; 0x80000000
   1489c:	movw	r1, #0
   148a0:	cmp	r1, r0
   148a4:	blt	14a04 <__assert_fail@plt+0x33fc>
   148a8:	b	14a2c <__assert_fail@plt+0x3424>
   148ac:	movw	r0, #8568	; 0x2178
   148b0:	movt	r0, #4
   148b4:	ldr	r0, [r0]
   148b8:	sub	r0, r0, #1
   148bc:	movw	r1, #0
   148c0:	cmp	r1, r0
   148c4:	bge	14a2c <__assert_fail@plt+0x3424>
   148c8:	ldr	r0, [pc, #3276]	; 1559c <__assert_fail@plt+0x3f94>
   148cc:	movw	r1, #8568	; 0x2178
   148d0:	movt	r1, #4
   148d4:	ldr	r1, [r1]
   148d8:	sub	r1, r1, #1
   148dc:	sub	r1, r1, #1
   148e0:	cmp	r0, r1
   148e4:	blt	14a04 <__assert_fail@plt+0x33fc>
   148e8:	b	14a2c <__assert_fail@plt+0x3424>
   148ec:	ldr	r0, [pc, #3244]	; 155a0 <__assert_fail@plt+0x3f98>
   148f0:	movw	r1, #8732	; 0x221c
   148f4:	movt	r1, #4
   148f8:	ldr	r1, [r1]
   148fc:	sdiv	r0, r0, r1
   14900:	movw	r1, #8568	; 0x2178
   14904:	movt	r1, #4
   14908:	ldr	r1, [r1]
   1490c:	sub	r1, r1, #1
   14910:	cmp	r0, r1
   14914:	blt	14a04 <__assert_fail@plt+0x33fc>
   14918:	b	14a2c <__assert_fail@plt+0x3424>
   1491c:	movw	r0, #8732	; 0x221c
   14920:	movt	r0, #4
   14924:	ldr	r0, [r0]
   14928:	cmp	r0, #0
   1492c:	bne	14934 <__assert_fail@plt+0x332c>
   14930:	b	14a2c <__assert_fail@plt+0x3424>
   14934:	movw	r0, #8568	; 0x2178
   14938:	movt	r0, #4
   1493c:	ldr	r0, [r0]
   14940:	sub	r0, r0, #1
   14944:	cmp	r0, #0
   14948:	bge	149d8 <__assert_fail@plt+0x33d0>
   1494c:	movw	r0, #8568	; 0x2178
   14950:	movt	r0, #4
   14954:	ldr	r0, [r0]
   14958:	sub	r0, r0, #1
   1495c:	cmn	r0, #1
   14960:	bne	149a8 <__assert_fail@plt+0x33a0>
   14964:	b	14968 <__assert_fail@plt+0x3360>
   14968:	movw	r0, #8732	; 0x221c
   1496c:	movt	r0, #4
   14970:	ldr	r0, [r0]
   14974:	add	r0, r0, #-2147483648	; 0x80000000
   14978:	movw	r1, #0
   1497c:	cmp	r1, r0
   14980:	blt	14a04 <__assert_fail@plt+0x33fc>
   14984:	b	14a2c <__assert_fail@plt+0x3424>
   14988:	ldr	r0, [pc, #3084]	; 1559c <__assert_fail@plt+0x3f94>
   1498c:	movw	r1, #8732	; 0x221c
   14990:	movt	r1, #4
   14994:	ldr	r1, [r1]
   14998:	sub	r1, r1, #1
   1499c:	cmp	r0, r1
   149a0:	blt	14a04 <__assert_fail@plt+0x33fc>
   149a4:	b	14a2c <__assert_fail@plt+0x3424>
   149a8:	ldr	r0, [pc, #3056]	; 155a0 <__assert_fail@plt+0x3f98>
   149ac:	movw	r1, #8568	; 0x2178
   149b0:	movt	r1, #4
   149b4:	ldr	r1, [r1]
   149b8:	sub	r1, r1, #1
   149bc:	sdiv	r0, r0, r1
   149c0:	movw	r1, #8732	; 0x221c
   149c4:	movt	r1, #4
   149c8:	ldr	r1, [r1]
   149cc:	cmp	r0, r1
   149d0:	blt	14a04 <__assert_fail@plt+0x33fc>
   149d4:	b	14a2c <__assert_fail@plt+0x3424>
   149d8:	ldr	r0, [pc, #3004]	; 1559c <__assert_fail@plt+0x3f94>
   149dc:	movw	r1, #8732	; 0x221c
   149e0:	movt	r1, #4
   149e4:	ldr	r1, [r1]
   149e8:	sdiv	r0, r0, r1
   149ec:	movw	r1, #8568	; 0x2178
   149f0:	movt	r1, #4
   149f4:	ldr	r1, [r1]
   149f8:	sub	r1, r1, #1
   149fc:	cmp	r0, r1
   14a00:	bge	14a2c <__assert_fail@plt+0x3424>
   14a04:	movw	r0, #8568	; 0x2178
   14a08:	movt	r0, #4
   14a0c:	ldr	r0, [r0]
   14a10:	sub	r0, r0, #1
   14a14:	movw	r1, #8732	; 0x221c
   14a18:	movt	r1, #4
   14a1c:	ldr	r1, [r1]
   14a20:	mul	r0, r0, r1
   14a24:	str	r0, [fp, #-16]
   14a28:	b	15434 <__assert_fail@plt+0x3e2c>
   14a2c:	movw	r0, #8568	; 0x2178
   14a30:	movt	r0, #4
   14a34:	ldr	r0, [r0]
   14a38:	sub	r0, r0, #1
   14a3c:	movw	r1, #8732	; 0x221c
   14a40:	movt	r1, #4
   14a44:	ldr	r1, [r1]
   14a48:	mul	r0, r0, r1
   14a4c:	str	r0, [fp, #-16]
   14a50:	b	1543c <__assert_fail@plt+0x3e34>
   14a54:	movw	r0, #8732	; 0x221c
   14a58:	movt	r0, #4
   14a5c:	ldr	r0, [r0]
   14a60:	cmp	r0, #0
   14a64:	bge	14bf8 <__assert_fail@plt+0x35f0>
   14a68:	movw	r0, #8568	; 0x2178
   14a6c:	movt	r0, #4
   14a70:	ldr	r0, [r0]
   14a74:	sub	r0, r0, #1
   14a78:	cmp	r0, #0
   14a7c:	bge	14b40 <__assert_fail@plt+0x3538>
   14a80:	b	14ab4 <__assert_fail@plt+0x34ac>
   14a84:	movw	r0, #8568	; 0x2178
   14a88:	movt	r0, #4
   14a8c:	ldr	r0, [r0]
   14a90:	sub	r0, r0, #1
   14a94:	movw	r1, #8732	; 0x221c
   14a98:	movt	r1, #4
   14a9c:	ldr	r1, [r1]
   14aa0:	mvn	r2, #0
   14aa4:	udiv	r1, r2, r1
   14aa8:	cmp	r0, r1
   14aac:	bcc	14cf0 <__assert_fail@plt+0x36e8>
   14ab0:	b	14d18 <__assert_fail@plt+0x3710>
   14ab4:	b	14ab8 <__assert_fail@plt+0x34b0>
   14ab8:	ldr	r0, [pc, #2776]	; 15598 <__assert_fail@plt+0x3f90>
   14abc:	movw	r1, #8732	; 0x221c
   14ac0:	movt	r1, #4
   14ac4:	ldr	r1, [r1]
   14ac8:	cmp	r1, r0
   14acc:	blt	14aec <__assert_fail@plt+0x34e4>
   14ad0:	b	14af8 <__assert_fail@plt+0x34f0>
   14ad4:	movw	r0, #8732	; 0x221c
   14ad8:	movt	r0, #4
   14adc:	ldr	r0, [r0]
   14ae0:	movw	r1, #0
   14ae4:	cmp	r1, r0
   14ae8:	bge	14af8 <__assert_fail@plt+0x34f0>
   14aec:	movw	r0, #1
   14af0:	str	r0, [fp, #-52]	; 0xffffffcc
   14af4:	b	14b18 <__assert_fail@plt+0x3510>
   14af8:	movw	r0, #8732	; 0x221c
   14afc:	movt	r0, #4
   14b00:	ldr	r0, [r0]
   14b04:	movw	r1, #0
   14b08:	sub	r0, r1, r0
   14b0c:	mvn	r1, #0
   14b10:	udiv	r0, r1, r0
   14b14:	str	r0, [fp, #-52]	; 0xffffffcc
   14b18:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14b1c:	movw	r1, #8568	; 0x2178
   14b20:	movt	r1, #4
   14b24:	ldr	r1, [r1]
   14b28:	sub	r1, r1, #1
   14b2c:	mvn	r2, #0
   14b30:	sub	r1, r2, r1
   14b34:	cmp	r0, r1
   14b38:	bls	14cf0 <__assert_fail@plt+0x36e8>
   14b3c:	b	14d18 <__assert_fail@plt+0x3710>
   14b40:	b	14b44 <__assert_fail@plt+0x353c>
   14b44:	b	14bc8 <__assert_fail@plt+0x35c0>
   14b48:	b	14bc8 <__assert_fail@plt+0x35c0>
   14b4c:	movw	r0, #8732	; 0x221c
   14b50:	movt	r0, #4
   14b54:	ldr	r0, [r0]
   14b58:	cmn	r0, #1
   14b5c:	bne	14bc8 <__assert_fail@plt+0x35c0>
   14b60:	b	14b64 <__assert_fail@plt+0x355c>
   14b64:	movw	r0, #8568	; 0x2178
   14b68:	movt	r0, #4
   14b6c:	ldr	r0, [r0]
   14b70:	sub	r0, r0, #1
   14b74:	add	r0, r0, #0
   14b78:	movw	r1, #0
   14b7c:	cmp	r1, r0
   14b80:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14b84:	b	14d18 <__assert_fail@plt+0x3710>
   14b88:	movw	r0, #8568	; 0x2178
   14b8c:	movt	r0, #4
   14b90:	ldr	r0, [r0]
   14b94:	sub	r0, r0, #1
   14b98:	movw	r1, #0
   14b9c:	cmp	r1, r0
   14ba0:	bge	14d18 <__assert_fail@plt+0x3710>
   14ba4:	movw	r0, #8568	; 0x2178
   14ba8:	movt	r0, #4
   14bac:	ldr	r0, [r0]
   14bb0:	sub	r0, r0, #1
   14bb4:	sub	r0, r0, #1
   14bb8:	mvn	r1, #0
   14bbc:	cmp	r1, r0
   14bc0:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14bc4:	b	14d18 <__assert_fail@plt+0x3710>
   14bc8:	movw	r0, #8732	; 0x221c
   14bcc:	movt	r0, #4
   14bd0:	ldr	r0, [r0]
   14bd4:	movw	r1, #0
   14bd8:	sdiv	r0, r1, r0
   14bdc:	movw	r1, #8568	; 0x2178
   14be0:	movt	r1, #4
   14be4:	ldr	r1, [r1]
   14be8:	sub	r1, r1, #1
   14bec:	cmp	r0, r1
   14bf0:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14bf4:	b	14d18 <__assert_fail@plt+0x3710>
   14bf8:	movw	r0, #8732	; 0x221c
   14bfc:	movt	r0, #4
   14c00:	ldr	r0, [r0]
   14c04:	cmp	r0, #0
   14c08:	bne	14c10 <__assert_fail@plt+0x3608>
   14c0c:	b	14d18 <__assert_fail@plt+0x3710>
   14c10:	movw	r0, #8568	; 0x2178
   14c14:	movt	r0, #4
   14c18:	ldr	r0, [r0]
   14c1c:	sub	r0, r0, #1
   14c20:	cmp	r0, #0
   14c24:	bge	14cc4 <__assert_fail@plt+0x36bc>
   14c28:	b	14c2c <__assert_fail@plt+0x3624>
   14c2c:	b	14c90 <__assert_fail@plt+0x3688>
   14c30:	b	14c90 <__assert_fail@plt+0x3688>
   14c34:	movw	r0, #8568	; 0x2178
   14c38:	movt	r0, #4
   14c3c:	ldr	r0, [r0]
   14c40:	sub	r0, r0, #1
   14c44:	cmn	r0, #1
   14c48:	bne	14c90 <__assert_fail@plt+0x3688>
   14c4c:	b	14c50 <__assert_fail@plt+0x3648>
   14c50:	movw	r0, #8732	; 0x221c
   14c54:	movt	r0, #4
   14c58:	ldr	r0, [r0]
   14c5c:	add	r0, r0, #0
   14c60:	movw	r1, #0
   14c64:	cmp	r1, r0
   14c68:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14c6c:	b	14d18 <__assert_fail@plt+0x3710>
   14c70:	movw	r0, #8732	; 0x221c
   14c74:	movt	r0, #4
   14c78:	ldr	r0, [r0]
   14c7c:	sub	r0, r0, #1
   14c80:	mvn	r1, #0
   14c84:	cmp	r1, r0
   14c88:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14c8c:	b	14d18 <__assert_fail@plt+0x3710>
   14c90:	movw	r0, #8568	; 0x2178
   14c94:	movt	r0, #4
   14c98:	ldr	r0, [r0]
   14c9c:	sub	r0, r0, #1
   14ca0:	movw	r1, #0
   14ca4:	sdiv	r0, r1, r0
   14ca8:	movw	r1, #8732	; 0x221c
   14cac:	movt	r1, #4
   14cb0:	ldr	r1, [r1]
   14cb4:	cmp	r0, r1
   14cb8:	blt	14cf0 <__assert_fail@plt+0x36e8>
   14cbc:	b	14d18 <__assert_fail@plt+0x3710>
   14cc0:			; <UNDEFINED> instruction: 0xffff8000
   14cc4:	movw	r0, #8732	; 0x221c
   14cc8:	movt	r0, #4
   14ccc:	ldr	r0, [r0]
   14cd0:	mvn	r1, #0
   14cd4:	udiv	r0, r1, r0
   14cd8:	movw	r1, #8568	; 0x2178
   14cdc:	movt	r1, #4
   14ce0:	ldr	r1, [r1]
   14ce4:	sub	r1, r1, #1
   14ce8:	cmp	r0, r1
   14cec:	bcs	14d18 <__assert_fail@plt+0x3710>
   14cf0:	movw	r0, #8568	; 0x2178
   14cf4:	movt	r0, #4
   14cf8:	ldr	r0, [r0]
   14cfc:	sub	r0, r0, #1
   14d00:	movw	r1, #8732	; 0x221c
   14d04:	movt	r1, #4
   14d08:	ldr	r1, [r1]
   14d0c:	mul	r0, r0, r1
   14d10:	str	r0, [fp, #-16]
   14d14:	b	15434 <__assert_fail@plt+0x3e2c>
   14d18:	movw	r0, #8568	; 0x2178
   14d1c:	movt	r0, #4
   14d20:	ldr	r0, [r0]
   14d24:	sub	r0, r0, #1
   14d28:	movw	r1, #8732	; 0x221c
   14d2c:	movt	r1, #4
   14d30:	ldr	r1, [r1]
   14d34:	mul	r0, r0, r1
   14d38:	str	r0, [fp, #-16]
   14d3c:	b	1543c <__assert_fail@plt+0x3e34>
   14d40:	b	14d44 <__assert_fail@plt+0x373c>
   14d44:	movw	r0, #8732	; 0x221c
   14d48:	movt	r0, #4
   14d4c:	ldr	r0, [r0]
   14d50:	cmp	r0, #0
   14d54:	bge	14f54 <__assert_fail@plt+0x394c>
   14d58:	movw	r0, #8568	; 0x2178
   14d5c:	movt	r0, #4
   14d60:	ldr	r0, [r0]
   14d64:	sub	r0, r0, #1
   14d68:	cmp	r0, #0
   14d6c:	bge	14e8c <__assert_fail@plt+0x3884>
   14d70:	b	14d74 <__assert_fail@plt+0x376c>
   14d74:	movw	r0, #8568	; 0x2178
   14d78:	movt	r0, #4
   14d7c:	ldr	r0, [r0]
   14d80:	sub	r0, r0, #1
   14d84:	movw	r1, #8732	; 0x221c
   14d88:	movt	r1, #4
   14d8c:	ldr	r1, [r1]
   14d90:	asr	r3, r1, #31
   14d94:	mvn	r2, #0
   14d98:	mvn	ip, #-2147483648	; 0x80000000
   14d9c:	str	r0, [fp, #-56]	; 0xffffffc8
   14da0:	mov	r0, r2
   14da4:	str	r1, [fp, #-60]	; 0xffffffc4
   14da8:	mov	r1, ip
   14dac:	ldr	r2, [fp, #-60]	; 0xffffffc4
   14db0:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   14db4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14db8:	subs	r0, r2, r0
   14dbc:	rscs	r1, r1, r2, asr #31
   14dc0:	str	r0, [fp, #-64]	; 0xffffffc0
   14dc4:	str	r1, [fp, #-68]	; 0xffffffbc
   14dc8:	blt	15084 <__assert_fail@plt+0x3a7c>
   14dcc:	b	150ac <__assert_fail@plt+0x3aa4>
   14dd0:	b	14dd4 <__assert_fail@plt+0x37cc>
   14dd4:	ldr	r0, [pc, #1980]	; 15598 <__assert_fail@plt+0x3f90>
   14dd8:	movw	r1, #8732	; 0x221c
   14ddc:	movt	r1, #4
   14de0:	ldr	r1, [r1]
   14de4:	cmp	r1, r0
   14de8:	blt	14e08 <__assert_fail@plt+0x3800>
   14dec:	b	14e1c <__assert_fail@plt+0x3814>
   14df0:	movw	r0, #8732	; 0x221c
   14df4:	movt	r0, #4
   14df8:	ldr	r0, [r0]
   14dfc:	movw	r1, #0
   14e00:	cmp	r1, r0
   14e04:	bge	14e1c <__assert_fail@plt+0x3814>
   14e08:	mov	r0, #0
   14e0c:	mvn	r1, #0
   14e10:	str	r1, [fp, #-72]	; 0xffffffb8
   14e14:	str	r0, [fp, #-76]	; 0xffffffb4
   14e18:	b	14e58 <__assert_fail@plt+0x3850>
   14e1c:	movw	r0, #8732	; 0x221c
   14e20:	movt	r0, #4
   14e24:	ldr	r0, [r0]
   14e28:	rsb	r0, r0, #0
   14e2c:	asr	r3, r0, #31
   14e30:	mvn	r1, #0
   14e34:	mvn	r2, #-2147483648	; 0x80000000
   14e38:	str	r0, [fp, #-80]	; 0xffffffb0
   14e3c:	mov	r0, r1
   14e40:	mov	r1, r2
   14e44:	ldr	r2, [fp, #-80]	; 0xffffffb0
   14e48:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   14e4c:	str	r0, [fp, #-72]	; 0xffffffb8
   14e50:	str	r1, [fp, #-76]	; 0xffffffb4
   14e54:	b	14e58 <__assert_fail@plt+0x3850>
   14e58:	ldr	r0, [fp, #-76]	; 0xffffffb4
   14e5c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14e60:	movw	r2, #8568	; 0x2178
   14e64:	movt	r2, #4
   14e68:	ldr	r2, [r2]
   14e6c:	sub	r2, r2, #1
   14e70:	mvn	r2, r2
   14e74:	subs	r1, r2, r1
   14e78:	rscs	r0, r0, r2, asr #31
   14e7c:	str	r1, [fp, #-84]	; 0xffffffac
   14e80:	str	r0, [fp, #-88]	; 0xffffffa8
   14e84:	bge	15084 <__assert_fail@plt+0x3a7c>
   14e88:	b	150ac <__assert_fail@plt+0x3aa4>
   14e8c:	movw	r0, #8732	; 0x221c
   14e90:	movt	r0, #4
   14e94:	ldr	r0, [r0]
   14e98:	cmn	r0, #1
   14e9c:	bne	14f00 <__assert_fail@plt+0x38f8>
   14ea0:	b	14ea4 <__assert_fail@plt+0x389c>
   14ea4:	movw	r0, #8568	; 0x2178
   14ea8:	movt	r0, #4
   14eac:	ldr	r0, [r0]
   14eb0:	sub	r0, r0, #1
   14eb4:	mov	r1, #-2147483648	; 0x80000000
   14eb8:	add	r1, r1, r0, asr #31
   14ebc:	rsbs	r0, r0, #0
   14ec0:	rscs	r1, r1, #0
   14ec4:	str	r0, [fp, #-92]	; 0xffffffa4
   14ec8:	str	r1, [fp, #-96]	; 0xffffffa0
   14ecc:	blt	15084 <__assert_fail@plt+0x3a7c>
   14ed0:	b	150ac <__assert_fail@plt+0x3aa4>
   14ed4:	movw	r0, #8568	; 0x2178
   14ed8:	movt	r0, #4
   14edc:	ldr	r0, [r0]
   14ee0:	sub	r0, r0, #1
   14ee4:	movw	r1, #0
   14ee8:	cmp	r1, r0
   14eec:	bge	150ac <__assert_fail@plt+0x3aa4>
   14ef0:	mov	r0, #0
   14ef4:	cmp	r0, #0
   14ef8:	bne	15084 <__assert_fail@plt+0x3a7c>
   14efc:	b	150ac <__assert_fail@plt+0x3aa4>
   14f00:	movw	r0, #8732	; 0x221c
   14f04:	movt	r0, #4
   14f08:	ldr	r0, [r0]
   14f0c:	asr	r3, r0, #31
   14f10:	mov	r1, #0
   14f14:	mov	r2, #-2147483648	; 0x80000000
   14f18:	str	r0, [sp, #100]	; 0x64
   14f1c:	mov	r0, r1
   14f20:	mov	r1, r2
   14f24:	ldr	r2, [sp, #100]	; 0x64
   14f28:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   14f2c:	movw	r2, #8568	; 0x2178
   14f30:	movt	r2, #4
   14f34:	ldr	r2, [r2]
   14f38:	sub	r2, r2, #1
   14f3c:	subs	r0, r0, r2
   14f40:	sbcs	r1, r1, r2, asr #31
   14f44:	str	r0, [sp, #96]	; 0x60
   14f48:	str	r1, [sp, #92]	; 0x5c
   14f4c:	blt	15084 <__assert_fail@plt+0x3a7c>
   14f50:	b	150ac <__assert_fail@plt+0x3aa4>
   14f54:	movw	r0, #8732	; 0x221c
   14f58:	movt	r0, #4
   14f5c:	ldr	r0, [r0]
   14f60:	cmp	r0, #0
   14f64:	bne	14f6c <__assert_fail@plt+0x3964>
   14f68:	b	150ac <__assert_fail@plt+0x3aa4>
   14f6c:	movw	r0, #8568	; 0x2178
   14f70:	movt	r0, #4
   14f74:	ldr	r0, [r0]
   14f78:	sub	r0, r0, #1
   14f7c:	cmp	r0, #0
   14f80:	bge	15030 <__assert_fail@plt+0x3a28>
   14f84:	movw	r0, #8568	; 0x2178
   14f88:	movt	r0, #4
   14f8c:	ldr	r0, [r0]
   14f90:	sub	r0, r0, #1
   14f94:	cmn	r0, #1
   14f98:	bne	14fdc <__assert_fail@plt+0x39d4>
   14f9c:	b	14fa0 <__assert_fail@plt+0x3998>
   14fa0:	movw	r0, #8732	; 0x221c
   14fa4:	movt	r0, #4
   14fa8:	ldr	r0, [r0]
   14fac:	mov	r1, #-2147483648	; 0x80000000
   14fb0:	add	r1, r1, r0, asr #31
   14fb4:	rsbs	r0, r0, #0
   14fb8:	rscs	r1, r1, #0
   14fbc:	str	r0, [sp, #88]	; 0x58
   14fc0:	str	r1, [sp, #84]	; 0x54
   14fc4:	blt	15084 <__assert_fail@plt+0x3a7c>
   14fc8:	b	150ac <__assert_fail@plt+0x3aa4>
   14fcc:	mov	r0, #0
   14fd0:	cmp	r0, #0
   14fd4:	bne	15084 <__assert_fail@plt+0x3a7c>
   14fd8:	b	150ac <__assert_fail@plt+0x3aa4>
   14fdc:	movw	r0, #8568	; 0x2178
   14fe0:	movt	r0, #4
   14fe4:	ldr	r0, [r0]
   14fe8:	sub	r0, r0, #1
   14fec:	asr	r3, r0, #31
   14ff0:	mov	r1, #0
   14ff4:	mov	r2, #-2147483648	; 0x80000000
   14ff8:	str	r0, [sp, #80]	; 0x50
   14ffc:	mov	r0, r1
   15000:	mov	r1, r2
   15004:	ldr	r2, [sp, #80]	; 0x50
   15008:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1500c:	movw	r2, #8732	; 0x221c
   15010:	movt	r2, #4
   15014:	ldr	r2, [r2]
   15018:	subs	r0, r0, r2
   1501c:	sbcs	r1, r1, r2, asr #31
   15020:	str	r0, [sp, #76]	; 0x4c
   15024:	str	r1, [sp, #72]	; 0x48
   15028:	blt	15084 <__assert_fail@plt+0x3a7c>
   1502c:	b	150ac <__assert_fail@plt+0x3aa4>
   15030:	movw	r0, #8732	; 0x221c
   15034:	movt	r0, #4
   15038:	ldr	r0, [r0]
   1503c:	asr	r3, r0, #31
   15040:	mvn	r1, #0
   15044:	mvn	r2, #-2147483648	; 0x80000000
   15048:	str	r0, [sp, #68]	; 0x44
   1504c:	mov	r0, r1
   15050:	mov	r1, r2
   15054:	ldr	r2, [sp, #68]	; 0x44
   15058:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1505c:	movw	r2, #8568	; 0x2178
   15060:	movt	r2, #4
   15064:	ldr	r2, [r2]
   15068:	sub	r2, r2, #1
   1506c:	subs	r0, r0, r2
   15070:	sbcs	r1, r1, r2, asr #31
   15074:	str	r0, [sp, #64]	; 0x40
   15078:	str	r1, [sp, #60]	; 0x3c
   1507c:	bge	150ac <__assert_fail@plt+0x3aa4>
   15080:	b	15084 <__assert_fail@plt+0x3a7c>
   15084:	movw	r0, #8568	; 0x2178
   15088:	movt	r0, #4
   1508c:	ldr	r0, [r0]
   15090:	sub	r0, r0, #1
   15094:	movw	r1, #8732	; 0x221c
   15098:	movt	r1, #4
   1509c:	ldr	r1, [r1]
   150a0:	mul	r0, r0, r1
   150a4:	str	r0, [fp, #-16]
   150a8:	b	15434 <__assert_fail@plt+0x3e2c>
   150ac:	movw	r0, #8568	; 0x2178
   150b0:	movt	r0, #4
   150b4:	ldr	r0, [r0]
   150b8:	sub	r0, r0, #1
   150bc:	movw	r1, #8732	; 0x221c
   150c0:	movt	r1, #4
   150c4:	ldr	r1, [r1]
   150c8:	mul	r0, r0, r1
   150cc:	str	r0, [fp, #-16]
   150d0:	b	1543c <__assert_fail@plt+0x3e34>
   150d4:	movw	r0, #8732	; 0x221c
   150d8:	movt	r0, #4
   150dc:	ldr	r0, [r0]
   150e0:	cmp	r0, #0
   150e4:	bge	152cc <__assert_fail@plt+0x3cc4>
   150e8:	movw	r0, #8568	; 0x2178
   150ec:	movt	r0, #4
   150f0:	ldr	r0, [r0]
   150f4:	sub	r0, r0, #1
   150f8:	cmp	r0, #0
   150fc:	bge	15214 <__assert_fail@plt+0x3c0c>
   15100:	b	1515c <__assert_fail@plt+0x3b54>
   15104:	movw	r0, #8568	; 0x2178
   15108:	movt	r0, #4
   1510c:	ldr	r0, [r0]
   15110:	sub	r0, r0, #1
   15114:	movw	r1, #8732	; 0x221c
   15118:	movt	r1, #4
   1511c:	ldr	r1, [r1]
   15120:	asr	r3, r1, #31
   15124:	mvn	r2, #0
   15128:	str	r0, [sp, #56]	; 0x38
   1512c:	mov	r0, r2
   15130:	str	r1, [sp, #52]	; 0x34
   15134:	mov	r1, r2
   15138:	ldr	r2, [sp, #52]	; 0x34
   1513c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   15140:	ldr	r2, [sp, #56]	; 0x38
   15144:	subs	r0, r2, r0
   15148:	rscs	r1, r1, r2, asr #31
   1514c:	str	r0, [sp, #48]	; 0x30
   15150:	str	r1, [sp, #44]	; 0x2c
   15154:	bcc	153e4 <__assert_fail@plt+0x3ddc>
   15158:	b	1540c <__assert_fail@plt+0x3e04>
   1515c:	b	15160 <__assert_fail@plt+0x3b58>
   15160:	ldr	r0, [pc, #1072]	; 15598 <__assert_fail@plt+0x3f90>
   15164:	movw	r1, #8732	; 0x221c
   15168:	movt	r1, #4
   1516c:	ldr	r1, [r1]
   15170:	cmp	r1, r0
   15174:	blt	15194 <__assert_fail@plt+0x3b8c>
   15178:	b	151ac <__assert_fail@plt+0x3ba4>
   1517c:	movw	r0, #8732	; 0x221c
   15180:	movt	r0, #4
   15184:	ldr	r0, [r0]
   15188:	movw	r1, #0
   1518c:	cmp	r1, r0
   15190:	bge	151ac <__assert_fail@plt+0x3ba4>
   15194:	mov	r0, #1
   15198:	mvn	r1, #0
   1519c:	str	r1, [sp, #40]	; 0x28
   151a0:	str	r0, [sp, #36]	; 0x24
   151a4:	b	151e0 <__assert_fail@plt+0x3bd8>
   151a8:	svcvc	0x00ffffff
   151ac:	movw	r0, #8732	; 0x221c
   151b0:	movt	r0, #4
   151b4:	ldr	r0, [r0]
   151b8:	rsb	r0, r0, #0
   151bc:	asr	r3, r0, #31
   151c0:	mvn	r1, #0
   151c4:	str	r0, [sp, #32]
   151c8:	mov	r0, r1
   151cc:	ldr	r2, [sp, #32]
   151d0:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   151d4:	str	r0, [sp, #40]	; 0x28
   151d8:	str	r1, [sp, #36]	; 0x24
   151dc:	b	151e0 <__assert_fail@plt+0x3bd8>
   151e0:	ldr	r0, [sp, #36]	; 0x24
   151e4:	ldr	r1, [sp, #40]	; 0x28
   151e8:	movw	r2, #8568	; 0x2178
   151ec:	movt	r2, #4
   151f0:	ldr	r2, [r2]
   151f4:	sub	r2, r2, #1
   151f8:	mvn	r2, r2
   151fc:	subs	r1, r2, r1
   15200:	rscs	r0, r0, r2, asr #31
   15204:	str	r1, [sp, #28]
   15208:	str	r0, [sp, #24]
   1520c:	bcs	153e4 <__assert_fail@plt+0x3ddc>
   15210:	b	1540c <__assert_fail@plt+0x3e04>
   15214:	b	15218 <__assert_fail@plt+0x3c10>
   15218:	b	1529c <__assert_fail@plt+0x3c94>
   1521c:	b	1529c <__assert_fail@plt+0x3c94>
   15220:	movw	r0, #8732	; 0x221c
   15224:	movt	r0, #4
   15228:	ldr	r0, [r0]
   1522c:	cmn	r0, #1
   15230:	bne	1529c <__assert_fail@plt+0x3c94>
   15234:	b	15238 <__assert_fail@plt+0x3c30>
   15238:	movw	r0, #8568	; 0x2178
   1523c:	movt	r0, #4
   15240:	ldr	r0, [r0]
   15244:	sub	r0, r0, #1
   15248:	add	r0, r0, #0
   1524c:	movw	r1, #0
   15250:	cmp	r1, r0
   15254:	blt	153e4 <__assert_fail@plt+0x3ddc>
   15258:	b	1540c <__assert_fail@plt+0x3e04>
   1525c:	movw	r0, #8568	; 0x2178
   15260:	movt	r0, #4
   15264:	ldr	r0, [r0]
   15268:	sub	r0, r0, #1
   1526c:	movw	r1, #0
   15270:	cmp	r1, r0
   15274:	bge	1540c <__assert_fail@plt+0x3e04>
   15278:	movw	r0, #8568	; 0x2178
   1527c:	movt	r0, #4
   15280:	ldr	r0, [r0]
   15284:	sub	r0, r0, #1
   15288:	sub	r0, r0, #1
   1528c:	mvn	r1, #0
   15290:	cmp	r1, r0
   15294:	blt	153e4 <__assert_fail@plt+0x3ddc>
   15298:	b	1540c <__assert_fail@plt+0x3e04>
   1529c:	movw	r0, #8732	; 0x221c
   152a0:	movt	r0, #4
   152a4:	ldr	r0, [r0]
   152a8:	movw	r1, #0
   152ac:	sdiv	r0, r1, r0
   152b0:	movw	r1, #8568	; 0x2178
   152b4:	movt	r1, #4
   152b8:	ldr	r1, [r1]
   152bc:	sub	r1, r1, #1
   152c0:	cmp	r0, r1
   152c4:	blt	153e4 <__assert_fail@plt+0x3ddc>
   152c8:	b	1540c <__assert_fail@plt+0x3e04>
   152cc:	movw	r0, #8732	; 0x221c
   152d0:	movt	r0, #4
   152d4:	ldr	r0, [r0]
   152d8:	cmp	r0, #0
   152dc:	bne	152e4 <__assert_fail@plt+0x3cdc>
   152e0:	b	1540c <__assert_fail@plt+0x3e04>
   152e4:	movw	r0, #8568	; 0x2178
   152e8:	movt	r0, #4
   152ec:	ldr	r0, [r0]
   152f0:	sub	r0, r0, #1
   152f4:	cmp	r0, #0
   152f8:	bge	15398 <__assert_fail@plt+0x3d90>
   152fc:	b	15300 <__assert_fail@plt+0x3cf8>
   15300:	b	15368 <__assert_fail@plt+0x3d60>
   15304:	b	15368 <__assert_fail@plt+0x3d60>
   15308:	andhi	r0, r0, r0
   1530c:	movw	r0, #8568	; 0x2178
   15310:	movt	r0, #4
   15314:	ldr	r0, [r0]
   15318:	sub	r0, r0, #1
   1531c:	cmn	r0, #1
   15320:	bne	15368 <__assert_fail@plt+0x3d60>
   15324:	b	15328 <__assert_fail@plt+0x3d20>
   15328:	movw	r0, #8732	; 0x221c
   1532c:	movt	r0, #4
   15330:	ldr	r0, [r0]
   15334:	add	r0, r0, #0
   15338:	movw	r1, #0
   1533c:	cmp	r1, r0
   15340:	blt	153e4 <__assert_fail@plt+0x3ddc>
   15344:	b	1540c <__assert_fail@plt+0x3e04>
   15348:	movw	r0, #8732	; 0x221c
   1534c:	movt	r0, #4
   15350:	ldr	r0, [r0]
   15354:	sub	r0, r0, #1
   15358:	mvn	r1, #0
   1535c:	cmp	r1, r0
   15360:	blt	153e4 <__assert_fail@plt+0x3ddc>
   15364:	b	1540c <__assert_fail@plt+0x3e04>
   15368:	movw	r0, #8568	; 0x2178
   1536c:	movt	r0, #4
   15370:	ldr	r0, [r0]
   15374:	sub	r0, r0, #1
   15378:	movw	r1, #0
   1537c:	sdiv	r0, r1, r0
   15380:	movw	r1, #8732	; 0x221c
   15384:	movt	r1, #4
   15388:	ldr	r1, [r1]
   1538c:	cmp	r0, r1
   15390:	blt	153e4 <__assert_fail@plt+0x3ddc>
   15394:	b	1540c <__assert_fail@plt+0x3e04>
   15398:	movw	r0, #8732	; 0x221c
   1539c:	movt	r0, #4
   153a0:	ldr	r0, [r0]
   153a4:	asr	r3, r0, #31
   153a8:	mvn	r1, #0
   153ac:	str	r0, [sp, #20]
   153b0:	mov	r0, r1
   153b4:	ldr	r2, [sp, #20]
   153b8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   153bc:	movw	r2, #8568	; 0x2178
   153c0:	movt	r2, #4
   153c4:	ldr	r2, [r2]
   153c8:	sub	r2, r2, #1
   153cc:	subs	r0, r0, r2
   153d0:	sbcs	r1, r1, r2, asr #31
   153d4:	str	r0, [sp, #16]
   153d8:	str	r1, [sp, #12]
   153dc:	bcs	1540c <__assert_fail@plt+0x3e04>
   153e0:	b	153e4 <__assert_fail@plt+0x3ddc>
   153e4:	movw	r0, #8568	; 0x2178
   153e8:	movt	r0, #4
   153ec:	ldr	r0, [r0]
   153f0:	sub	r0, r0, #1
   153f4:	movw	r1, #8732	; 0x221c
   153f8:	movt	r1, #4
   153fc:	ldr	r1, [r1]
   15400:	mul	r0, r0, r1
   15404:	str	r0, [fp, #-16]
   15408:	b	15434 <__assert_fail@plt+0x3e2c>
   1540c:	movw	r0, #8568	; 0x2178
   15410:	movt	r0, #4
   15414:	ldr	r0, [r0]
   15418:	sub	r0, r0, #1
   1541c:	movw	r1, #8732	; 0x221c
   15420:	movt	r1, #4
   15424:	ldr	r1, [r1]
   15428:	mul	r0, r0, r1
   1542c:	str	r0, [fp, #-16]
   15430:	b	1543c <__assert_fail@plt+0x3e34>
   15434:	ldr	r0, [pc, #352]	; 1559c <__assert_fail@plt+0x3f94>
   15438:	str	r0, [fp, #-16]
   1543c:	movw	r0, #8556	; 0x216c
   15440:	movt	r0, #4
   15444:	ldr	r0, [r0]
   15448:	ldr	r1, [fp, #-8]
   1544c:	sub	r0, r0, r1
   15450:	ldr	r1, [fp, #-16]
   15454:	mov	r2, #1
   15458:	cmp	r0, r1
   1545c:	movwvc	r2, #0
   15460:	sub	r0, r0, r1
   15464:	str	r0, [fp, #-20]	; 0xffffffec
   15468:	tst	r2, #1
   1546c:	beq	15478 <__assert_fail@plt+0x3e70>
   15470:	movw	r0, #0
   15474:	str	r0, [fp, #-20]	; 0xffffffec
   15478:	ldr	r0, [fp, #-20]	; 0xffffffec
   1547c:	movw	r1, #8568	; 0x2178
   15480:	movt	r1, #4
   15484:	ldr	r1, [r1]
   15488:	sdiv	r0, r0, r1
   1548c:	movw	r1, #8772	; 0x2244
   15490:	movt	r1, #4
   15494:	str	r0, [r1]
   15498:	ldr	r0, [r1]
   1549c:	cmp	r0, #1
   154a0:	bge	154c8 <__assert_fail@plt+0x3ec0>
   154a4:	movw	r0, #3173	; 0xc65
   154a8:	movt	r0, #3
   154ac:	bl	114a0 <gettext@plt>
   154b0:	movw	lr, #1
   154b4:	str	r0, [sp, #8]
   154b8:	mov	r0, lr
   154bc:	movw	r1, #0
   154c0:	ldr	r2, [sp, #8]
   154c4:	bl	11428 <error@plt>
   154c8:	movw	r0, #8723	; 0x2213
   154cc:	movt	r0, #4
   154d0:	ldrb	r0, [r0]
   154d4:	tst	r0, #1
   154d8:	beq	15538 <__assert_fail@plt+0x3f30>
   154dc:	movw	r0, #8776	; 0x2248
   154e0:	movt	r0, #4
   154e4:	ldr	r0, [r0]
   154e8:	bl	1c060 <__assert_fail@plt+0xaa58>
   154ec:	movw	r0, #8536	; 0x2158
   154f0:	movt	r0, #4
   154f4:	ldr	r0, [r0]
   154f8:	cmp	r0, #11
   154fc:	bls	15514 <__assert_fail@plt+0x3f0c>
   15500:	movw	r0, #8536	; 0x2158
   15504:	movt	r0, #4
   15508:	ldr	r0, [r0]
   1550c:	str	r0, [sp, #4]
   15510:	b	15520 <__assert_fail@plt+0x3f18>
   15514:	movw	r0, #11
   15518:	str	r0, [sp, #4]
   1551c:	b	15520 <__assert_fail@plt+0x3f18>
   15520:	ldr	r0, [sp, #4]
   15524:	add	r0, r0, #1
   15528:	bl	23e74 <__assert_fail@plt+0x1286c>
   1552c:	movw	lr, #8776	; 0x2248
   15530:	movt	lr, #4
   15534:	str	r0, [lr]
   15538:	movw	r0, #8780	; 0x224c
   1553c:	movt	r0, #4
   15540:	ldr	r0, [r0]
   15544:	bl	1c060 <__assert_fail@plt+0xaa58>
   15548:	movw	r0, #8516	; 0x2144
   1554c:	movt	r0, #4
   15550:	ldr	r0, [r0]
   15554:	movw	lr, #8
   15558:	cmp	lr, r0
   1555c:	ble	1556c <__assert_fail@plt+0x3f64>
   15560:	movw	r0, #8
   15564:	str	r0, [sp]
   15568:	b	1557c <__assert_fail@plt+0x3f74>
   1556c:	movw	r0, #8516	; 0x2144
   15570:	movt	r0, #4
   15574:	ldr	r0, [r0]
   15578:	str	r0, [sp]
   1557c:	ldr	r0, [sp]
   15580:	bl	23e74 <__assert_fail@plt+0x1286c>
   15584:	movw	lr, #8780	; 0x224c
   15588:	movt	lr, #4
   1558c:	str	r0, [lr]
   15590:	mov	sp, fp
   15594:	pop	{fp, pc}
   15598:	andhi	r0, r0, r1
   1559c:	svcvc	0x00ffffff
   155a0:	andhi	r0, r0, r0
   155a4:	push	{fp, lr}
   155a8:	mov	fp, sp
   155ac:	sub	sp, sp, #40	; 0x28
   155b0:	str	r0, [fp, #-8]
   155b4:	str	r1, [fp, #-12]
   155b8:	movw	r0, #8784	; 0x2250
   155bc:	movt	r0, #4
   155c0:	movw	r1, #0
   155c4:	str	r1, [r0]
   155c8:	movw	r0, #8788	; 0x2254
   155cc:	movt	r0, #4
   155d0:	ldr	r0, [r0]
   155d4:	bl	1c060 <__assert_fail@plt+0xaa58>
   155d8:	movw	r0, #8568	; 0x2178
   155dc:	movt	r0, #4
   155e0:	ldr	r0, [r0]
   155e4:	movw	r1, #40	; 0x28
   155e8:	bl	23fcc <__assert_fail@plt+0x129c4>
   155ec:	movw	r1, #8788	; 0x2254
   155f0:	movt	r1, #4
   155f4:	str	r0, [r1]
   155f8:	movw	r0, #8722	; 0x2212
   155fc:	movt	r0, #4
   15600:	ldrb	r0, [r0]
   15604:	tst	r0, #1
   15608:	beq	156d4 <__assert_fail@plt+0x40cc>
   1560c:	ldr	r0, [fp, #-8]
   15610:	str	r0, [sp, #20]
   15614:	movw	r0, #8788	; 0x2254
   15618:	movt	r0, #4
   1561c:	ldr	r0, [r0]
   15620:	str	r0, [fp, #-16]
   15624:	ldr	r0, [sp, #20]
   15628:	mvn	r1, #0
   1562c:	add	r1, r0, r1
   15630:	str	r1, [sp, #20]
   15634:	cmp	r0, #0
   15638:	beq	1569c <__assert_fail@plt+0x4094>
   1563c:	ldr	r0, [fp, #-12]
   15640:	ldr	r0, [r0]
   15644:	ldr	r1, [fp, #-16]
   15648:	bl	19534 <__assert_fail@plt+0x7f2c>
   1564c:	tst	r0, #1
   15650:	bne	1567c <__assert_fail@plt+0x4074>
   15654:	ldr	r0, [fp, #-16]
   15658:	mvn	r1, #39	; 0x27
   1565c:	add	r0, r0, r1
   15660:	str	r0, [fp, #-16]
   15664:	movw	r0, #8568	; 0x2178
   15668:	movt	r0, #4
   1566c:	ldr	r1, [r0]
   15670:	mvn	r2, #0
   15674:	add	r1, r1, r2
   15678:	str	r1, [r0]
   1567c:	b	15680 <__assert_fail@plt+0x4078>
   15680:	ldr	r0, [fp, #-16]
   15684:	add	r0, r0, #40	; 0x28
   15688:	str	r0, [fp, #-16]
   1568c:	ldr	r0, [fp, #-12]
   15690:	add	r0, r0, #4
   15694:	str	r0, [fp, #-12]
   15698:	b	15624 <__assert_fail@plt+0x401c>
   1569c:	movw	r0, #8568	; 0x2178
   156a0:	movt	r0, #4
   156a4:	ldr	r0, [r0]
   156a8:	cmp	r0, #0
   156ac:	bne	156c0 <__assert_fail@plt+0x40b8>
   156b0:	movw	r0, #0
   156b4:	and	r0, r0, #1
   156b8:	strb	r0, [fp, #-1]
   156bc:	b	1589c <__assert_fail@plt+0x4294>
   156c0:	movw	r0, #3196	; 0xc7c
   156c4:	movt	r0, #3
   156c8:	mvn	r1, #0
   156cc:	bl	196a0 <__assert_fail@plt+0x8098>
   156d0:	b	15878 <__assert_fail@plt+0x4270>
   156d4:	movw	r0, #8788	; 0x2254
   156d8:	movt	r0, #4
   156dc:	ldr	r0, [r0]
   156e0:	str	r0, [fp, #-16]
   156e4:	ldr	r0, [fp, #-8]
   156e8:	cmp	r0, #0
   156ec:	ble	15758 <__assert_fail@plt+0x4150>
   156f0:	ldr	r0, [fp, #-12]
   156f4:	ldr	r0, [r0]
   156f8:	ldr	r1, [fp, #-16]
   156fc:	bl	19534 <__assert_fail@plt+0x7f2c>
   15700:	tst	r0, #1
   15704:	bne	15718 <__assert_fail@plt+0x4110>
   15708:	movw	r0, #0
   1570c:	and	r0, r0, #1
   15710:	strb	r0, [fp, #-1]
   15714:	b	1589c <__assert_fail@plt+0x4294>
   15718:	ldr	r0, [fp, #-12]
   1571c:	ldr	r0, [r0]
   15720:	ldr	r1, [fp, #-16]
   15724:	ldr	r1, [r1]
   15728:	str	r0, [sp, #4]
   1572c:	mov	r0, r1
   15730:	bl	1150c <fileno@plt>
   15734:	ldr	r1, [sp, #4]
   15738:	str	r0, [sp]
   1573c:	mov	r0, r1
   15740:	ldr	r1, [sp]
   15744:	bl	196a0 <__assert_fail@plt+0x8098>
   15748:	ldr	r0, [fp, #-16]
   1574c:	movw	r1, #0
   15750:	str	r1, [r0, #24]
   15754:	b	157d8 <__assert_fail@plt+0x41d0>
   15758:	movw	r0, #64438	; 0xfbb6
   1575c:	movt	r0, #2
   15760:	bl	114a0 <gettext@plt>
   15764:	ldr	lr, [fp, #-16]
   15768:	str	r0, [lr, #4]
   1576c:	movw	r0, #8680	; 0x21e8
   15770:	movt	r0, #4
   15774:	ldr	r0, [r0]
   15778:	ldr	lr, [fp, #-16]
   1577c:	str	r0, [lr]
   15780:	movw	r0, #8745	; 0x2229
   15784:	movt	r0, #4
   15788:	movw	lr, #1
   1578c:	strb	lr, [r0]
   15790:	ldr	r0, [fp, #-16]
   15794:	movw	lr, #0
   15798:	str	lr, [r0, #8]
   1579c:	ldr	r0, [fp, #-16]
   157a0:	movw	lr, #0
   157a4:	strb	lr, [r0, #37]	; 0x25
   157a8:	movw	r0, #8784	; 0x2250
   157ac:	movt	r0, #4
   157b0:	ldr	lr, [r0]
   157b4:	add	lr, lr, #1
   157b8:	str	lr, [r0]
   157bc:	movw	r0, #3196	; 0xc7c
   157c0:	movt	r0, #3
   157c4:	mvn	r1, #0
   157c8:	bl	196a0 <__assert_fail@plt+0x8098>
   157cc:	ldr	r0, [fp, #-16]
   157d0:	movw	r1, #0
   157d4:	str	r1, [r0, #24]
   157d8:	ldr	r0, [fp, #-16]
   157dc:	ldr	r0, [r0, #4]
   157e0:	str	r0, [sp, #16]
   157e4:	ldr	r0, [fp, #-16]
   157e8:	ldr	r0, [r0]
   157ec:	str	r0, [sp, #12]
   157f0:	movw	r0, #8568	; 0x2178
   157f4:	movt	r0, #4
   157f8:	ldr	r0, [r0]
   157fc:	sub	r0, r0, #1
   15800:	str	r0, [sp, #8]
   15804:	ldr	r0, [fp, #-16]
   15808:	add	r0, r0, #40	; 0x28
   1580c:	str	r0, [fp, #-16]
   15810:	ldr	r0, [sp, #8]
   15814:	cmp	r0, #0
   15818:	beq	15874 <__assert_fail@plt+0x426c>
   1581c:	ldr	r0, [sp, #16]
   15820:	ldr	r1, [fp, #-16]
   15824:	str	r0, [r1, #4]
   15828:	ldr	r0, [sp, #12]
   1582c:	ldr	r1, [fp, #-16]
   15830:	str	r0, [r1]
   15834:	ldr	r0, [fp, #-16]
   15838:	movw	r1, #0
   1583c:	str	r1, [r0, #8]
   15840:	ldr	r0, [fp, #-16]
   15844:	movw	r2, #0
   15848:	strb	r2, [r0, #37]	; 0x25
   1584c:	ldr	r0, [fp, #-16]
   15850:	str	r1, [r0, #24]
   15854:	ldr	r0, [sp, #8]
   15858:	mvn	r1, #0
   1585c:	add	r0, r0, r1
   15860:	str	r0, [sp, #8]
   15864:	ldr	r0, [fp, #-16]
   15868:	add	r0, r0, #40	; 0x28
   1586c:	str	r0, [fp, #-16]
   15870:	b	15810 <__assert_fail@plt+0x4208>
   15874:	b	15878 <__assert_fail@plt+0x4270>
   15878:	movw	r0, #8784	; 0x2250
   1587c:	movt	r0, #4
   15880:	ldr	r0, [r0]
   15884:	movw	r1, #8792	; 0x2258
   15888:	movt	r1, #4
   1588c:	str	r0, [r1]
   15890:	movw	r0, #1
   15894:	and	r0, r0, #1
   15898:	strb	r0, [fp, #-1]
   1589c:	ldrb	r0, [fp, #-1]
   158a0:	and	r0, r0, #1
   158a4:	mov	sp, fp
   158a8:	pop	{fp, pc}
   158ac:	push	{fp, lr}
   158b0:	mov	fp, sp
   158b4:	sub	sp, sp, #352	; 0x160
   158b8:	b	15e40 <__assert_fail@plt+0x4838>
   158bc:	b	158c0 <__assert_fail@plt+0x42b8>
   158c0:	movw	r0, #8568	; 0x2178
   158c4:	movt	r0, #4
   158c8:	ldr	r0, [r0]
   158cc:	cmp	r0, #0
   158d0:	bge	15a4c <__assert_fail@plt+0x4444>
   158d4:	movw	r0, #8764	; 0x223c
   158d8:	movt	r0, #4
   158dc:	ldr	r0, [r0]
   158e0:	cmp	r0, #0
   158e4:	bge	159a0 <__assert_fail@plt+0x4398>
   158e8:	b	158ec <__assert_fail@plt+0x42e4>
   158ec:	movw	r0, #8764	; 0x223c
   158f0:	movt	r0, #4
   158f4:	ldr	r0, [r0]
   158f8:	movw	r1, #8568	; 0x2178
   158fc:	movt	r1, #4
   15900:	ldr	r1, [r1]
   15904:	movw	r2, #127	; 0x7f
   15908:	sdiv	r1, r2, r1
   1590c:	cmp	r0, r1
   15910:	blt	15b34 <__assert_fail@plt+0x452c>
   15914:	b	15b5c <__assert_fail@plt+0x4554>
   15918:	b	1591c <__assert_fail@plt+0x4314>
   1591c:	ldr	r0, [pc, #4092]	; 16920 <__assert_fail@plt+0x5318>
   15920:	movw	r1, #8568	; 0x2178
   15924:	movt	r1, #4
   15928:	ldr	r1, [r1]
   1592c:	cmp	r1, r0
   15930:	blt	15950 <__assert_fail@plt+0x4348>
   15934:	b	1595c <__assert_fail@plt+0x4354>
   15938:	movw	r0, #8568	; 0x2178
   1593c:	movt	r0, #4
   15940:	ldr	r0, [r0]
   15944:	movw	r1, #0
   15948:	cmp	r1, r0
   1594c:	bge	1595c <__assert_fail@plt+0x4354>
   15950:	movw	r0, #0
   15954:	str	r0, [fp, #-20]	; 0xffffffec
   15958:	b	1597c <__assert_fail@plt+0x4374>
   1595c:	movw	r0, #8568	; 0x2178
   15960:	movt	r0, #4
   15964:	ldr	r0, [r0]
   15968:	movw	r1, #0
   1596c:	sub	r0, r1, r0
   15970:	movw	r1, #127	; 0x7f
   15974:	sdiv	r0, r1, r0
   15978:	str	r0, [fp, #-20]	; 0xffffffec
   1597c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15980:	movw	r1, #8764	; 0x223c
   15984:	movt	r1, #4
   15988:	ldr	r1, [r1]
   1598c:	mvn	r2, #0
   15990:	sub	r1, r2, r1
   15994:	cmp	r0, r1
   15998:	ble	15b34 <__assert_fail@plt+0x452c>
   1599c:	b	15b5c <__assert_fail@plt+0x4554>
   159a0:	b	159a4 <__assert_fail@plt+0x439c>
   159a4:	b	15a20 <__assert_fail@plt+0x4418>
   159a8:	b	15a20 <__assert_fail@plt+0x4418>
   159ac:	movw	r0, #8568	; 0x2178
   159b0:	movt	r0, #4
   159b4:	ldr	r0, [r0]
   159b8:	cmn	r0, #1
   159bc:	bne	15a20 <__assert_fail@plt+0x4418>
   159c0:	b	159c4 <__assert_fail@plt+0x43bc>
   159c4:	movw	r0, #8764	; 0x223c
   159c8:	movt	r0, #4
   159cc:	ldr	r0, [r0]
   159d0:	mvn	r1, #127	; 0x7f
   159d4:	add	r0, r0, r1
   159d8:	movw	r1, #0
   159dc:	cmp	r1, r0
   159e0:	blt	15b34 <__assert_fail@plt+0x452c>
   159e4:	b	15b5c <__assert_fail@plt+0x4554>
   159e8:	movw	r0, #8764	; 0x223c
   159ec:	movt	r0, #4
   159f0:	ldr	r0, [r0]
   159f4:	movw	r1, #0
   159f8:	cmp	r1, r0
   159fc:	bge	15b5c <__assert_fail@plt+0x4554>
   15a00:	movw	r0, #8764	; 0x223c
   15a04:	movt	r0, #4
   15a08:	ldr	r0, [r0]
   15a0c:	sub	r0, r0, #1
   15a10:	movw	r1, #127	; 0x7f
   15a14:	cmp	r1, r0
   15a18:	blt	15b34 <__assert_fail@plt+0x452c>
   15a1c:	b	15b5c <__assert_fail@plt+0x4554>
   15a20:	movw	r0, #8568	; 0x2178
   15a24:	movt	r0, #4
   15a28:	ldr	r0, [r0]
   15a2c:	mvn	r1, #127	; 0x7f
   15a30:	sdiv	r0, r1, r0
   15a34:	movw	r1, #8764	; 0x223c
   15a38:	movt	r1, #4
   15a3c:	ldr	r1, [r1]
   15a40:	cmp	r0, r1
   15a44:	blt	15b34 <__assert_fail@plt+0x452c>
   15a48:	b	15b5c <__assert_fail@plt+0x4554>
   15a4c:	movw	r0, #8568	; 0x2178
   15a50:	movt	r0, #4
   15a54:	ldr	r0, [r0]
   15a58:	cmp	r0, #0
   15a5c:	bne	15a64 <__assert_fail@plt+0x445c>
   15a60:	b	15b5c <__assert_fail@plt+0x4554>
   15a64:	movw	r0, #8764	; 0x223c
   15a68:	movt	r0, #4
   15a6c:	ldr	r0, [r0]
   15a70:	cmp	r0, #0
   15a74:	bge	15b0c <__assert_fail@plt+0x4504>
   15a78:	b	15a7c <__assert_fail@plt+0x4474>
   15a7c:	b	15ae0 <__assert_fail@plt+0x44d8>
   15a80:	b	15ae0 <__assert_fail@plt+0x44d8>
   15a84:	movw	r0, #8764	; 0x223c
   15a88:	movt	r0, #4
   15a8c:	ldr	r0, [r0]
   15a90:	cmn	r0, #1
   15a94:	bne	15ae0 <__assert_fail@plt+0x44d8>
   15a98:	b	15a9c <__assert_fail@plt+0x4494>
   15a9c:	movw	r0, #8568	; 0x2178
   15aa0:	movt	r0, #4
   15aa4:	ldr	r0, [r0]
   15aa8:	mvn	r1, #127	; 0x7f
   15aac:	add	r0, r0, r1
   15ab0:	movw	r1, #0
   15ab4:	cmp	r1, r0
   15ab8:	blt	15b34 <__assert_fail@plt+0x452c>
   15abc:	b	15b5c <__assert_fail@plt+0x4554>
   15ac0:	movw	r0, #8568	; 0x2178
   15ac4:	movt	r0, #4
   15ac8:	ldr	r0, [r0]
   15acc:	sub	r0, r0, #1
   15ad0:	movw	r1, #127	; 0x7f
   15ad4:	cmp	r1, r0
   15ad8:	blt	15b34 <__assert_fail@plt+0x452c>
   15adc:	b	15b5c <__assert_fail@plt+0x4554>
   15ae0:	movw	r0, #8764	; 0x223c
   15ae4:	movt	r0, #4
   15ae8:	ldr	r0, [r0]
   15aec:	mvn	r1, #127	; 0x7f
   15af0:	sdiv	r0, r1, r0
   15af4:	movw	r1, #8568	; 0x2178
   15af8:	movt	r1, #4
   15afc:	ldr	r1, [r1]
   15b00:	cmp	r0, r1
   15b04:	blt	15b34 <__assert_fail@plt+0x452c>
   15b08:	b	15b5c <__assert_fail@plt+0x4554>
   15b0c:	movw	r0, #8568	; 0x2178
   15b10:	movt	r0, #4
   15b14:	ldr	r0, [r0]
   15b18:	movw	r1, #127	; 0x7f
   15b1c:	sdiv	r0, r1, r0
   15b20:	movw	r1, #8764	; 0x223c
   15b24:	movt	r1, #4
   15b28:	ldr	r1, [r1]
   15b2c:	cmp	r0, r1
   15b30:	bge	15b5c <__assert_fail@plt+0x4554>
   15b34:	movw	r0, #8764	; 0x223c
   15b38:	movt	r0, #4
   15b3c:	ldr	r0, [r0]
   15b40:	movw	r1, #8568	; 0x2178
   15b44:	movt	r1, #4
   15b48:	ldr	r1, [r1]
   15b4c:	mul	r0, r0, r1
   15b50:	sxtb	r0, r0
   15b54:	str	r0, [fp, #-4]
   15b58:	b	18940 <__assert_fail@plt+0x7338>
   15b5c:	movw	r0, #8764	; 0x223c
   15b60:	movt	r0, #4
   15b64:	ldr	r0, [r0]
   15b68:	movw	r1, #8568	; 0x2178
   15b6c:	movt	r1, #4
   15b70:	ldr	r1, [r1]
   15b74:	mul	r0, r0, r1
   15b78:	sxtb	r0, r0
   15b7c:	str	r0, [fp, #-4]
   15b80:	b	1750c <__assert_fail@plt+0x5f04>
   15b84:	movw	r0, #8568	; 0x2178
   15b88:	movt	r0, #4
   15b8c:	ldr	r0, [r0]
   15b90:	cmp	r0, #0
   15b94:	bge	15d0c <__assert_fail@plt+0x4704>
   15b98:	movw	r0, #8764	; 0x223c
   15b9c:	movt	r0, #4
   15ba0:	ldr	r0, [r0]
   15ba4:	cmp	r0, #0
   15ba8:	bge	15c64 <__assert_fail@plt+0x465c>
   15bac:	b	15bb0 <__assert_fail@plt+0x45a8>
   15bb0:	movw	r0, #8764	; 0x223c
   15bb4:	movt	r0, #4
   15bb8:	ldr	r0, [r0]
   15bbc:	movw	r1, #8568	; 0x2178
   15bc0:	movt	r1, #4
   15bc4:	ldr	r1, [r1]
   15bc8:	movw	r2, #255	; 0xff
   15bcc:	sdiv	r1, r2, r1
   15bd0:	cmp	r0, r1
   15bd4:	blt	15df0 <__assert_fail@plt+0x47e8>
   15bd8:	b	15e18 <__assert_fail@plt+0x4810>
   15bdc:	b	15be0 <__assert_fail@plt+0x45d8>
   15be0:	ldr	r0, [pc, #3384]	; 16920 <__assert_fail@plt+0x5318>
   15be4:	movw	r1, #8568	; 0x2178
   15be8:	movt	r1, #4
   15bec:	ldr	r1, [r1]
   15bf0:	cmp	r1, r0
   15bf4:	blt	15c14 <__assert_fail@plt+0x460c>
   15bf8:	b	15c20 <__assert_fail@plt+0x4618>
   15bfc:	movw	r0, #8568	; 0x2178
   15c00:	movt	r0, #4
   15c04:	ldr	r0, [r0]
   15c08:	movw	r1, #0
   15c0c:	cmp	r1, r0
   15c10:	bge	15c20 <__assert_fail@plt+0x4618>
   15c14:	movw	r0, #0
   15c18:	str	r0, [fp, #-24]	; 0xffffffe8
   15c1c:	b	15c40 <__assert_fail@plt+0x4638>
   15c20:	movw	r0, #8568	; 0x2178
   15c24:	movt	r0, #4
   15c28:	ldr	r0, [r0]
   15c2c:	movw	r1, #0
   15c30:	sub	r0, r1, r0
   15c34:	movw	r1, #255	; 0xff
   15c38:	sdiv	r0, r1, r0
   15c3c:	str	r0, [fp, #-24]	; 0xffffffe8
   15c40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15c44:	movw	r1, #8764	; 0x223c
   15c48:	movt	r1, #4
   15c4c:	ldr	r1, [r1]
   15c50:	mvn	r2, #0
   15c54:	sub	r1, r2, r1
   15c58:	cmp	r0, r1
   15c5c:	ble	15df0 <__assert_fail@plt+0x47e8>
   15c60:	b	15e18 <__assert_fail@plt+0x4810>
   15c64:	b	15c68 <__assert_fail@plt+0x4660>
   15c68:	b	15ce0 <__assert_fail@plt+0x46d8>
   15c6c:	b	15ce0 <__assert_fail@plt+0x46d8>
   15c70:	movw	r0, #8568	; 0x2178
   15c74:	movt	r0, #4
   15c78:	ldr	r0, [r0]
   15c7c:	cmn	r0, #1
   15c80:	bne	15ce0 <__assert_fail@plt+0x46d8>
   15c84:	b	15c88 <__assert_fail@plt+0x4680>
   15c88:	movw	r0, #8764	; 0x223c
   15c8c:	movt	r0, #4
   15c90:	ldr	r0, [r0]
   15c94:	add	r0, r0, #0
   15c98:	movw	r1, #0
   15c9c:	cmp	r1, r0
   15ca0:	blt	15df0 <__assert_fail@plt+0x47e8>
   15ca4:	b	15e18 <__assert_fail@plt+0x4810>
   15ca8:	movw	r0, #8764	; 0x223c
   15cac:	movt	r0, #4
   15cb0:	ldr	r0, [r0]
   15cb4:	movw	r1, #0
   15cb8:	cmp	r1, r0
   15cbc:	bge	15e18 <__assert_fail@plt+0x4810>
   15cc0:	movw	r0, #8764	; 0x223c
   15cc4:	movt	r0, #4
   15cc8:	ldr	r0, [r0]
   15ccc:	sub	r0, r0, #1
   15cd0:	mvn	r1, #0
   15cd4:	cmp	r1, r0
   15cd8:	blt	15df0 <__assert_fail@plt+0x47e8>
   15cdc:	b	15e18 <__assert_fail@plt+0x4810>
   15ce0:	movw	r0, #8568	; 0x2178
   15ce4:	movt	r0, #4
   15ce8:	ldr	r0, [r0]
   15cec:	movw	r1, #0
   15cf0:	sdiv	r0, r1, r0
   15cf4:	movw	r1, #8764	; 0x223c
   15cf8:	movt	r1, #4
   15cfc:	ldr	r1, [r1]
   15d00:	cmp	r0, r1
   15d04:	blt	15df0 <__assert_fail@plt+0x47e8>
   15d08:	b	15e18 <__assert_fail@plt+0x4810>
   15d0c:	movw	r0, #8568	; 0x2178
   15d10:	movt	r0, #4
   15d14:	ldr	r0, [r0]
   15d18:	cmp	r0, #0
   15d1c:	bne	15d24 <__assert_fail@plt+0x471c>
   15d20:	b	15e18 <__assert_fail@plt+0x4810>
   15d24:	movw	r0, #8764	; 0x223c
   15d28:	movt	r0, #4
   15d2c:	ldr	r0, [r0]
   15d30:	cmp	r0, #0
   15d34:	bge	15dc8 <__assert_fail@plt+0x47c0>
   15d38:	b	15d3c <__assert_fail@plt+0x4734>
   15d3c:	b	15d9c <__assert_fail@plt+0x4794>
   15d40:	b	15d9c <__assert_fail@plt+0x4794>
   15d44:	movw	r0, #8764	; 0x223c
   15d48:	movt	r0, #4
   15d4c:	ldr	r0, [r0]
   15d50:	cmn	r0, #1
   15d54:	bne	15d9c <__assert_fail@plt+0x4794>
   15d58:	b	15d5c <__assert_fail@plt+0x4754>
   15d5c:	movw	r0, #8568	; 0x2178
   15d60:	movt	r0, #4
   15d64:	ldr	r0, [r0]
   15d68:	add	r0, r0, #0
   15d6c:	movw	r1, #0
   15d70:	cmp	r1, r0
   15d74:	blt	15df0 <__assert_fail@plt+0x47e8>
   15d78:	b	15e18 <__assert_fail@plt+0x4810>
   15d7c:	movw	r0, #8568	; 0x2178
   15d80:	movt	r0, #4
   15d84:	ldr	r0, [r0]
   15d88:	sub	r0, r0, #1
   15d8c:	mvn	r1, #0
   15d90:	cmp	r1, r0
   15d94:	blt	15df0 <__assert_fail@plt+0x47e8>
   15d98:	b	15e18 <__assert_fail@plt+0x4810>
   15d9c:	movw	r0, #8764	; 0x223c
   15da0:	movt	r0, #4
   15da4:	ldr	r0, [r0]
   15da8:	movw	r1, #0
   15dac:	sdiv	r0, r1, r0
   15db0:	movw	r1, #8568	; 0x2178
   15db4:	movt	r1, #4
   15db8:	ldr	r1, [r1]
   15dbc:	cmp	r0, r1
   15dc0:	blt	15df0 <__assert_fail@plt+0x47e8>
   15dc4:	b	15e18 <__assert_fail@plt+0x4810>
   15dc8:	movw	r0, #8568	; 0x2178
   15dcc:	movt	r0, #4
   15dd0:	ldr	r0, [r0]
   15dd4:	movw	r1, #255	; 0xff
   15dd8:	sdiv	r0, r1, r0
   15ddc:	movw	r1, #8764	; 0x223c
   15de0:	movt	r1, #4
   15de4:	ldr	r1, [r1]
   15de8:	cmp	r0, r1
   15dec:	bge	15e18 <__assert_fail@plt+0x4810>
   15df0:	movw	r0, #8764	; 0x223c
   15df4:	movt	r0, #4
   15df8:	ldr	r0, [r0]
   15dfc:	movw	r1, #8568	; 0x2178
   15e00:	movt	r1, #4
   15e04:	ldr	r1, [r1]
   15e08:	mul	r0, r0, r1
   15e0c:	and	r0, r0, #255	; 0xff
   15e10:	str	r0, [fp, #-4]
   15e14:	b	18940 <__assert_fail@plt+0x7338>
   15e18:	movw	r0, #8764	; 0x223c
   15e1c:	movt	r0, #4
   15e20:	ldr	r0, [r0]
   15e24:	movw	r1, #8568	; 0x2178
   15e28:	movt	r1, #4
   15e2c:	ldr	r1, [r1]
   15e30:	mul	r0, r0, r1
   15e34:	and	r0, r0, #255	; 0xff
   15e38:	str	r0, [fp, #-4]
   15e3c:	b	1750c <__assert_fail@plt+0x5f04>
   15e40:	b	163c8 <__assert_fail@plt+0x4dc0>
   15e44:	b	15e48 <__assert_fail@plt+0x4840>
   15e48:	movw	r0, #8568	; 0x2178
   15e4c:	movt	r0, #4
   15e50:	ldr	r0, [r0]
   15e54:	cmp	r0, #0
   15e58:	bge	15fd4 <__assert_fail@plt+0x49cc>
   15e5c:	movw	r0, #8764	; 0x223c
   15e60:	movt	r0, #4
   15e64:	ldr	r0, [r0]
   15e68:	cmp	r0, #0
   15e6c:	bge	15f28 <__assert_fail@plt+0x4920>
   15e70:	b	15e74 <__assert_fail@plt+0x486c>
   15e74:	movw	r0, #8764	; 0x223c
   15e78:	movt	r0, #4
   15e7c:	ldr	r0, [r0]
   15e80:	movw	r1, #8568	; 0x2178
   15e84:	movt	r1, #4
   15e88:	ldr	r1, [r1]
   15e8c:	movw	r2, #32767	; 0x7fff
   15e90:	sdiv	r1, r2, r1
   15e94:	cmp	r0, r1
   15e98:	blt	160bc <__assert_fail@plt+0x4ab4>
   15e9c:	b	160e4 <__assert_fail@plt+0x4adc>
   15ea0:	b	15ea4 <__assert_fail@plt+0x489c>
   15ea4:	ldr	r0, [pc, #2676]	; 16920 <__assert_fail@plt+0x5318>
   15ea8:	movw	r1, #8568	; 0x2178
   15eac:	movt	r1, #4
   15eb0:	ldr	r1, [r1]
   15eb4:	cmp	r1, r0
   15eb8:	blt	15ed8 <__assert_fail@plt+0x48d0>
   15ebc:	b	15ee4 <__assert_fail@plt+0x48dc>
   15ec0:	movw	r0, #8568	; 0x2178
   15ec4:	movt	r0, #4
   15ec8:	ldr	r0, [r0]
   15ecc:	movw	r1, #0
   15ed0:	cmp	r1, r0
   15ed4:	bge	15ee4 <__assert_fail@plt+0x48dc>
   15ed8:	movw	r0, #0
   15edc:	str	r0, [fp, #-28]	; 0xffffffe4
   15ee0:	b	15f04 <__assert_fail@plt+0x48fc>
   15ee4:	movw	r0, #8568	; 0x2178
   15ee8:	movt	r0, #4
   15eec:	ldr	r0, [r0]
   15ef0:	movw	r1, #0
   15ef4:	sub	r0, r1, r0
   15ef8:	movw	r1, #32767	; 0x7fff
   15efc:	sdiv	r0, r1, r0
   15f00:	str	r0, [fp, #-28]	; 0xffffffe4
   15f04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15f08:	movw	r1, #8764	; 0x223c
   15f0c:	movt	r1, #4
   15f10:	ldr	r1, [r1]
   15f14:	mvn	r2, #0
   15f18:	sub	r1, r2, r1
   15f1c:	cmp	r0, r1
   15f20:	ble	160bc <__assert_fail@plt+0x4ab4>
   15f24:	b	160e4 <__assert_fail@plt+0x4adc>
   15f28:	b	15f2c <__assert_fail@plt+0x4924>
   15f2c:	b	15fa8 <__assert_fail@plt+0x49a0>
   15f30:	b	15fa8 <__assert_fail@plt+0x49a0>
   15f34:	movw	r0, #8568	; 0x2178
   15f38:	movt	r0, #4
   15f3c:	ldr	r0, [r0]
   15f40:	cmn	r0, #1
   15f44:	bne	15fa8 <__assert_fail@plt+0x49a0>
   15f48:	b	15f4c <__assert_fail@plt+0x4944>
   15f4c:	ldr	r0, [pc, #4092]	; 16f50 <__assert_fail@plt+0x5948>
   15f50:	movw	r1, #8764	; 0x223c
   15f54:	movt	r1, #4
   15f58:	ldr	r1, [r1]
   15f5c:	add	r0, r1, r0
   15f60:	movw	r1, #0
   15f64:	cmp	r1, r0
   15f68:	blt	160bc <__assert_fail@plt+0x4ab4>
   15f6c:	b	160e4 <__assert_fail@plt+0x4adc>
   15f70:	movw	r0, #8764	; 0x223c
   15f74:	movt	r0, #4
   15f78:	ldr	r0, [r0]
   15f7c:	movw	r1, #0
   15f80:	cmp	r1, r0
   15f84:	bge	160e4 <__assert_fail@plt+0x4adc>
   15f88:	movw	r0, #8764	; 0x223c
   15f8c:	movt	r0, #4
   15f90:	ldr	r0, [r0]
   15f94:	sub	r0, r0, #1
   15f98:	movw	r1, #32767	; 0x7fff
   15f9c:	cmp	r1, r0
   15fa0:	blt	160bc <__assert_fail@plt+0x4ab4>
   15fa4:	b	160e4 <__assert_fail@plt+0x4adc>
   15fa8:	ldr	r0, [pc, #4000]	; 16f50 <__assert_fail@plt+0x5948>
   15fac:	movw	r1, #8568	; 0x2178
   15fb0:	movt	r1, #4
   15fb4:	ldr	r1, [r1]
   15fb8:	sdiv	r0, r0, r1
   15fbc:	movw	r1, #8764	; 0x223c
   15fc0:	movt	r1, #4
   15fc4:	ldr	r1, [r1]
   15fc8:	cmp	r0, r1
   15fcc:	blt	160bc <__assert_fail@plt+0x4ab4>
   15fd0:	b	160e4 <__assert_fail@plt+0x4adc>
   15fd4:	movw	r0, #8568	; 0x2178
   15fd8:	movt	r0, #4
   15fdc:	ldr	r0, [r0]
   15fe0:	cmp	r0, #0
   15fe4:	bne	15fec <__assert_fail@plt+0x49e4>
   15fe8:	b	160e4 <__assert_fail@plt+0x4adc>
   15fec:	movw	r0, #8764	; 0x223c
   15ff0:	movt	r0, #4
   15ff4:	ldr	r0, [r0]
   15ff8:	cmp	r0, #0
   15ffc:	bge	16094 <__assert_fail@plt+0x4a8c>
   16000:	b	16004 <__assert_fail@plt+0x49fc>
   16004:	b	16068 <__assert_fail@plt+0x4a60>
   16008:	b	16068 <__assert_fail@plt+0x4a60>
   1600c:	movw	r0, #8764	; 0x223c
   16010:	movt	r0, #4
   16014:	ldr	r0, [r0]
   16018:	cmn	r0, #1
   1601c:	bne	16068 <__assert_fail@plt+0x4a60>
   16020:	b	16024 <__assert_fail@plt+0x4a1c>
   16024:	ldr	r0, [pc, #3876]	; 16f50 <__assert_fail@plt+0x5948>
   16028:	movw	r1, #8568	; 0x2178
   1602c:	movt	r1, #4
   16030:	ldr	r1, [r1]
   16034:	add	r0, r1, r0
   16038:	movw	r1, #0
   1603c:	cmp	r1, r0
   16040:	blt	160bc <__assert_fail@plt+0x4ab4>
   16044:	b	160e4 <__assert_fail@plt+0x4adc>
   16048:	movw	r0, #8568	; 0x2178
   1604c:	movt	r0, #4
   16050:	ldr	r0, [r0]
   16054:	sub	r0, r0, #1
   16058:	movw	r1, #32767	; 0x7fff
   1605c:	cmp	r1, r0
   16060:	blt	160bc <__assert_fail@plt+0x4ab4>
   16064:	b	160e4 <__assert_fail@plt+0x4adc>
   16068:	ldr	r0, [pc, #3808]	; 16f50 <__assert_fail@plt+0x5948>
   1606c:	movw	r1, #8764	; 0x223c
   16070:	movt	r1, #4
   16074:	ldr	r1, [r1]
   16078:	sdiv	r0, r0, r1
   1607c:	movw	r1, #8568	; 0x2178
   16080:	movt	r1, #4
   16084:	ldr	r1, [r1]
   16088:	cmp	r0, r1
   1608c:	blt	160bc <__assert_fail@plt+0x4ab4>
   16090:	b	160e4 <__assert_fail@plt+0x4adc>
   16094:	movw	r0, #8568	; 0x2178
   16098:	movt	r0, #4
   1609c:	ldr	r0, [r0]
   160a0:	movw	r1, #32767	; 0x7fff
   160a4:	sdiv	r0, r1, r0
   160a8:	movw	r1, #8764	; 0x223c
   160ac:	movt	r1, #4
   160b0:	ldr	r1, [r1]
   160b4:	cmp	r0, r1
   160b8:	bge	160e4 <__assert_fail@plt+0x4adc>
   160bc:	movw	r0, #8764	; 0x223c
   160c0:	movt	r0, #4
   160c4:	ldr	r0, [r0]
   160c8:	movw	r1, #8568	; 0x2178
   160cc:	movt	r1, #4
   160d0:	ldr	r1, [r1]
   160d4:	mul	r0, r0, r1
   160d8:	sxth	r0, r0
   160dc:	str	r0, [fp, #-4]
   160e0:	b	18940 <__assert_fail@plt+0x7338>
   160e4:	movw	r0, #8764	; 0x223c
   160e8:	movt	r0, #4
   160ec:	ldr	r0, [r0]
   160f0:	movw	r1, #8568	; 0x2178
   160f4:	movt	r1, #4
   160f8:	ldr	r1, [r1]
   160fc:	mul	r0, r0, r1
   16100:	sxth	r0, r0
   16104:	str	r0, [fp, #-4]
   16108:	b	1750c <__assert_fail@plt+0x5f04>
   1610c:	movw	r0, #8568	; 0x2178
   16110:	movt	r0, #4
   16114:	ldr	r0, [r0]
   16118:	cmp	r0, #0
   1611c:	bge	16294 <__assert_fail@plt+0x4c8c>
   16120:	movw	r0, #8764	; 0x223c
   16124:	movt	r0, #4
   16128:	ldr	r0, [r0]
   1612c:	cmp	r0, #0
   16130:	bge	161ec <__assert_fail@plt+0x4be4>
   16134:	b	16138 <__assert_fail@plt+0x4b30>
   16138:	movw	r0, #8764	; 0x223c
   1613c:	movt	r0, #4
   16140:	ldr	r0, [r0]
   16144:	movw	r1, #8568	; 0x2178
   16148:	movt	r1, #4
   1614c:	ldr	r1, [r1]
   16150:	movw	r2, #65535	; 0xffff
   16154:	sdiv	r1, r2, r1
   16158:	cmp	r0, r1
   1615c:	blt	16378 <__assert_fail@plt+0x4d70>
   16160:	b	163a0 <__assert_fail@plt+0x4d98>
   16164:	b	16168 <__assert_fail@plt+0x4b60>
   16168:	ldr	r0, [pc, #1968]	; 16920 <__assert_fail@plt+0x5318>
   1616c:	movw	r1, #8568	; 0x2178
   16170:	movt	r1, #4
   16174:	ldr	r1, [r1]
   16178:	cmp	r1, r0
   1617c:	blt	1619c <__assert_fail@plt+0x4b94>
   16180:	b	161a8 <__assert_fail@plt+0x4ba0>
   16184:	movw	r0, #8568	; 0x2178
   16188:	movt	r0, #4
   1618c:	ldr	r0, [r0]
   16190:	movw	r1, #0
   16194:	cmp	r1, r0
   16198:	bge	161a8 <__assert_fail@plt+0x4ba0>
   1619c:	movw	r0, #0
   161a0:	str	r0, [fp, #-32]	; 0xffffffe0
   161a4:	b	161c8 <__assert_fail@plt+0x4bc0>
   161a8:	movw	r0, #8568	; 0x2178
   161ac:	movt	r0, #4
   161b0:	ldr	r0, [r0]
   161b4:	movw	r1, #0
   161b8:	sub	r0, r1, r0
   161bc:	movw	r1, #65535	; 0xffff
   161c0:	sdiv	r0, r1, r0
   161c4:	str	r0, [fp, #-32]	; 0xffffffe0
   161c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   161cc:	movw	r1, #8764	; 0x223c
   161d0:	movt	r1, #4
   161d4:	ldr	r1, [r1]
   161d8:	mvn	r2, #0
   161dc:	sub	r1, r2, r1
   161e0:	cmp	r0, r1
   161e4:	ble	16378 <__assert_fail@plt+0x4d70>
   161e8:	b	163a0 <__assert_fail@plt+0x4d98>
   161ec:	b	161f0 <__assert_fail@plt+0x4be8>
   161f0:	b	16268 <__assert_fail@plt+0x4c60>
   161f4:	b	16268 <__assert_fail@plt+0x4c60>
   161f8:	movw	r0, #8568	; 0x2178
   161fc:	movt	r0, #4
   16200:	ldr	r0, [r0]
   16204:	cmn	r0, #1
   16208:	bne	16268 <__assert_fail@plt+0x4c60>
   1620c:	b	16210 <__assert_fail@plt+0x4c08>
   16210:	movw	r0, #8764	; 0x223c
   16214:	movt	r0, #4
   16218:	ldr	r0, [r0]
   1621c:	add	r0, r0, #0
   16220:	movw	r1, #0
   16224:	cmp	r1, r0
   16228:	blt	16378 <__assert_fail@plt+0x4d70>
   1622c:	b	163a0 <__assert_fail@plt+0x4d98>
   16230:	movw	r0, #8764	; 0x223c
   16234:	movt	r0, #4
   16238:	ldr	r0, [r0]
   1623c:	movw	r1, #0
   16240:	cmp	r1, r0
   16244:	bge	163a0 <__assert_fail@plt+0x4d98>
   16248:	movw	r0, #8764	; 0x223c
   1624c:	movt	r0, #4
   16250:	ldr	r0, [r0]
   16254:	sub	r0, r0, #1
   16258:	mvn	r1, #0
   1625c:	cmp	r1, r0
   16260:	blt	16378 <__assert_fail@plt+0x4d70>
   16264:	b	163a0 <__assert_fail@plt+0x4d98>
   16268:	movw	r0, #8568	; 0x2178
   1626c:	movt	r0, #4
   16270:	ldr	r0, [r0]
   16274:	movw	r1, #0
   16278:	sdiv	r0, r1, r0
   1627c:	movw	r1, #8764	; 0x223c
   16280:	movt	r1, #4
   16284:	ldr	r1, [r1]
   16288:	cmp	r0, r1
   1628c:	blt	16378 <__assert_fail@plt+0x4d70>
   16290:	b	163a0 <__assert_fail@plt+0x4d98>
   16294:	movw	r0, #8568	; 0x2178
   16298:	movt	r0, #4
   1629c:	ldr	r0, [r0]
   162a0:	cmp	r0, #0
   162a4:	bne	162ac <__assert_fail@plt+0x4ca4>
   162a8:	b	163a0 <__assert_fail@plt+0x4d98>
   162ac:	movw	r0, #8764	; 0x223c
   162b0:	movt	r0, #4
   162b4:	ldr	r0, [r0]
   162b8:	cmp	r0, #0
   162bc:	bge	16350 <__assert_fail@plt+0x4d48>
   162c0:	b	162c4 <__assert_fail@plt+0x4cbc>
   162c4:	b	16324 <__assert_fail@plt+0x4d1c>
   162c8:	b	16324 <__assert_fail@plt+0x4d1c>
   162cc:	movw	r0, #8764	; 0x223c
   162d0:	movt	r0, #4
   162d4:	ldr	r0, [r0]
   162d8:	cmn	r0, #1
   162dc:	bne	16324 <__assert_fail@plt+0x4d1c>
   162e0:	b	162e4 <__assert_fail@plt+0x4cdc>
   162e4:	movw	r0, #8568	; 0x2178
   162e8:	movt	r0, #4
   162ec:	ldr	r0, [r0]
   162f0:	add	r0, r0, #0
   162f4:	movw	r1, #0
   162f8:	cmp	r1, r0
   162fc:	blt	16378 <__assert_fail@plt+0x4d70>
   16300:	b	163a0 <__assert_fail@plt+0x4d98>
   16304:	movw	r0, #8568	; 0x2178
   16308:	movt	r0, #4
   1630c:	ldr	r0, [r0]
   16310:	sub	r0, r0, #1
   16314:	mvn	r1, #0
   16318:	cmp	r1, r0
   1631c:	blt	16378 <__assert_fail@plt+0x4d70>
   16320:	b	163a0 <__assert_fail@plt+0x4d98>
   16324:	movw	r0, #8764	; 0x223c
   16328:	movt	r0, #4
   1632c:	ldr	r0, [r0]
   16330:	movw	r1, #0
   16334:	sdiv	r0, r1, r0
   16338:	movw	r1, #8568	; 0x2178
   1633c:	movt	r1, #4
   16340:	ldr	r1, [r1]
   16344:	cmp	r0, r1
   16348:	blt	16378 <__assert_fail@plt+0x4d70>
   1634c:	b	163a0 <__assert_fail@plt+0x4d98>
   16350:	movw	r0, #8568	; 0x2178
   16354:	movt	r0, #4
   16358:	ldr	r0, [r0]
   1635c:	movw	r1, #65535	; 0xffff
   16360:	sdiv	r0, r1, r0
   16364:	movw	r1, #8764	; 0x223c
   16368:	movt	r1, #4
   1636c:	ldr	r1, [r1]
   16370:	cmp	r0, r1
   16374:	bge	163a0 <__assert_fail@plt+0x4d98>
   16378:	movw	r0, #8764	; 0x223c
   1637c:	movt	r0, #4
   16380:	ldr	r0, [r0]
   16384:	movw	r1, #8568	; 0x2178
   16388:	movt	r1, #4
   1638c:	ldr	r1, [r1]
   16390:	mul	r0, r0, r1
   16394:	uxth	r0, r0
   16398:	str	r0, [fp, #-4]
   1639c:	b	18940 <__assert_fail@plt+0x7338>
   163a0:	movw	r0, #8764	; 0x223c
   163a4:	movt	r0, #4
   163a8:	ldr	r0, [r0]
   163ac:	movw	r1, #8568	; 0x2178
   163b0:	movt	r1, #4
   163b4:	ldr	r1, [r1]
   163b8:	mul	r0, r0, r1
   163bc:	uxth	r0, r0
   163c0:	str	r0, [fp, #-4]
   163c4:	b	1750c <__assert_fail@plt+0x5f04>
   163c8:	b	163cc <__assert_fail@plt+0x4dc4>
   163cc:	b	163d0 <__assert_fail@plt+0x4dc8>
   163d0:	movw	r0, #8568	; 0x2178
   163d4:	movt	r0, #4
   163d8:	ldr	r0, [r0]
   163dc:	cmp	r0, #0
   163e0:	bge	1654c <__assert_fail@plt+0x4f44>
   163e4:	movw	r0, #8764	; 0x223c
   163e8:	movt	r0, #4
   163ec:	ldr	r0, [r0]
   163f0:	cmp	r0, #0
   163f4:	bge	164b0 <__assert_fail@plt+0x4ea8>
   163f8:	b	163fc <__assert_fail@plt+0x4df4>
   163fc:	ldr	r0, [pc, #4080]	; 173f4 <__assert_fail@plt+0x5dec>
   16400:	movw	r1, #8764	; 0x223c
   16404:	movt	r1, #4
   16408:	ldr	r1, [r1]
   1640c:	movw	r2, #8568	; 0x2178
   16410:	movt	r2, #4
   16414:	ldr	r2, [r2]
   16418:	sdiv	r0, r0, r2
   1641c:	cmp	r1, r0
   16420:	blt	16624 <__assert_fail@plt+0x501c>
   16424:	b	16648 <__assert_fail@plt+0x5040>
   16428:	b	1642c <__assert_fail@plt+0x4e24>
   1642c:	ldr	r0, [pc, #1260]	; 16920 <__assert_fail@plt+0x5318>
   16430:	movw	r1, #8568	; 0x2178
   16434:	movt	r1, #4
   16438:	ldr	r1, [r1]
   1643c:	cmp	r1, r0
   16440:	blt	16460 <__assert_fail@plt+0x4e58>
   16444:	b	1646c <__assert_fail@plt+0x4e64>
   16448:	movw	r0, #8568	; 0x2178
   1644c:	movt	r0, #4
   16450:	ldr	r0, [r0]
   16454:	movw	r1, #0
   16458:	cmp	r1, r0
   1645c:	bge	1646c <__assert_fail@plt+0x4e64>
   16460:	movw	r0, #0
   16464:	str	r0, [fp, #-36]	; 0xffffffdc
   16468:	b	1648c <__assert_fail@plt+0x4e84>
   1646c:	ldr	r0, [pc, #3968]	; 173f4 <__assert_fail@plt+0x5dec>
   16470:	movw	r1, #8568	; 0x2178
   16474:	movt	r1, #4
   16478:	ldr	r1, [r1]
   1647c:	movw	r2, #0
   16480:	sub	r1, r2, r1
   16484:	sdiv	r0, r0, r1
   16488:	str	r0, [fp, #-36]	; 0xffffffdc
   1648c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16490:	movw	r1, #8764	; 0x223c
   16494:	movt	r1, #4
   16498:	ldr	r1, [r1]
   1649c:	mvn	r2, #0
   164a0:	sub	r1, r2, r1
   164a4:	cmp	r0, r1
   164a8:	ble	16624 <__assert_fail@plt+0x501c>
   164ac:	b	16648 <__assert_fail@plt+0x5040>
   164b0:	movw	r0, #8568	; 0x2178
   164b4:	movt	r0, #4
   164b8:	ldr	r0, [r0]
   164bc:	cmn	r0, #1
   164c0:	bne	16520 <__assert_fail@plt+0x4f18>
   164c4:	b	164c8 <__assert_fail@plt+0x4ec0>
   164c8:	movw	r0, #8764	; 0x223c
   164cc:	movt	r0, #4
   164d0:	ldr	r0, [r0]
   164d4:	add	r0, r0, #-2147483648	; 0x80000000
   164d8:	movw	r1, #0
   164dc:	cmp	r1, r0
   164e0:	blt	16624 <__assert_fail@plt+0x501c>
   164e4:	b	16648 <__assert_fail@plt+0x5040>
   164e8:	movw	r0, #8764	; 0x223c
   164ec:	movt	r0, #4
   164f0:	ldr	r0, [r0]
   164f4:	movw	r1, #0
   164f8:	cmp	r1, r0
   164fc:	bge	16648 <__assert_fail@plt+0x5040>
   16500:	ldr	r0, [pc, #3820]	; 173f4 <__assert_fail@plt+0x5dec>
   16504:	movw	r1, #8764	; 0x223c
   16508:	movt	r1, #4
   1650c:	ldr	r1, [r1]
   16510:	sub	r1, r1, #1
   16514:	cmp	r0, r1
   16518:	blt	16624 <__assert_fail@plt+0x501c>
   1651c:	b	16648 <__assert_fail@plt+0x5040>
   16520:	ldr	r0, [pc, #4032]	; 174e8 <__assert_fail@plt+0x5ee0>
   16524:	movw	r1, #8568	; 0x2178
   16528:	movt	r1, #4
   1652c:	ldr	r1, [r1]
   16530:	sdiv	r0, r0, r1
   16534:	movw	r1, #8764	; 0x223c
   16538:	movt	r1, #4
   1653c:	ldr	r1, [r1]
   16540:	cmp	r0, r1
   16544:	blt	16624 <__assert_fail@plt+0x501c>
   16548:	b	16648 <__assert_fail@plt+0x5040>
   1654c:	movw	r0, #8568	; 0x2178
   16550:	movt	r0, #4
   16554:	ldr	r0, [r0]
   16558:	cmp	r0, #0
   1655c:	bne	16564 <__assert_fail@plt+0x4f5c>
   16560:	b	16648 <__assert_fail@plt+0x5040>
   16564:	movw	r0, #8764	; 0x223c
   16568:	movt	r0, #4
   1656c:	ldr	r0, [r0]
   16570:	cmp	r0, #0
   16574:	bge	165fc <__assert_fail@plt+0x4ff4>
   16578:	movw	r0, #8764	; 0x223c
   1657c:	movt	r0, #4
   16580:	ldr	r0, [r0]
   16584:	cmn	r0, #1
   16588:	bne	165d0 <__assert_fail@plt+0x4fc8>
   1658c:	b	16590 <__assert_fail@plt+0x4f88>
   16590:	movw	r0, #8568	; 0x2178
   16594:	movt	r0, #4
   16598:	ldr	r0, [r0]
   1659c:	add	r0, r0, #-2147483648	; 0x80000000
   165a0:	movw	r1, #0
   165a4:	cmp	r1, r0
   165a8:	blt	16624 <__assert_fail@plt+0x501c>
   165ac:	b	16648 <__assert_fail@plt+0x5040>
   165b0:	ldr	r0, [pc, #3644]	; 173f4 <__assert_fail@plt+0x5dec>
   165b4:	movw	r1, #8568	; 0x2178
   165b8:	movt	r1, #4
   165bc:	ldr	r1, [r1]
   165c0:	sub	r1, r1, #1
   165c4:	cmp	r0, r1
   165c8:	blt	16624 <__assert_fail@plt+0x501c>
   165cc:	b	16648 <__assert_fail@plt+0x5040>
   165d0:	ldr	r0, [pc, #3856]	; 174e8 <__assert_fail@plt+0x5ee0>
   165d4:	movw	r1, #8764	; 0x223c
   165d8:	movt	r1, #4
   165dc:	ldr	r1, [r1]
   165e0:	sdiv	r0, r0, r1
   165e4:	movw	r1, #8568	; 0x2178
   165e8:	movt	r1, #4
   165ec:	ldr	r1, [r1]
   165f0:	cmp	r0, r1
   165f4:	blt	16624 <__assert_fail@plt+0x501c>
   165f8:	b	16648 <__assert_fail@plt+0x5040>
   165fc:	ldr	r0, [pc, #3568]	; 173f4 <__assert_fail@plt+0x5dec>
   16600:	movw	r1, #8568	; 0x2178
   16604:	movt	r1, #4
   16608:	ldr	r1, [r1]
   1660c:	sdiv	r0, r0, r1
   16610:	movw	r1, #8764	; 0x223c
   16614:	movt	r1, #4
   16618:	ldr	r1, [r1]
   1661c:	cmp	r0, r1
   16620:	bge	16648 <__assert_fail@plt+0x5040>
   16624:	movw	r0, #8764	; 0x223c
   16628:	movt	r0, #4
   1662c:	ldr	r0, [r0]
   16630:	movw	r1, #8568	; 0x2178
   16634:	movt	r1, #4
   16638:	ldr	r1, [r1]
   1663c:	mul	r0, r0, r1
   16640:	str	r0, [fp, #-4]
   16644:	b	18940 <__assert_fail@plt+0x7338>
   16648:	movw	r0, #8764	; 0x223c
   1664c:	movt	r0, #4
   16650:	ldr	r0, [r0]
   16654:	movw	r1, #8568	; 0x2178
   16658:	movt	r1, #4
   1665c:	ldr	r1, [r1]
   16660:	mul	r0, r0, r1
   16664:	str	r0, [fp, #-4]
   16668:	b	1750c <__assert_fail@plt+0x5f04>
   1666c:	movw	r0, #8568	; 0x2178
   16670:	movt	r0, #4
   16674:	ldr	r0, [r0]
   16678:	cmp	r0, #0
   1667c:	bge	167f4 <__assert_fail@plt+0x51ec>
   16680:	movw	r0, #8764	; 0x223c
   16684:	movt	r0, #4
   16688:	ldr	r0, [r0]
   1668c:	cmp	r0, #0
   16690:	bge	1674c <__assert_fail@plt+0x5144>
   16694:	b	166c4 <__assert_fail@plt+0x50bc>
   16698:	movw	r0, #8764	; 0x223c
   1669c:	movt	r0, #4
   166a0:	ldr	r0, [r0]
   166a4:	movw	r1, #8568	; 0x2178
   166a8:	movt	r1, #4
   166ac:	ldr	r1, [r1]
   166b0:	mvn	r2, #0
   166b4:	udiv	r1, r2, r1
   166b8:	cmp	r0, r1
   166bc:	bcc	168d8 <__assert_fail@plt+0x52d0>
   166c0:	b	168fc <__assert_fail@plt+0x52f4>
   166c4:	b	166c8 <__assert_fail@plt+0x50c0>
   166c8:	ldr	r0, [pc, #592]	; 16920 <__assert_fail@plt+0x5318>
   166cc:	movw	r1, #8568	; 0x2178
   166d0:	movt	r1, #4
   166d4:	ldr	r1, [r1]
   166d8:	cmp	r1, r0
   166dc:	blt	166fc <__assert_fail@plt+0x50f4>
   166e0:	b	16708 <__assert_fail@plt+0x5100>
   166e4:	movw	r0, #8568	; 0x2178
   166e8:	movt	r0, #4
   166ec:	ldr	r0, [r0]
   166f0:	movw	r1, #0
   166f4:	cmp	r1, r0
   166f8:	bge	16708 <__assert_fail@plt+0x5100>
   166fc:	movw	r0, #1
   16700:	str	r0, [fp, #-40]	; 0xffffffd8
   16704:	b	16728 <__assert_fail@plt+0x5120>
   16708:	movw	r0, #8568	; 0x2178
   1670c:	movt	r0, #4
   16710:	ldr	r0, [r0]
   16714:	movw	r1, #0
   16718:	sub	r0, r1, r0
   1671c:	mvn	r1, #0
   16720:	udiv	r0, r1, r0
   16724:	str	r0, [fp, #-40]	; 0xffffffd8
   16728:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1672c:	movw	r1, #8764	; 0x223c
   16730:	movt	r1, #4
   16734:	ldr	r1, [r1]
   16738:	mvn	r2, #0
   1673c:	sub	r1, r2, r1
   16740:	cmp	r0, r1
   16744:	bls	168d8 <__assert_fail@plt+0x52d0>
   16748:	b	168fc <__assert_fail@plt+0x52f4>
   1674c:	b	16750 <__assert_fail@plt+0x5148>
   16750:	b	167c8 <__assert_fail@plt+0x51c0>
   16754:	b	167c8 <__assert_fail@plt+0x51c0>
   16758:	movw	r0, #8568	; 0x2178
   1675c:	movt	r0, #4
   16760:	ldr	r0, [r0]
   16764:	cmn	r0, #1
   16768:	bne	167c8 <__assert_fail@plt+0x51c0>
   1676c:	b	16770 <__assert_fail@plt+0x5168>
   16770:	movw	r0, #8764	; 0x223c
   16774:	movt	r0, #4
   16778:	ldr	r0, [r0]
   1677c:	add	r0, r0, #0
   16780:	movw	r1, #0
   16784:	cmp	r1, r0
   16788:	blt	168d8 <__assert_fail@plt+0x52d0>
   1678c:	b	168fc <__assert_fail@plt+0x52f4>
   16790:	movw	r0, #8764	; 0x223c
   16794:	movt	r0, #4
   16798:	ldr	r0, [r0]
   1679c:	movw	r1, #0
   167a0:	cmp	r1, r0
   167a4:	bge	168fc <__assert_fail@plt+0x52f4>
   167a8:	movw	r0, #8764	; 0x223c
   167ac:	movt	r0, #4
   167b0:	ldr	r0, [r0]
   167b4:	sub	r0, r0, #1
   167b8:	mvn	r1, #0
   167bc:	cmp	r1, r0
   167c0:	blt	168d8 <__assert_fail@plt+0x52d0>
   167c4:	b	168fc <__assert_fail@plt+0x52f4>
   167c8:	movw	r0, #8568	; 0x2178
   167cc:	movt	r0, #4
   167d0:	ldr	r0, [r0]
   167d4:	movw	r1, #0
   167d8:	sdiv	r0, r1, r0
   167dc:	movw	r1, #8764	; 0x223c
   167e0:	movt	r1, #4
   167e4:	ldr	r1, [r1]
   167e8:	cmp	r0, r1
   167ec:	blt	168d8 <__assert_fail@plt+0x52d0>
   167f0:	b	168fc <__assert_fail@plt+0x52f4>
   167f4:	movw	r0, #8568	; 0x2178
   167f8:	movt	r0, #4
   167fc:	ldr	r0, [r0]
   16800:	cmp	r0, #0
   16804:	bne	1680c <__assert_fail@plt+0x5204>
   16808:	b	168fc <__assert_fail@plt+0x52f4>
   1680c:	movw	r0, #8764	; 0x223c
   16810:	movt	r0, #4
   16814:	ldr	r0, [r0]
   16818:	cmp	r0, #0
   1681c:	bge	168b0 <__assert_fail@plt+0x52a8>
   16820:	b	16824 <__assert_fail@plt+0x521c>
   16824:	b	16884 <__assert_fail@plt+0x527c>
   16828:	b	16884 <__assert_fail@plt+0x527c>
   1682c:	movw	r0, #8764	; 0x223c
   16830:	movt	r0, #4
   16834:	ldr	r0, [r0]
   16838:	cmn	r0, #1
   1683c:	bne	16884 <__assert_fail@plt+0x527c>
   16840:	b	16844 <__assert_fail@plt+0x523c>
   16844:	movw	r0, #8568	; 0x2178
   16848:	movt	r0, #4
   1684c:	ldr	r0, [r0]
   16850:	add	r0, r0, #0
   16854:	movw	r1, #0
   16858:	cmp	r1, r0
   1685c:	blt	168d8 <__assert_fail@plt+0x52d0>
   16860:	b	168fc <__assert_fail@plt+0x52f4>
   16864:	movw	r0, #8568	; 0x2178
   16868:	movt	r0, #4
   1686c:	ldr	r0, [r0]
   16870:	sub	r0, r0, #1
   16874:	mvn	r1, #0
   16878:	cmp	r1, r0
   1687c:	blt	168d8 <__assert_fail@plt+0x52d0>
   16880:	b	168fc <__assert_fail@plt+0x52f4>
   16884:	movw	r0, #8764	; 0x223c
   16888:	movt	r0, #4
   1688c:	ldr	r0, [r0]
   16890:	movw	r1, #0
   16894:	sdiv	r0, r1, r0
   16898:	movw	r1, #8568	; 0x2178
   1689c:	movt	r1, #4
   168a0:	ldr	r1, [r1]
   168a4:	cmp	r0, r1
   168a8:	blt	168d8 <__assert_fail@plt+0x52d0>
   168ac:	b	168fc <__assert_fail@plt+0x52f4>
   168b0:	movw	r0, #8568	; 0x2178
   168b4:	movt	r0, #4
   168b8:	ldr	r0, [r0]
   168bc:	mvn	r1, #0
   168c0:	udiv	r0, r1, r0
   168c4:	movw	r1, #8764	; 0x223c
   168c8:	movt	r1, #4
   168cc:	ldr	r1, [r1]
   168d0:	cmp	r0, r1
   168d4:	bcs	168fc <__assert_fail@plt+0x52f4>
   168d8:	movw	r0, #8764	; 0x223c
   168dc:	movt	r0, #4
   168e0:	ldr	r0, [r0]
   168e4:	movw	r1, #8568	; 0x2178
   168e8:	movt	r1, #4
   168ec:	ldr	r1, [r1]
   168f0:	mul	r0, r0, r1
   168f4:	str	r0, [fp, #-4]
   168f8:	b	18940 <__assert_fail@plt+0x7338>
   168fc:	movw	r0, #8764	; 0x223c
   16900:	movt	r0, #4
   16904:	ldr	r0, [r0]
   16908:	movw	r1, #8568	; 0x2178
   1690c:	movt	r1, #4
   16910:	ldr	r1, [r1]
   16914:	mul	r0, r0, r1
   16918:	str	r0, [fp, #-4]
   1691c:	b	1750c <__assert_fail@plt+0x5f04>
   16920:	andhi	r0, r0, r1
   16924:	b	16928 <__assert_fail@plt+0x5320>
   16928:	b	1692c <__assert_fail@plt+0x5324>
   1692c:	movw	r0, #8568	; 0x2178
   16930:	movt	r0, #4
   16934:	ldr	r0, [r0]
   16938:	cmp	r0, #0
   1693c:	bge	16aa8 <__assert_fail@plt+0x54a0>
   16940:	movw	r0, #8764	; 0x223c
   16944:	movt	r0, #4
   16948:	ldr	r0, [r0]
   1694c:	cmp	r0, #0
   16950:	bge	16a0c <__assert_fail@plt+0x5404>
   16954:	b	16958 <__assert_fail@plt+0x5350>
   16958:	ldr	r0, [pc, #2708]	; 173f4 <__assert_fail@plt+0x5dec>
   1695c:	movw	r1, #8764	; 0x223c
   16960:	movt	r1, #4
   16964:	ldr	r1, [r1]
   16968:	movw	r2, #8568	; 0x2178
   1696c:	movt	r2, #4
   16970:	ldr	r2, [r2]
   16974:	sdiv	r0, r0, r2
   16978:	cmp	r1, r0
   1697c:	blt	16b80 <__assert_fail@plt+0x5578>
   16980:	b	16ba4 <__assert_fail@plt+0x559c>
   16984:	b	16988 <__assert_fail@plt+0x5380>
   16988:	ldr	r0, [pc, #-112]	; 16920 <__assert_fail@plt+0x5318>
   1698c:	movw	r1, #8568	; 0x2178
   16990:	movt	r1, #4
   16994:	ldr	r1, [r1]
   16998:	cmp	r1, r0
   1699c:	blt	169bc <__assert_fail@plt+0x53b4>
   169a0:	b	169c8 <__assert_fail@plt+0x53c0>
   169a4:	movw	r0, #8568	; 0x2178
   169a8:	movt	r0, #4
   169ac:	ldr	r0, [r0]
   169b0:	movw	r1, #0
   169b4:	cmp	r1, r0
   169b8:	bge	169c8 <__assert_fail@plt+0x53c0>
   169bc:	movw	r0, #0
   169c0:	str	r0, [fp, #-44]	; 0xffffffd4
   169c4:	b	169e8 <__assert_fail@plt+0x53e0>
   169c8:	ldr	r0, [pc, #2596]	; 173f4 <__assert_fail@plt+0x5dec>
   169cc:	movw	r1, #8568	; 0x2178
   169d0:	movt	r1, #4
   169d4:	ldr	r1, [r1]
   169d8:	movw	r2, #0
   169dc:	sub	r1, r2, r1
   169e0:	sdiv	r0, r0, r1
   169e4:	str	r0, [fp, #-44]	; 0xffffffd4
   169e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   169ec:	movw	r1, #8764	; 0x223c
   169f0:	movt	r1, #4
   169f4:	ldr	r1, [r1]
   169f8:	mvn	r2, #0
   169fc:	sub	r1, r2, r1
   16a00:	cmp	r0, r1
   16a04:	ble	16b80 <__assert_fail@plt+0x5578>
   16a08:	b	16ba4 <__assert_fail@plt+0x559c>
   16a0c:	movw	r0, #8568	; 0x2178
   16a10:	movt	r0, #4
   16a14:	ldr	r0, [r0]
   16a18:	cmn	r0, #1
   16a1c:	bne	16a7c <__assert_fail@plt+0x5474>
   16a20:	b	16a24 <__assert_fail@plt+0x541c>
   16a24:	movw	r0, #8764	; 0x223c
   16a28:	movt	r0, #4
   16a2c:	ldr	r0, [r0]
   16a30:	add	r0, r0, #-2147483648	; 0x80000000
   16a34:	movw	r1, #0
   16a38:	cmp	r1, r0
   16a3c:	blt	16b80 <__assert_fail@plt+0x5578>
   16a40:	b	16ba4 <__assert_fail@plt+0x559c>
   16a44:	movw	r0, #8764	; 0x223c
   16a48:	movt	r0, #4
   16a4c:	ldr	r0, [r0]
   16a50:	movw	r1, #0
   16a54:	cmp	r1, r0
   16a58:	bge	16ba4 <__assert_fail@plt+0x559c>
   16a5c:	ldr	r0, [pc, #2448]	; 173f4 <__assert_fail@plt+0x5dec>
   16a60:	movw	r1, #8764	; 0x223c
   16a64:	movt	r1, #4
   16a68:	ldr	r1, [r1]
   16a6c:	sub	r1, r1, #1
   16a70:	cmp	r0, r1
   16a74:	blt	16b80 <__assert_fail@plt+0x5578>
   16a78:	b	16ba4 <__assert_fail@plt+0x559c>
   16a7c:	ldr	r0, [pc, #2660]	; 174e8 <__assert_fail@plt+0x5ee0>
   16a80:	movw	r1, #8568	; 0x2178
   16a84:	movt	r1, #4
   16a88:	ldr	r1, [r1]
   16a8c:	sdiv	r0, r0, r1
   16a90:	movw	r1, #8764	; 0x223c
   16a94:	movt	r1, #4
   16a98:	ldr	r1, [r1]
   16a9c:	cmp	r0, r1
   16aa0:	blt	16b80 <__assert_fail@plt+0x5578>
   16aa4:	b	16ba4 <__assert_fail@plt+0x559c>
   16aa8:	movw	r0, #8568	; 0x2178
   16aac:	movt	r0, #4
   16ab0:	ldr	r0, [r0]
   16ab4:	cmp	r0, #0
   16ab8:	bne	16ac0 <__assert_fail@plt+0x54b8>
   16abc:	b	16ba4 <__assert_fail@plt+0x559c>
   16ac0:	movw	r0, #8764	; 0x223c
   16ac4:	movt	r0, #4
   16ac8:	ldr	r0, [r0]
   16acc:	cmp	r0, #0
   16ad0:	bge	16b58 <__assert_fail@plt+0x5550>
   16ad4:	movw	r0, #8764	; 0x223c
   16ad8:	movt	r0, #4
   16adc:	ldr	r0, [r0]
   16ae0:	cmn	r0, #1
   16ae4:	bne	16b2c <__assert_fail@plt+0x5524>
   16ae8:	b	16aec <__assert_fail@plt+0x54e4>
   16aec:	movw	r0, #8568	; 0x2178
   16af0:	movt	r0, #4
   16af4:	ldr	r0, [r0]
   16af8:	add	r0, r0, #-2147483648	; 0x80000000
   16afc:	movw	r1, #0
   16b00:	cmp	r1, r0
   16b04:	blt	16b80 <__assert_fail@plt+0x5578>
   16b08:	b	16ba4 <__assert_fail@plt+0x559c>
   16b0c:	ldr	r0, [pc, #2272]	; 173f4 <__assert_fail@plt+0x5dec>
   16b10:	movw	r1, #8568	; 0x2178
   16b14:	movt	r1, #4
   16b18:	ldr	r1, [r1]
   16b1c:	sub	r1, r1, #1
   16b20:	cmp	r0, r1
   16b24:	blt	16b80 <__assert_fail@plt+0x5578>
   16b28:	b	16ba4 <__assert_fail@plt+0x559c>
   16b2c:	ldr	r0, [pc, #2484]	; 174e8 <__assert_fail@plt+0x5ee0>
   16b30:	movw	r1, #8764	; 0x223c
   16b34:	movt	r1, #4
   16b38:	ldr	r1, [r1]
   16b3c:	sdiv	r0, r0, r1
   16b40:	movw	r1, #8568	; 0x2178
   16b44:	movt	r1, #4
   16b48:	ldr	r1, [r1]
   16b4c:	cmp	r0, r1
   16b50:	blt	16b80 <__assert_fail@plt+0x5578>
   16b54:	b	16ba4 <__assert_fail@plt+0x559c>
   16b58:	ldr	r0, [pc, #2196]	; 173f4 <__assert_fail@plt+0x5dec>
   16b5c:	movw	r1, #8568	; 0x2178
   16b60:	movt	r1, #4
   16b64:	ldr	r1, [r1]
   16b68:	sdiv	r0, r0, r1
   16b6c:	movw	r1, #8764	; 0x223c
   16b70:	movt	r1, #4
   16b74:	ldr	r1, [r1]
   16b78:	cmp	r0, r1
   16b7c:	bge	16ba4 <__assert_fail@plt+0x559c>
   16b80:	movw	r0, #8764	; 0x223c
   16b84:	movt	r0, #4
   16b88:	ldr	r0, [r0]
   16b8c:	movw	r1, #8568	; 0x2178
   16b90:	movt	r1, #4
   16b94:	ldr	r1, [r1]
   16b98:	mul	r0, r0, r1
   16b9c:	str	r0, [fp, #-4]
   16ba0:	b	18940 <__assert_fail@plt+0x7338>
   16ba4:	movw	r0, #8764	; 0x223c
   16ba8:	movt	r0, #4
   16bac:	ldr	r0, [r0]
   16bb0:	movw	r1, #8568	; 0x2178
   16bb4:	movt	r1, #4
   16bb8:	ldr	r1, [r1]
   16bbc:	mul	r0, r0, r1
   16bc0:	str	r0, [fp, #-4]
   16bc4:	b	1750c <__assert_fail@plt+0x5f04>
   16bc8:	movw	r0, #8568	; 0x2178
   16bcc:	movt	r0, #4
   16bd0:	ldr	r0, [r0]
   16bd4:	cmp	r0, #0
   16bd8:	bge	16d50 <__assert_fail@plt+0x5748>
   16bdc:	movw	r0, #8764	; 0x223c
   16be0:	movt	r0, #4
   16be4:	ldr	r0, [r0]
   16be8:	cmp	r0, #0
   16bec:	bge	16ca8 <__assert_fail@plt+0x56a0>
   16bf0:	b	16c20 <__assert_fail@plt+0x5618>
   16bf4:	movw	r0, #8764	; 0x223c
   16bf8:	movt	r0, #4
   16bfc:	ldr	r0, [r0]
   16c00:	movw	r1, #8568	; 0x2178
   16c04:	movt	r1, #4
   16c08:	ldr	r1, [r1]
   16c0c:	mvn	r2, #0
   16c10:	udiv	r1, r2, r1
   16c14:	cmp	r0, r1
   16c18:	bcc	16e34 <__assert_fail@plt+0x582c>
   16c1c:	b	16e58 <__assert_fail@plt+0x5850>
   16c20:	b	16c24 <__assert_fail@plt+0x561c>
   16c24:	ldr	r0, [pc, #-780]	; 16920 <__assert_fail@plt+0x5318>
   16c28:	movw	r1, #8568	; 0x2178
   16c2c:	movt	r1, #4
   16c30:	ldr	r1, [r1]
   16c34:	cmp	r1, r0
   16c38:	blt	16c58 <__assert_fail@plt+0x5650>
   16c3c:	b	16c64 <__assert_fail@plt+0x565c>
   16c40:	movw	r0, #8568	; 0x2178
   16c44:	movt	r0, #4
   16c48:	ldr	r0, [r0]
   16c4c:	movw	r1, #0
   16c50:	cmp	r1, r0
   16c54:	bge	16c64 <__assert_fail@plt+0x565c>
   16c58:	movw	r0, #1
   16c5c:	str	r0, [fp, #-48]	; 0xffffffd0
   16c60:	b	16c84 <__assert_fail@plt+0x567c>
   16c64:	movw	r0, #8568	; 0x2178
   16c68:	movt	r0, #4
   16c6c:	ldr	r0, [r0]
   16c70:	movw	r1, #0
   16c74:	sub	r0, r1, r0
   16c78:	mvn	r1, #0
   16c7c:	udiv	r0, r1, r0
   16c80:	str	r0, [fp, #-48]	; 0xffffffd0
   16c84:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16c88:	movw	r1, #8764	; 0x223c
   16c8c:	movt	r1, #4
   16c90:	ldr	r1, [r1]
   16c94:	mvn	r2, #0
   16c98:	sub	r1, r2, r1
   16c9c:	cmp	r0, r1
   16ca0:	bls	16e34 <__assert_fail@plt+0x582c>
   16ca4:	b	16e58 <__assert_fail@plt+0x5850>
   16ca8:	b	16cac <__assert_fail@plt+0x56a4>
   16cac:	b	16d24 <__assert_fail@plt+0x571c>
   16cb0:	b	16d24 <__assert_fail@plt+0x571c>
   16cb4:	movw	r0, #8568	; 0x2178
   16cb8:	movt	r0, #4
   16cbc:	ldr	r0, [r0]
   16cc0:	cmn	r0, #1
   16cc4:	bne	16d24 <__assert_fail@plt+0x571c>
   16cc8:	b	16ccc <__assert_fail@plt+0x56c4>
   16ccc:	movw	r0, #8764	; 0x223c
   16cd0:	movt	r0, #4
   16cd4:	ldr	r0, [r0]
   16cd8:	add	r0, r0, #0
   16cdc:	movw	r1, #0
   16ce0:	cmp	r1, r0
   16ce4:	blt	16e34 <__assert_fail@plt+0x582c>
   16ce8:	b	16e58 <__assert_fail@plt+0x5850>
   16cec:	movw	r0, #8764	; 0x223c
   16cf0:	movt	r0, #4
   16cf4:	ldr	r0, [r0]
   16cf8:	movw	r1, #0
   16cfc:	cmp	r1, r0
   16d00:	bge	16e58 <__assert_fail@plt+0x5850>
   16d04:	movw	r0, #8764	; 0x223c
   16d08:	movt	r0, #4
   16d0c:	ldr	r0, [r0]
   16d10:	sub	r0, r0, #1
   16d14:	mvn	r1, #0
   16d18:	cmp	r1, r0
   16d1c:	blt	16e34 <__assert_fail@plt+0x582c>
   16d20:	b	16e58 <__assert_fail@plt+0x5850>
   16d24:	movw	r0, #8568	; 0x2178
   16d28:	movt	r0, #4
   16d2c:	ldr	r0, [r0]
   16d30:	movw	r1, #0
   16d34:	sdiv	r0, r1, r0
   16d38:	movw	r1, #8764	; 0x223c
   16d3c:	movt	r1, #4
   16d40:	ldr	r1, [r1]
   16d44:	cmp	r0, r1
   16d48:	blt	16e34 <__assert_fail@plt+0x582c>
   16d4c:	b	16e58 <__assert_fail@plt+0x5850>
   16d50:	movw	r0, #8568	; 0x2178
   16d54:	movt	r0, #4
   16d58:	ldr	r0, [r0]
   16d5c:	cmp	r0, #0
   16d60:	bne	16d68 <__assert_fail@plt+0x5760>
   16d64:	b	16e58 <__assert_fail@plt+0x5850>
   16d68:	movw	r0, #8764	; 0x223c
   16d6c:	movt	r0, #4
   16d70:	ldr	r0, [r0]
   16d74:	cmp	r0, #0
   16d78:	bge	16e0c <__assert_fail@plt+0x5804>
   16d7c:	b	16d80 <__assert_fail@plt+0x5778>
   16d80:	b	16de0 <__assert_fail@plt+0x57d8>
   16d84:	b	16de0 <__assert_fail@plt+0x57d8>
   16d88:	movw	r0, #8764	; 0x223c
   16d8c:	movt	r0, #4
   16d90:	ldr	r0, [r0]
   16d94:	cmn	r0, #1
   16d98:	bne	16de0 <__assert_fail@plt+0x57d8>
   16d9c:	b	16da0 <__assert_fail@plt+0x5798>
   16da0:	movw	r0, #8568	; 0x2178
   16da4:	movt	r0, #4
   16da8:	ldr	r0, [r0]
   16dac:	add	r0, r0, #0
   16db0:	movw	r1, #0
   16db4:	cmp	r1, r0
   16db8:	blt	16e34 <__assert_fail@plt+0x582c>
   16dbc:	b	16e58 <__assert_fail@plt+0x5850>
   16dc0:	movw	r0, #8568	; 0x2178
   16dc4:	movt	r0, #4
   16dc8:	ldr	r0, [r0]
   16dcc:	sub	r0, r0, #1
   16dd0:	mvn	r1, #0
   16dd4:	cmp	r1, r0
   16dd8:	blt	16e34 <__assert_fail@plt+0x582c>
   16ddc:	b	16e58 <__assert_fail@plt+0x5850>
   16de0:	movw	r0, #8764	; 0x223c
   16de4:	movt	r0, #4
   16de8:	ldr	r0, [r0]
   16dec:	movw	r1, #0
   16df0:	sdiv	r0, r1, r0
   16df4:	movw	r1, #8568	; 0x2178
   16df8:	movt	r1, #4
   16dfc:	ldr	r1, [r1]
   16e00:	cmp	r0, r1
   16e04:	blt	16e34 <__assert_fail@plt+0x582c>
   16e08:	b	16e58 <__assert_fail@plt+0x5850>
   16e0c:	movw	r0, #8568	; 0x2178
   16e10:	movt	r0, #4
   16e14:	ldr	r0, [r0]
   16e18:	mvn	r1, #0
   16e1c:	udiv	r0, r1, r0
   16e20:	movw	r1, #8764	; 0x223c
   16e24:	movt	r1, #4
   16e28:	ldr	r1, [r1]
   16e2c:	cmp	r0, r1
   16e30:	bcs	16e58 <__assert_fail@plt+0x5850>
   16e34:	movw	r0, #8764	; 0x223c
   16e38:	movt	r0, #4
   16e3c:	ldr	r0, [r0]
   16e40:	movw	r1, #8568	; 0x2178
   16e44:	movt	r1, #4
   16e48:	ldr	r1, [r1]
   16e4c:	mul	r0, r0, r1
   16e50:	str	r0, [fp, #-4]
   16e54:	b	18940 <__assert_fail@plt+0x7338>
   16e58:	movw	r0, #8764	; 0x223c
   16e5c:	movt	r0, #4
   16e60:	ldr	r0, [r0]
   16e64:	movw	r1, #8568	; 0x2178
   16e68:	movt	r1, #4
   16e6c:	ldr	r1, [r1]
   16e70:	mul	r0, r0, r1
   16e74:	str	r0, [fp, #-4]
   16e78:	b	1750c <__assert_fail@plt+0x5f04>
   16e7c:	b	16e80 <__assert_fail@plt+0x5878>
   16e80:	movw	r0, #8568	; 0x2178
   16e84:	movt	r0, #4
   16e88:	ldr	r0, [r0]
   16e8c:	cmp	r0, #0
   16e90:	bge	1707c <__assert_fail@plt+0x5a74>
   16e94:	movw	r0, #8764	; 0x223c
   16e98:	movt	r0, #4
   16e9c:	ldr	r0, [r0]
   16ea0:	cmp	r0, #0
   16ea4:	bge	16fc0 <__assert_fail@plt+0x59b8>
   16ea8:	b	16eac <__assert_fail@plt+0x58a4>
   16eac:	movw	r0, #8764	; 0x223c
   16eb0:	movt	r0, #4
   16eb4:	ldr	r0, [r0]
   16eb8:	movw	r1, #8568	; 0x2178
   16ebc:	movt	r1, #4
   16ec0:	ldr	r1, [r1]
   16ec4:	asr	r3, r1, #31
   16ec8:	mvn	r2, #0
   16ecc:	mvn	ip, #-2147483648	; 0x80000000
   16ed0:	str	r0, [fp, #-52]	; 0xffffffcc
   16ed4:	mov	r0, r2
   16ed8:	str	r1, [fp, #-56]	; 0xffffffc8
   16edc:	mov	r1, ip
   16ee0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16ee4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   16ee8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16eec:	subs	r0, r2, r0
   16ef0:	rscs	r1, r1, r2, asr #31
   16ef4:	str	r0, [fp, #-60]	; 0xffffffc4
   16ef8:	str	r1, [fp, #-64]	; 0xffffffc0
   16efc:	blt	1719c <__assert_fail@plt+0x5b94>
   16f00:	b	171c0 <__assert_fail@plt+0x5bb8>
   16f04:	b	16f08 <__assert_fail@plt+0x5900>
   16f08:	ldr	r0, [pc, #-1520]	; 16920 <__assert_fail@plt+0x5318>
   16f0c:	movw	r1, #8568	; 0x2178
   16f10:	movt	r1, #4
   16f14:	ldr	r1, [r1]
   16f18:	cmp	r1, r0
   16f1c:	blt	16f3c <__assert_fail@plt+0x5934>
   16f20:	b	16f54 <__assert_fail@plt+0x594c>
   16f24:	movw	r0, #8568	; 0x2178
   16f28:	movt	r0, #4
   16f2c:	ldr	r0, [r0]
   16f30:	movw	r1, #0
   16f34:	cmp	r1, r0
   16f38:	bge	16f54 <__assert_fail@plt+0x594c>
   16f3c:	mov	r0, #0
   16f40:	mvn	r1, #0
   16f44:	str	r1, [fp, #-68]	; 0xffffffbc
   16f48:	str	r0, [fp, #-72]	; 0xffffffb8
   16f4c:	b	16f90 <__assert_fail@plt+0x5988>
   16f50:			; <UNDEFINED> instruction: 0xffff8000
   16f54:	movw	r0, #8568	; 0x2178
   16f58:	movt	r0, #4
   16f5c:	ldr	r0, [r0]
   16f60:	rsb	r0, r0, #0
   16f64:	asr	r3, r0, #31
   16f68:	mvn	r1, #0
   16f6c:	mvn	r2, #-2147483648	; 0x80000000
   16f70:	str	r0, [fp, #-76]	; 0xffffffb4
   16f74:	mov	r0, r1
   16f78:	mov	r1, r2
   16f7c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16f80:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   16f84:	str	r0, [fp, #-68]	; 0xffffffbc
   16f88:	str	r1, [fp, #-72]	; 0xffffffb8
   16f8c:	b	16f90 <__assert_fail@plt+0x5988>
   16f90:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16f94:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16f98:	movw	r2, #8764	; 0x223c
   16f9c:	movt	r2, #4
   16fa0:	ldr	r2, [r2]
   16fa4:	mvn	r2, r2
   16fa8:	subs	r1, r2, r1
   16fac:	rscs	r0, r0, r2, asr #31
   16fb0:	str	r1, [fp, #-80]	; 0xffffffb0
   16fb4:	str	r0, [fp, #-84]	; 0xffffffac
   16fb8:	bge	1719c <__assert_fail@plt+0x5b94>
   16fbc:	b	171c0 <__assert_fail@plt+0x5bb8>
   16fc0:	movw	r0, #8568	; 0x2178
   16fc4:	movt	r0, #4
   16fc8:	ldr	r0, [r0]
   16fcc:	cmn	r0, #1
   16fd0:	bne	1702c <__assert_fail@plt+0x5a24>
   16fd4:	b	16fd8 <__assert_fail@plt+0x59d0>
   16fd8:	movw	r0, #8764	; 0x223c
   16fdc:	movt	r0, #4
   16fe0:	ldr	r0, [r0]
   16fe4:	mov	r1, #-2147483648	; 0x80000000
   16fe8:	add	r1, r1, r0, asr #31
   16fec:	rsbs	r0, r0, #0
   16ff0:	rscs	r1, r1, #0
   16ff4:	str	r0, [fp, #-88]	; 0xffffffa8
   16ff8:	str	r1, [fp, #-92]	; 0xffffffa4
   16ffc:	blt	1719c <__assert_fail@plt+0x5b94>
   17000:	b	171c0 <__assert_fail@plt+0x5bb8>
   17004:	movw	r0, #8764	; 0x223c
   17008:	movt	r0, #4
   1700c:	ldr	r0, [r0]
   17010:	movw	r1, #0
   17014:	cmp	r1, r0
   17018:	bge	171c0 <__assert_fail@plt+0x5bb8>
   1701c:	mov	r0, #0
   17020:	cmp	r0, #0
   17024:	bne	1719c <__assert_fail@plt+0x5b94>
   17028:	b	171c0 <__assert_fail@plt+0x5bb8>
   1702c:	movw	r0, #8568	; 0x2178
   17030:	movt	r0, #4
   17034:	ldr	r0, [r0]
   17038:	asr	r3, r0, #31
   1703c:	mov	r1, #0
   17040:	mov	r2, #-2147483648	; 0x80000000
   17044:	str	r0, [fp, #-96]	; 0xffffffa0
   17048:	mov	r0, r1
   1704c:	mov	r1, r2
   17050:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17054:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   17058:	movw	r2, #8764	; 0x223c
   1705c:	movt	r2, #4
   17060:	ldr	r2, [r2]
   17064:	subs	r0, r0, r2
   17068:	sbcs	r1, r1, r2, asr #31
   1706c:	str	r0, [fp, #-100]	; 0xffffff9c
   17070:	str	r1, [fp, #-104]	; 0xffffff98
   17074:	blt	1719c <__assert_fail@plt+0x5b94>
   17078:	b	171c0 <__assert_fail@plt+0x5bb8>
   1707c:	movw	r0, #8568	; 0x2178
   17080:	movt	r0, #4
   17084:	ldr	r0, [r0]
   17088:	cmp	r0, #0
   1708c:	bne	17094 <__assert_fail@plt+0x5a8c>
   17090:	b	171c0 <__assert_fail@plt+0x5bb8>
   17094:	movw	r0, #8764	; 0x223c
   17098:	movt	r0, #4
   1709c:	ldr	r0, [r0]
   170a0:	cmp	r0, #0
   170a4:	bge	1714c <__assert_fail@plt+0x5b44>
   170a8:	movw	r0, #8764	; 0x223c
   170ac:	movt	r0, #4
   170b0:	ldr	r0, [r0]
   170b4:	cmn	r0, #1
   170b8:	bne	170fc <__assert_fail@plt+0x5af4>
   170bc:	b	170c0 <__assert_fail@plt+0x5ab8>
   170c0:	movw	r0, #8568	; 0x2178
   170c4:	movt	r0, #4
   170c8:	ldr	r0, [r0]
   170cc:	mov	r1, #-2147483648	; 0x80000000
   170d0:	add	r1, r1, r0, asr #31
   170d4:	rsbs	r0, r0, #0
   170d8:	rscs	r1, r1, #0
   170dc:	str	r0, [fp, #-108]	; 0xffffff94
   170e0:	str	r1, [fp, #-112]	; 0xffffff90
   170e4:	blt	1719c <__assert_fail@plt+0x5b94>
   170e8:	b	171c0 <__assert_fail@plt+0x5bb8>
   170ec:	mov	r0, #0
   170f0:	cmp	r0, #0
   170f4:	bne	1719c <__assert_fail@plt+0x5b94>
   170f8:	b	171c0 <__assert_fail@plt+0x5bb8>
   170fc:	movw	r0, #8764	; 0x223c
   17100:	movt	r0, #4
   17104:	ldr	r0, [r0]
   17108:	asr	r3, r0, #31
   1710c:	mov	r1, #0
   17110:	mov	r2, #-2147483648	; 0x80000000
   17114:	str	r0, [fp, #-116]	; 0xffffff8c
   17118:	mov	r0, r1
   1711c:	mov	r1, r2
   17120:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17124:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   17128:	movw	r2, #8568	; 0x2178
   1712c:	movt	r2, #4
   17130:	ldr	r2, [r2]
   17134:	subs	r0, r0, r2
   17138:	sbcs	r1, r1, r2, asr #31
   1713c:	str	r0, [fp, #-120]	; 0xffffff88
   17140:	str	r1, [fp, #-124]	; 0xffffff84
   17144:	blt	1719c <__assert_fail@plt+0x5b94>
   17148:	b	171c0 <__assert_fail@plt+0x5bb8>
   1714c:	movw	r0, #8568	; 0x2178
   17150:	movt	r0, #4
   17154:	ldr	r0, [r0]
   17158:	asr	r3, r0, #31
   1715c:	mvn	r1, #0
   17160:	mvn	r2, #-2147483648	; 0x80000000
   17164:	str	r0, [fp, #-128]	; 0xffffff80
   17168:	mov	r0, r1
   1716c:	mov	r1, r2
   17170:	ldr	r2, [fp, #-128]	; 0xffffff80
   17174:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   17178:	movw	r2, #8764	; 0x223c
   1717c:	movt	r2, #4
   17180:	ldr	r2, [r2]
   17184:	subs	r0, r0, r2
   17188:	sbcs	r1, r1, r2, asr #31
   1718c:	str	r0, [fp, #-132]	; 0xffffff7c
   17190:	str	r1, [fp, #-136]	; 0xffffff78
   17194:	bge	171c0 <__assert_fail@plt+0x5bb8>
   17198:	b	1719c <__assert_fail@plt+0x5b94>
   1719c:	movw	r0, #8764	; 0x223c
   171a0:	movt	r0, #4
   171a4:	ldr	r0, [r0]
   171a8:	movw	r1, #8568	; 0x2178
   171ac:	movt	r1, #4
   171b0:	ldr	r1, [r1]
   171b4:	mul	r0, r0, r1
   171b8:	str	r0, [fp, #-4]
   171bc:	b	18940 <__assert_fail@plt+0x7338>
   171c0:	movw	r0, #8764	; 0x223c
   171c4:	movt	r0, #4
   171c8:	ldr	r0, [r0]
   171cc:	movw	r1, #8568	; 0x2178
   171d0:	movt	r1, #4
   171d4:	ldr	r1, [r1]
   171d8:	mul	r0, r0, r1
   171dc:	str	r0, [fp, #-4]
   171e0:	b	1750c <__assert_fail@plt+0x5f04>
   171e4:	movw	r0, #8568	; 0x2178
   171e8:	movt	r0, #4
   171ec:	ldr	r0, [r0]
   171f0:	cmp	r0, #0
   171f4:	bge	173bc <__assert_fail@plt+0x5db4>
   171f8:	movw	r0, #8764	; 0x223c
   171fc:	movt	r0, #4
   17200:	ldr	r0, [r0]
   17204:	cmp	r0, #0
   17208:	bge	17314 <__assert_fail@plt+0x5d0c>
   1720c:	b	17264 <__assert_fail@plt+0x5c5c>
   17210:	movw	r0, #8764	; 0x223c
   17214:	movt	r0, #4
   17218:	ldr	r0, [r0]
   1721c:	movw	r1, #8568	; 0x2178
   17220:	movt	r1, #4
   17224:	ldr	r1, [r1]
   17228:	asr	r3, r1, #31
   1722c:	mvn	r2, #0
   17230:	str	r0, [fp, #-140]	; 0xffffff74
   17234:	mov	r0, r2
   17238:	str	r1, [fp, #-144]	; 0xffffff70
   1723c:	mov	r1, r2
   17240:	ldr	r2, [fp, #-144]	; 0xffffff70
   17244:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   17248:	ldr	r2, [fp, #-140]	; 0xffffff74
   1724c:	subs	r0, r2, r0
   17250:	rscs	r1, r1, r2, asr #31
   17254:	str	r0, [fp, #-148]	; 0xffffff6c
   17258:	str	r1, [fp, #-152]	; 0xffffff68
   1725c:	bcc	174c4 <__assert_fail@plt+0x5ebc>
   17260:	b	174ec <__assert_fail@plt+0x5ee4>
   17264:	b	17268 <__assert_fail@plt+0x5c60>
   17268:	ldr	r0, [pc, #-2384]	; 16920 <__assert_fail@plt+0x5318>
   1726c:	movw	r1, #8568	; 0x2178
   17270:	movt	r1, #4
   17274:	ldr	r1, [r1]
   17278:	cmp	r1, r0
   1727c:	blt	1729c <__assert_fail@plt+0x5c94>
   17280:	b	172b0 <__assert_fail@plt+0x5ca8>
   17284:	movw	r0, #8568	; 0x2178
   17288:	movt	r0, #4
   1728c:	ldr	r0, [r0]
   17290:	movw	r1, #0
   17294:	cmp	r1, r0
   17298:	bge	172b0 <__assert_fail@plt+0x5ca8>
   1729c:	mov	r0, #1
   172a0:	mvn	r1, #0
   172a4:	str	r1, [fp, #-156]	; 0xffffff64
   172a8:	str	r0, [fp, #-160]	; 0xffffff60
   172ac:	b	172e4 <__assert_fail@plt+0x5cdc>
   172b0:	movw	r0, #8568	; 0x2178
   172b4:	movt	r0, #4
   172b8:	ldr	r0, [r0]
   172bc:	rsb	r0, r0, #0
   172c0:	asr	r3, r0, #31
   172c4:	mvn	r1, #0
   172c8:	str	r0, [fp, #-164]	; 0xffffff5c
   172cc:	mov	r0, r1
   172d0:	ldr	r2, [fp, #-164]	; 0xffffff5c
   172d4:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   172d8:	str	r0, [fp, #-156]	; 0xffffff64
   172dc:	str	r1, [fp, #-160]	; 0xffffff60
   172e0:	b	172e4 <__assert_fail@plt+0x5cdc>
   172e4:	ldr	r0, [fp, #-160]	; 0xffffff60
   172e8:	ldr	r1, [fp, #-156]	; 0xffffff64
   172ec:	movw	r2, #8764	; 0x223c
   172f0:	movt	r2, #4
   172f4:	ldr	r2, [r2]
   172f8:	mvn	r2, r2
   172fc:	subs	r1, r2, r1
   17300:	rscs	r0, r0, r2, asr #31
   17304:	str	r1, [fp, #-168]	; 0xffffff58
   17308:	str	r0, [fp, #-172]	; 0xffffff54
   1730c:	bcs	174c4 <__assert_fail@plt+0x5ebc>
   17310:	b	174ec <__assert_fail@plt+0x5ee4>
   17314:	b	17318 <__assert_fail@plt+0x5d10>
   17318:	b	17390 <__assert_fail@plt+0x5d88>
   1731c:	b	17390 <__assert_fail@plt+0x5d88>
   17320:	movw	r0, #8568	; 0x2178
   17324:	movt	r0, #4
   17328:	ldr	r0, [r0]
   1732c:	cmn	r0, #1
   17330:	bne	17390 <__assert_fail@plt+0x5d88>
   17334:	b	17338 <__assert_fail@plt+0x5d30>
   17338:	movw	r0, #8764	; 0x223c
   1733c:	movt	r0, #4
   17340:	ldr	r0, [r0]
   17344:	add	r0, r0, #0
   17348:	movw	r1, #0
   1734c:	cmp	r1, r0
   17350:	blt	174c4 <__assert_fail@plt+0x5ebc>
   17354:	b	174ec <__assert_fail@plt+0x5ee4>
   17358:	movw	r0, #8764	; 0x223c
   1735c:	movt	r0, #4
   17360:	ldr	r0, [r0]
   17364:	movw	r1, #0
   17368:	cmp	r1, r0
   1736c:	bge	174ec <__assert_fail@plt+0x5ee4>
   17370:	movw	r0, #8764	; 0x223c
   17374:	movt	r0, #4
   17378:	ldr	r0, [r0]
   1737c:	sub	r0, r0, #1
   17380:	mvn	r1, #0
   17384:	cmp	r1, r0
   17388:	blt	174c4 <__assert_fail@plt+0x5ebc>
   1738c:	b	174ec <__assert_fail@plt+0x5ee4>
   17390:	movw	r0, #8568	; 0x2178
   17394:	movt	r0, #4
   17398:	ldr	r0, [r0]
   1739c:	movw	r1, #0
   173a0:	sdiv	r0, r1, r0
   173a4:	movw	r1, #8764	; 0x223c
   173a8:	movt	r1, #4
   173ac:	ldr	r1, [r1]
   173b0:	cmp	r0, r1
   173b4:	blt	174c4 <__assert_fail@plt+0x5ebc>
   173b8:	b	174ec <__assert_fail@plt+0x5ee4>
   173bc:	movw	r0, #8568	; 0x2178
   173c0:	movt	r0, #4
   173c4:	ldr	r0, [r0]
   173c8:	cmp	r0, #0
   173cc:	bne	173d4 <__assert_fail@plt+0x5dcc>
   173d0:	b	174ec <__assert_fail@plt+0x5ee4>
   173d4:	movw	r0, #8764	; 0x223c
   173d8:	movt	r0, #4
   173dc:	ldr	r0, [r0]
   173e0:	cmp	r0, #0
   173e4:	bge	1747c <__assert_fail@plt+0x5e74>
   173e8:	b	173ec <__assert_fail@plt+0x5de4>
   173ec:	b	17450 <__assert_fail@plt+0x5e48>
   173f0:	b	17450 <__assert_fail@plt+0x5e48>
   173f4:	svcvc	0x00ffffff
   173f8:	movw	r0, #8764	; 0x223c
   173fc:	movt	r0, #4
   17400:	ldr	r0, [r0]
   17404:	cmn	r0, #1
   17408:	bne	17450 <__assert_fail@plt+0x5e48>
   1740c:	b	17410 <__assert_fail@plt+0x5e08>
   17410:	movw	r0, #8568	; 0x2178
   17414:	movt	r0, #4
   17418:	ldr	r0, [r0]
   1741c:	add	r0, r0, #0
   17420:	movw	r1, #0
   17424:	cmp	r1, r0
   17428:	blt	174c4 <__assert_fail@plt+0x5ebc>
   1742c:	b	174ec <__assert_fail@plt+0x5ee4>
   17430:	movw	r0, #8568	; 0x2178
   17434:	movt	r0, #4
   17438:	ldr	r0, [r0]
   1743c:	sub	r0, r0, #1
   17440:	mvn	r1, #0
   17444:	cmp	r1, r0
   17448:	blt	174c4 <__assert_fail@plt+0x5ebc>
   1744c:	b	174ec <__assert_fail@plt+0x5ee4>
   17450:	movw	r0, #8764	; 0x223c
   17454:	movt	r0, #4
   17458:	ldr	r0, [r0]
   1745c:	movw	r1, #0
   17460:	sdiv	r0, r1, r0
   17464:	movw	r1, #8568	; 0x2178
   17468:	movt	r1, #4
   1746c:	ldr	r1, [r1]
   17470:	cmp	r0, r1
   17474:	blt	174c4 <__assert_fail@plt+0x5ebc>
   17478:	b	174ec <__assert_fail@plt+0x5ee4>
   1747c:	movw	r0, #8568	; 0x2178
   17480:	movt	r0, #4
   17484:	ldr	r0, [r0]
   17488:	asr	r3, r0, #31
   1748c:	mvn	r1, #0
   17490:	str	r0, [sp, #176]	; 0xb0
   17494:	mov	r0, r1
   17498:	ldr	r2, [sp, #176]	; 0xb0
   1749c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   174a0:	movw	r2, #8764	; 0x223c
   174a4:	movt	r2, #4
   174a8:	ldr	r2, [r2]
   174ac:	subs	r0, r0, r2
   174b0:	sbcs	r1, r1, r2, asr #31
   174b4:	str	r0, [sp, #172]	; 0xac
   174b8:	str	r1, [sp, #168]	; 0xa8
   174bc:	bcs	174ec <__assert_fail@plt+0x5ee4>
   174c0:	b	174c4 <__assert_fail@plt+0x5ebc>
   174c4:	movw	r0, #8764	; 0x223c
   174c8:	movt	r0, #4
   174cc:	ldr	r0, [r0]
   174d0:	movw	r1, #8568	; 0x2178
   174d4:	movt	r1, #4
   174d8:	ldr	r1, [r1]
   174dc:	mul	r0, r0, r1
   174e0:	str	r0, [fp, #-4]
   174e4:	b	18940 <__assert_fail@plt+0x7338>
   174e8:	andhi	r0, r0, r0
   174ec:	movw	r0, #8764	; 0x223c
   174f0:	movt	r0, #4
   174f4:	ldr	r0, [r0]
   174f8:	movw	r1, #8568	; 0x2178
   174fc:	movt	r1, #4
   17500:	ldr	r1, [r1]
   17504:	mul	r0, r0, r1
   17508:	str	r0, [fp, #-4]
   1750c:	ldr	r0, [fp, #-4]
   17510:	add	r1, r0, #1
   17514:	mov	r2, #1
   17518:	cmp	r1, r0
   1751c:	movwvc	r2, #0
   17520:	str	r1, [fp, #-8]
   17524:	tst	r2, #1
   17528:	bne	18940 <__assert_fail@plt+0x7338>
   1752c:	movw	r0, #8772	; 0x2244
   17530:	movt	r0, #4
   17534:	ldr	r0, [r0]
   17538:	add	r1, r0, #1
   1753c:	mov	r2, #1
   17540:	cmp	r1, r0
   17544:	movwvc	r2, #0
   17548:	str	r1, [fp, #-12]
   1754c:	tst	r2, #1
   17550:	bne	18940 <__assert_fail@plt+0x7338>
   17554:	b	1792c <__assert_fail@plt+0x6324>
   17558:	b	1755c <__assert_fail@plt+0x5f54>
   1755c:	ldr	r0, [fp, #-12]
   17560:	cmp	r0, #0
   17564:	bge	17678 <__assert_fail@plt+0x6070>
   17568:	ldr	r0, [fp, #-4]
   1756c:	cmp	r0, #0
   17570:	bge	175fc <__assert_fail@plt+0x5ff4>
   17574:	b	17578 <__assert_fail@plt+0x5f70>
   17578:	ldr	r0, [fp, #-4]
   1757c:	ldr	r1, [fp, #-12]
   17580:	movw	r2, #127	; 0x7f
   17584:	sdiv	r1, r2, r1
   17588:	cmp	r0, r1
   1758c:	blt	17718 <__assert_fail@plt+0x6110>
   17590:	b	17730 <__assert_fail@plt+0x6128>
   17594:	b	17598 <__assert_fail@plt+0x5f90>
   17598:	ldr	r0, [pc, #-3200]	; 16920 <__assert_fail@plt+0x5318>
   1759c:	ldr	r1, [fp, #-12]
   175a0:	cmp	r1, r0
   175a4:	blt	175bc <__assert_fail@plt+0x5fb4>
   175a8:	b	175c8 <__assert_fail@plt+0x5fc0>
   175ac:	ldr	r0, [fp, #-12]
   175b0:	movw	r1, #0
   175b4:	cmp	r1, r0
   175b8:	bge	175c8 <__assert_fail@plt+0x5fc0>
   175bc:	movw	r0, #0
   175c0:	str	r0, [sp, #164]	; 0xa4
   175c4:	b	175e0 <__assert_fail@plt+0x5fd8>
   175c8:	ldr	r0, [fp, #-12]
   175cc:	movw	r1, #0
   175d0:	sub	r0, r1, r0
   175d4:	movw	r1, #127	; 0x7f
   175d8:	sdiv	r0, r1, r0
   175dc:	str	r0, [sp, #164]	; 0xa4
   175e0:	ldr	r0, [sp, #164]	; 0xa4
   175e4:	ldr	r1, [fp, #-4]
   175e8:	mvn	r2, #0
   175ec:	sub	r1, r2, r1
   175f0:	cmp	r0, r1
   175f4:	ble	17718 <__assert_fail@plt+0x6110>
   175f8:	b	17730 <__assert_fail@plt+0x6128>
   175fc:	b	17600 <__assert_fail@plt+0x5ff8>
   17600:	b	1765c <__assert_fail@plt+0x6054>
   17604:	b	1765c <__assert_fail@plt+0x6054>
   17608:	ldr	r0, [fp, #-12]
   1760c:	cmn	r0, #1
   17610:	bne	1765c <__assert_fail@plt+0x6054>
   17614:	b	17618 <__assert_fail@plt+0x6010>
   17618:	ldr	r0, [fp, #-4]
   1761c:	mvn	r1, #127	; 0x7f
   17620:	add	r0, r0, r1
   17624:	movw	r1, #0
   17628:	cmp	r1, r0
   1762c:	blt	17718 <__assert_fail@plt+0x6110>
   17630:	b	17730 <__assert_fail@plt+0x6128>
   17634:	ldr	r0, [fp, #-4]
   17638:	movw	r1, #0
   1763c:	cmp	r1, r0
   17640:	bge	17730 <__assert_fail@plt+0x6128>
   17644:	ldr	r0, [fp, #-4]
   17648:	sub	r0, r0, #1
   1764c:	movw	r1, #127	; 0x7f
   17650:	cmp	r1, r0
   17654:	blt	17718 <__assert_fail@plt+0x6110>
   17658:	b	17730 <__assert_fail@plt+0x6128>
   1765c:	ldr	r0, [fp, #-12]
   17660:	mvn	r1, #127	; 0x7f
   17664:	sdiv	r0, r1, r0
   17668:	ldr	r1, [fp, #-4]
   1766c:	cmp	r0, r1
   17670:	blt	17718 <__assert_fail@plt+0x6110>
   17674:	b	17730 <__assert_fail@plt+0x6128>
   17678:	ldr	r0, [fp, #-12]
   1767c:	cmp	r0, #0
   17680:	bne	17688 <__assert_fail@plt+0x6080>
   17684:	b	17730 <__assert_fail@plt+0x6128>
   17688:	ldr	r0, [fp, #-4]
   1768c:	cmp	r0, #0
   17690:	bge	17700 <__assert_fail@plt+0x60f8>
   17694:	b	17698 <__assert_fail@plt+0x6090>
   17698:	b	176e4 <__assert_fail@plt+0x60dc>
   1769c:	b	176e4 <__assert_fail@plt+0x60dc>
   176a0:	ldr	r0, [fp, #-4]
   176a4:	cmn	r0, #1
   176a8:	bne	176e4 <__assert_fail@plt+0x60dc>
   176ac:	b	176b0 <__assert_fail@plt+0x60a8>
   176b0:	ldr	r0, [fp, #-12]
   176b4:	mvn	r1, #127	; 0x7f
   176b8:	add	r0, r0, r1
   176bc:	movw	r1, #0
   176c0:	cmp	r1, r0
   176c4:	blt	17718 <__assert_fail@plt+0x6110>
   176c8:	b	17730 <__assert_fail@plt+0x6128>
   176cc:	ldr	r0, [fp, #-12]
   176d0:	sub	r0, r0, #1
   176d4:	movw	r1, #127	; 0x7f
   176d8:	cmp	r1, r0
   176dc:	blt	17718 <__assert_fail@plt+0x6110>
   176e0:	b	17730 <__assert_fail@plt+0x6128>
   176e4:	ldr	r0, [fp, #-4]
   176e8:	mvn	r1, #127	; 0x7f
   176ec:	sdiv	r0, r1, r0
   176f0:	ldr	r1, [fp, #-12]
   176f4:	cmp	r0, r1
   176f8:	blt	17718 <__assert_fail@plt+0x6110>
   176fc:	b	17730 <__assert_fail@plt+0x6128>
   17700:	ldr	r0, [fp, #-12]
   17704:	movw	r1, #127	; 0x7f
   17708:	sdiv	r0, r1, r0
   1770c:	ldr	r1, [fp, #-4]
   17710:	cmp	r0, r1
   17714:	bge	17730 <__assert_fail@plt+0x6128>
   17718:	ldr	r0, [fp, #-4]
   1771c:	ldr	r1, [fp, #-12]
   17720:	mul	r0, r0, r1
   17724:	sxtb	r0, r0
   17728:	str	r0, [fp, #-16]
   1772c:	b	18940 <__assert_fail@plt+0x7338>
   17730:	ldr	r0, [fp, #-4]
   17734:	ldr	r1, [fp, #-12]
   17738:	mul	r0, r0, r1
   1773c:	sxtb	r0, r0
   17740:	str	r0, [fp, #-16]
   17744:	b	18944 <__assert_fail@plt+0x733c>
   17748:	ldr	r0, [fp, #-12]
   1774c:	cmp	r0, #0
   17750:	bge	17860 <__assert_fail@plt+0x6258>
   17754:	ldr	r0, [fp, #-4]
   17758:	cmp	r0, #0
   1775c:	bge	177e8 <__assert_fail@plt+0x61e0>
   17760:	b	17764 <__assert_fail@plt+0x615c>
   17764:	ldr	r0, [fp, #-4]
   17768:	ldr	r1, [fp, #-12]
   1776c:	movw	r2, #255	; 0xff
   17770:	sdiv	r1, r2, r1
   17774:	cmp	r0, r1
   17778:	blt	178fc <__assert_fail@plt+0x62f4>
   1777c:	b	17914 <__assert_fail@plt+0x630c>
   17780:	b	17784 <__assert_fail@plt+0x617c>
   17784:	ldr	r0, [pc, #-3692]	; 16920 <__assert_fail@plt+0x5318>
   17788:	ldr	r1, [fp, #-12]
   1778c:	cmp	r1, r0
   17790:	blt	177a8 <__assert_fail@plt+0x61a0>
   17794:	b	177b4 <__assert_fail@plt+0x61ac>
   17798:	ldr	r0, [fp, #-12]
   1779c:	movw	r1, #0
   177a0:	cmp	r1, r0
   177a4:	bge	177b4 <__assert_fail@plt+0x61ac>
   177a8:	movw	r0, #0
   177ac:	str	r0, [sp, #160]	; 0xa0
   177b0:	b	177cc <__assert_fail@plt+0x61c4>
   177b4:	ldr	r0, [fp, #-12]
   177b8:	movw	r1, #0
   177bc:	sub	r0, r1, r0
   177c0:	movw	r1, #255	; 0xff
   177c4:	sdiv	r0, r1, r0
   177c8:	str	r0, [sp, #160]	; 0xa0
   177cc:	ldr	r0, [sp, #160]	; 0xa0
   177d0:	ldr	r1, [fp, #-4]
   177d4:	mvn	r2, #0
   177d8:	sub	r1, r2, r1
   177dc:	cmp	r0, r1
   177e0:	ble	178fc <__assert_fail@plt+0x62f4>
   177e4:	b	17914 <__assert_fail@plt+0x630c>
   177e8:	b	177ec <__assert_fail@plt+0x61e4>
   177ec:	b	17844 <__assert_fail@plt+0x623c>
   177f0:	b	17844 <__assert_fail@plt+0x623c>
   177f4:	ldr	r0, [fp, #-12]
   177f8:	cmn	r0, #1
   177fc:	bne	17844 <__assert_fail@plt+0x623c>
   17800:	b	17804 <__assert_fail@plt+0x61fc>
   17804:	ldr	r0, [fp, #-4]
   17808:	add	r0, r0, #0
   1780c:	movw	r1, #0
   17810:	cmp	r1, r0
   17814:	blt	178fc <__assert_fail@plt+0x62f4>
   17818:	b	17914 <__assert_fail@plt+0x630c>
   1781c:	ldr	r0, [fp, #-4]
   17820:	movw	r1, #0
   17824:	cmp	r1, r0
   17828:	bge	17914 <__assert_fail@plt+0x630c>
   1782c:	ldr	r0, [fp, #-4]
   17830:	sub	r0, r0, #1
   17834:	mvn	r1, #0
   17838:	cmp	r1, r0
   1783c:	blt	178fc <__assert_fail@plt+0x62f4>
   17840:	b	17914 <__assert_fail@plt+0x630c>
   17844:	ldr	r0, [fp, #-12]
   17848:	movw	r1, #0
   1784c:	sdiv	r0, r1, r0
   17850:	ldr	r1, [fp, #-4]
   17854:	cmp	r0, r1
   17858:	blt	178fc <__assert_fail@plt+0x62f4>
   1785c:	b	17914 <__assert_fail@plt+0x630c>
   17860:	ldr	r0, [fp, #-12]
   17864:	cmp	r0, #0
   17868:	bne	17870 <__assert_fail@plt+0x6268>
   1786c:	b	17914 <__assert_fail@plt+0x630c>
   17870:	ldr	r0, [fp, #-4]
   17874:	cmp	r0, #0
   17878:	bge	178e4 <__assert_fail@plt+0x62dc>
   1787c:	b	17880 <__assert_fail@plt+0x6278>
   17880:	b	178c8 <__assert_fail@plt+0x62c0>
   17884:	b	178c8 <__assert_fail@plt+0x62c0>
   17888:	ldr	r0, [fp, #-4]
   1788c:	cmn	r0, #1
   17890:	bne	178c8 <__assert_fail@plt+0x62c0>
   17894:	b	17898 <__assert_fail@plt+0x6290>
   17898:	ldr	r0, [fp, #-12]
   1789c:	add	r0, r0, #0
   178a0:	movw	r1, #0
   178a4:	cmp	r1, r0
   178a8:	blt	178fc <__assert_fail@plt+0x62f4>
   178ac:	b	17914 <__assert_fail@plt+0x630c>
   178b0:	ldr	r0, [fp, #-12]
   178b4:	sub	r0, r0, #1
   178b8:	mvn	r1, #0
   178bc:	cmp	r1, r0
   178c0:	blt	178fc <__assert_fail@plt+0x62f4>
   178c4:	b	17914 <__assert_fail@plt+0x630c>
   178c8:	ldr	r0, [fp, #-4]
   178cc:	movw	r1, #0
   178d0:	sdiv	r0, r1, r0
   178d4:	ldr	r1, [fp, #-12]
   178d8:	cmp	r0, r1
   178dc:	blt	178fc <__assert_fail@plt+0x62f4>
   178e0:	b	17914 <__assert_fail@plt+0x630c>
   178e4:	ldr	r0, [fp, #-12]
   178e8:	movw	r1, #255	; 0xff
   178ec:	sdiv	r0, r1, r0
   178f0:	ldr	r1, [fp, #-4]
   178f4:	cmp	r0, r1
   178f8:	bge	17914 <__assert_fail@plt+0x630c>
   178fc:	ldr	r0, [fp, #-4]
   17900:	ldr	r1, [fp, #-12]
   17904:	mul	r0, r0, r1
   17908:	and	r0, r0, #255	; 0xff
   1790c:	str	r0, [fp, #-16]
   17910:	b	18940 <__assert_fail@plt+0x7338>
   17914:	ldr	r0, [fp, #-4]
   17918:	ldr	r1, [fp, #-12]
   1791c:	mul	r0, r0, r1
   17920:	and	r0, r0, #255	; 0xff
   17924:	str	r0, [fp, #-16]
   17928:	b	18944 <__assert_fail@plt+0x733c>
   1792c:	b	17d04 <__assert_fail@plt+0x66fc>
   17930:	b	17934 <__assert_fail@plt+0x632c>
   17934:	ldr	r0, [fp, #-12]
   17938:	cmp	r0, #0
   1793c:	bge	17a50 <__assert_fail@plt+0x6448>
   17940:	ldr	r0, [fp, #-4]
   17944:	cmp	r0, #0
   17948:	bge	179d4 <__assert_fail@plt+0x63cc>
   1794c:	b	17950 <__assert_fail@plt+0x6348>
   17950:	ldr	r0, [fp, #-4]
   17954:	ldr	r1, [fp, #-12]
   17958:	movw	r2, #32767	; 0x7fff
   1795c:	sdiv	r1, r2, r1
   17960:	cmp	r0, r1
   17964:	blt	17af0 <__assert_fail@plt+0x64e8>
   17968:	b	17b08 <__assert_fail@plt+0x6500>
   1796c:	b	17970 <__assert_fail@plt+0x6368>
   17970:	ldr	r0, [pc, #4036]	; 1893c <__assert_fail@plt+0x7334>
   17974:	ldr	r1, [fp, #-12]
   17978:	cmp	r1, r0
   1797c:	blt	17994 <__assert_fail@plt+0x638c>
   17980:	b	179a0 <__assert_fail@plt+0x6398>
   17984:	ldr	r0, [fp, #-12]
   17988:	movw	r1, #0
   1798c:	cmp	r1, r0
   17990:	bge	179a0 <__assert_fail@plt+0x6398>
   17994:	movw	r0, #0
   17998:	str	r0, [sp, #156]	; 0x9c
   1799c:	b	179b8 <__assert_fail@plt+0x63b0>
   179a0:	ldr	r0, [fp, #-12]
   179a4:	movw	r1, #0
   179a8:	sub	r0, r1, r0
   179ac:	movw	r1, #32767	; 0x7fff
   179b0:	sdiv	r0, r1, r0
   179b4:	str	r0, [sp, #156]	; 0x9c
   179b8:	ldr	r0, [sp, #156]	; 0x9c
   179bc:	ldr	r1, [fp, #-4]
   179c0:	mvn	r2, #0
   179c4:	sub	r1, r2, r1
   179c8:	cmp	r0, r1
   179cc:	ble	17af0 <__assert_fail@plt+0x64e8>
   179d0:	b	17b08 <__assert_fail@plt+0x6500>
   179d4:	b	179d8 <__assert_fail@plt+0x63d0>
   179d8:	b	17a34 <__assert_fail@plt+0x642c>
   179dc:	b	17a34 <__assert_fail@plt+0x642c>
   179e0:	ldr	r0, [fp, #-12]
   179e4:	cmn	r0, #1
   179e8:	bne	17a34 <__assert_fail@plt+0x642c>
   179ec:	b	179f0 <__assert_fail@plt+0x63e8>
   179f0:	ldr	r0, [pc, #-2728]	; 16f50 <__assert_fail@plt+0x5948>
   179f4:	ldr	r1, [fp, #-4]
   179f8:	add	r0, r1, r0
   179fc:	movw	r1, #0
   17a00:	cmp	r1, r0
   17a04:	blt	17af0 <__assert_fail@plt+0x64e8>
   17a08:	b	17b08 <__assert_fail@plt+0x6500>
   17a0c:	ldr	r0, [fp, #-4]
   17a10:	movw	r1, #0
   17a14:	cmp	r1, r0
   17a18:	bge	17b08 <__assert_fail@plt+0x6500>
   17a1c:	ldr	r0, [fp, #-4]
   17a20:	sub	r0, r0, #1
   17a24:	movw	r1, #32767	; 0x7fff
   17a28:	cmp	r1, r0
   17a2c:	blt	17af0 <__assert_fail@plt+0x64e8>
   17a30:	b	17b08 <__assert_fail@plt+0x6500>
   17a34:	ldr	r0, [pc, #4052]	; 18a10 <__assert_fail@plt+0x7408>
   17a38:	ldr	r1, [fp, #-12]
   17a3c:	sdiv	r0, r0, r1
   17a40:	ldr	r1, [fp, #-4]
   17a44:	cmp	r0, r1
   17a48:	blt	17af0 <__assert_fail@plt+0x64e8>
   17a4c:	b	17b08 <__assert_fail@plt+0x6500>
   17a50:	ldr	r0, [fp, #-12]
   17a54:	cmp	r0, #0
   17a58:	bne	17a60 <__assert_fail@plt+0x6458>
   17a5c:	b	17b08 <__assert_fail@plt+0x6500>
   17a60:	ldr	r0, [fp, #-4]
   17a64:	cmp	r0, #0
   17a68:	bge	17ad8 <__assert_fail@plt+0x64d0>
   17a6c:	b	17a70 <__assert_fail@plt+0x6468>
   17a70:	b	17abc <__assert_fail@plt+0x64b4>
   17a74:	b	17abc <__assert_fail@plt+0x64b4>
   17a78:	ldr	r0, [fp, #-4]
   17a7c:	cmn	r0, #1
   17a80:	bne	17abc <__assert_fail@plt+0x64b4>
   17a84:	b	17a88 <__assert_fail@plt+0x6480>
   17a88:	ldr	r0, [pc, #3968]	; 18a10 <__assert_fail@plt+0x7408>
   17a8c:	ldr	r1, [fp, #-12]
   17a90:	add	r0, r1, r0
   17a94:	movw	r1, #0
   17a98:	cmp	r1, r0
   17a9c:	blt	17af0 <__assert_fail@plt+0x64e8>
   17aa0:	b	17b08 <__assert_fail@plt+0x6500>
   17aa4:	ldr	r0, [fp, #-12]
   17aa8:	sub	r0, r0, #1
   17aac:	movw	r1, #32767	; 0x7fff
   17ab0:	cmp	r1, r0
   17ab4:	blt	17af0 <__assert_fail@plt+0x64e8>
   17ab8:	b	17b08 <__assert_fail@plt+0x6500>
   17abc:	ldr	r0, [pc, #3916]	; 18a10 <__assert_fail@plt+0x7408>
   17ac0:	ldr	r1, [fp, #-4]
   17ac4:	sdiv	r0, r0, r1
   17ac8:	ldr	r1, [fp, #-12]
   17acc:	cmp	r0, r1
   17ad0:	blt	17af0 <__assert_fail@plt+0x64e8>
   17ad4:	b	17b08 <__assert_fail@plt+0x6500>
   17ad8:	ldr	r0, [fp, #-12]
   17adc:	movw	r1, #32767	; 0x7fff
   17ae0:	sdiv	r0, r1, r0
   17ae4:	ldr	r1, [fp, #-4]
   17ae8:	cmp	r0, r1
   17aec:	bge	17b08 <__assert_fail@plt+0x6500>
   17af0:	ldr	r0, [fp, #-4]
   17af4:	ldr	r1, [fp, #-12]
   17af8:	mul	r0, r0, r1
   17afc:	sxth	r0, r0
   17b00:	str	r0, [fp, #-16]
   17b04:	b	18940 <__assert_fail@plt+0x7338>
   17b08:	ldr	r0, [fp, #-4]
   17b0c:	ldr	r1, [fp, #-12]
   17b10:	mul	r0, r0, r1
   17b14:	sxth	r0, r0
   17b18:	str	r0, [fp, #-16]
   17b1c:	b	18944 <__assert_fail@plt+0x733c>
   17b20:	ldr	r0, [fp, #-12]
   17b24:	cmp	r0, #0
   17b28:	bge	17c38 <__assert_fail@plt+0x6630>
   17b2c:	ldr	r0, [fp, #-4]
   17b30:	cmp	r0, #0
   17b34:	bge	17bc0 <__assert_fail@plt+0x65b8>
   17b38:	b	17b3c <__assert_fail@plt+0x6534>
   17b3c:	ldr	r0, [fp, #-4]
   17b40:	ldr	r1, [fp, #-12]
   17b44:	movw	r2, #65535	; 0xffff
   17b48:	sdiv	r1, r2, r1
   17b4c:	cmp	r0, r1
   17b50:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17b54:	b	17cec <__assert_fail@plt+0x66e4>
   17b58:	b	17b5c <__assert_fail@plt+0x6554>
   17b5c:	ldr	r0, [pc, #3744]	; 18a04 <__assert_fail@plt+0x73fc>
   17b60:	ldr	r1, [fp, #-12]
   17b64:	cmp	r1, r0
   17b68:	blt	17b80 <__assert_fail@plt+0x6578>
   17b6c:	b	17b8c <__assert_fail@plt+0x6584>
   17b70:	ldr	r0, [fp, #-12]
   17b74:	movw	r1, #0
   17b78:	cmp	r1, r0
   17b7c:	bge	17b8c <__assert_fail@plt+0x6584>
   17b80:	movw	r0, #0
   17b84:	str	r0, [sp, #152]	; 0x98
   17b88:	b	17ba4 <__assert_fail@plt+0x659c>
   17b8c:	ldr	r0, [fp, #-12]
   17b90:	movw	r1, #0
   17b94:	sub	r0, r1, r0
   17b98:	movw	r1, #65535	; 0xffff
   17b9c:	sdiv	r0, r1, r0
   17ba0:	str	r0, [sp, #152]	; 0x98
   17ba4:	ldr	r0, [sp, #152]	; 0x98
   17ba8:	ldr	r1, [fp, #-4]
   17bac:	mvn	r2, #0
   17bb0:	sub	r1, r2, r1
   17bb4:	cmp	r0, r1
   17bb8:	ble	17cd4 <__assert_fail@plt+0x66cc>
   17bbc:	b	17cec <__assert_fail@plt+0x66e4>
   17bc0:	b	17bc4 <__assert_fail@plt+0x65bc>
   17bc4:	b	17c1c <__assert_fail@plt+0x6614>
   17bc8:	b	17c1c <__assert_fail@plt+0x6614>
   17bcc:	ldr	r0, [fp, #-12]
   17bd0:	cmn	r0, #1
   17bd4:	bne	17c1c <__assert_fail@plt+0x6614>
   17bd8:	b	17bdc <__assert_fail@plt+0x65d4>
   17bdc:	ldr	r0, [fp, #-4]
   17be0:	add	r0, r0, #0
   17be4:	movw	r1, #0
   17be8:	cmp	r1, r0
   17bec:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17bf0:	b	17cec <__assert_fail@plt+0x66e4>
   17bf4:	ldr	r0, [fp, #-4]
   17bf8:	movw	r1, #0
   17bfc:	cmp	r1, r0
   17c00:	bge	17cec <__assert_fail@plt+0x66e4>
   17c04:	ldr	r0, [fp, #-4]
   17c08:	sub	r0, r0, #1
   17c0c:	mvn	r1, #0
   17c10:	cmp	r1, r0
   17c14:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17c18:	b	17cec <__assert_fail@plt+0x66e4>
   17c1c:	ldr	r0, [fp, #-12]
   17c20:	movw	r1, #0
   17c24:	sdiv	r0, r1, r0
   17c28:	ldr	r1, [fp, #-4]
   17c2c:	cmp	r0, r1
   17c30:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17c34:	b	17cec <__assert_fail@plt+0x66e4>
   17c38:	ldr	r0, [fp, #-12]
   17c3c:	cmp	r0, #0
   17c40:	bne	17c48 <__assert_fail@plt+0x6640>
   17c44:	b	17cec <__assert_fail@plt+0x66e4>
   17c48:	ldr	r0, [fp, #-4]
   17c4c:	cmp	r0, #0
   17c50:	bge	17cbc <__assert_fail@plt+0x66b4>
   17c54:	b	17c58 <__assert_fail@plt+0x6650>
   17c58:	b	17ca0 <__assert_fail@plt+0x6698>
   17c5c:	b	17ca0 <__assert_fail@plt+0x6698>
   17c60:	ldr	r0, [fp, #-4]
   17c64:	cmn	r0, #1
   17c68:	bne	17ca0 <__assert_fail@plt+0x6698>
   17c6c:	b	17c70 <__assert_fail@plt+0x6668>
   17c70:	ldr	r0, [fp, #-12]
   17c74:	add	r0, r0, #0
   17c78:	movw	r1, #0
   17c7c:	cmp	r1, r0
   17c80:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17c84:	b	17cec <__assert_fail@plt+0x66e4>
   17c88:	ldr	r0, [fp, #-12]
   17c8c:	sub	r0, r0, #1
   17c90:	mvn	r1, #0
   17c94:	cmp	r1, r0
   17c98:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17c9c:	b	17cec <__assert_fail@plt+0x66e4>
   17ca0:	ldr	r0, [fp, #-4]
   17ca4:	movw	r1, #0
   17ca8:	sdiv	r0, r1, r0
   17cac:	ldr	r1, [fp, #-12]
   17cb0:	cmp	r0, r1
   17cb4:	blt	17cd4 <__assert_fail@plt+0x66cc>
   17cb8:	b	17cec <__assert_fail@plt+0x66e4>
   17cbc:	ldr	r0, [fp, #-12]
   17cc0:	movw	r1, #65535	; 0xffff
   17cc4:	sdiv	r0, r1, r0
   17cc8:	ldr	r1, [fp, #-4]
   17ccc:	cmp	r0, r1
   17cd0:	bge	17cec <__assert_fail@plt+0x66e4>
   17cd4:	ldr	r0, [fp, #-4]
   17cd8:	ldr	r1, [fp, #-12]
   17cdc:	mul	r0, r0, r1
   17ce0:	uxth	r0, r0
   17ce4:	str	r0, [fp, #-16]
   17ce8:	b	18940 <__assert_fail@plt+0x7338>
   17cec:	ldr	r0, [fp, #-4]
   17cf0:	ldr	r1, [fp, #-12]
   17cf4:	mul	r0, r0, r1
   17cf8:	uxth	r0, r0
   17cfc:	str	r0, [fp, #-16]
   17d00:	b	18944 <__assert_fail@plt+0x733c>
   17d04:	b	17d08 <__assert_fail@plt+0x6700>
   17d08:	b	17d0c <__assert_fail@plt+0x6704>
   17d0c:	ldr	r0, [fp, #-12]
   17d10:	cmp	r0, #0
   17d14:	bge	17e18 <__assert_fail@plt+0x6810>
   17d18:	ldr	r0, [fp, #-4]
   17d1c:	cmp	r0, #0
   17d20:	bge	17dac <__assert_fail@plt+0x67a4>
   17d24:	b	17d28 <__assert_fail@plt+0x6720>
   17d28:	ldr	r0, [pc, #3288]	; 18a08 <__assert_fail@plt+0x7400>
   17d2c:	ldr	r1, [fp, #-4]
   17d30:	ldr	r2, [fp, #-12]
   17d34:	sdiv	r0, r0, r2
   17d38:	cmp	r1, r0
   17d3c:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17d40:	b	17ebc <__assert_fail@plt+0x68b4>
   17d44:	b	17d48 <__assert_fail@plt+0x6740>
   17d48:	ldr	r0, [pc, #3252]	; 18a04 <__assert_fail@plt+0x73fc>
   17d4c:	ldr	r1, [fp, #-12]
   17d50:	cmp	r1, r0
   17d54:	blt	17d6c <__assert_fail@plt+0x6764>
   17d58:	b	17d78 <__assert_fail@plt+0x6770>
   17d5c:	ldr	r0, [fp, #-12]
   17d60:	movw	r1, #0
   17d64:	cmp	r1, r0
   17d68:	bge	17d78 <__assert_fail@plt+0x6770>
   17d6c:	movw	r0, #0
   17d70:	str	r0, [sp, #148]	; 0x94
   17d74:	b	17d90 <__assert_fail@plt+0x6788>
   17d78:	ldr	r0, [pc, #3208]	; 18a08 <__assert_fail@plt+0x7400>
   17d7c:	ldr	r1, [fp, #-12]
   17d80:	movw	r2, #0
   17d84:	sub	r1, r2, r1
   17d88:	sdiv	r0, r0, r1
   17d8c:	str	r0, [sp, #148]	; 0x94
   17d90:	ldr	r0, [sp, #148]	; 0x94
   17d94:	ldr	r1, [fp, #-4]
   17d98:	mvn	r2, #0
   17d9c:	sub	r1, r2, r1
   17da0:	cmp	r0, r1
   17da4:	ble	17ea8 <__assert_fail@plt+0x68a0>
   17da8:	b	17ebc <__assert_fail@plt+0x68b4>
   17dac:	ldr	r0, [fp, #-12]
   17db0:	cmn	r0, #1
   17db4:	bne	17dfc <__assert_fail@plt+0x67f4>
   17db8:	b	17dbc <__assert_fail@plt+0x67b4>
   17dbc:	ldr	r0, [fp, #-4]
   17dc0:	add	r0, r0, #-2147483648	; 0x80000000
   17dc4:	movw	r1, #0
   17dc8:	cmp	r1, r0
   17dcc:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17dd0:	b	17ebc <__assert_fail@plt+0x68b4>
   17dd4:	ldr	r0, [fp, #-4]
   17dd8:	movw	r1, #0
   17ddc:	cmp	r1, r0
   17de0:	bge	17ebc <__assert_fail@plt+0x68b4>
   17de4:	ldr	r0, [pc, #3100]	; 18a08 <__assert_fail@plt+0x7400>
   17de8:	ldr	r1, [fp, #-4]
   17dec:	sub	r1, r1, #1
   17df0:	cmp	r0, r1
   17df4:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17df8:	b	17ebc <__assert_fail@plt+0x68b4>
   17dfc:	ldr	r0, [pc, #3080]	; 18a0c <__assert_fail@plt+0x7404>
   17e00:	ldr	r1, [fp, #-12]
   17e04:	sdiv	r0, r0, r1
   17e08:	ldr	r1, [fp, #-4]
   17e0c:	cmp	r0, r1
   17e10:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17e14:	b	17ebc <__assert_fail@plt+0x68b4>
   17e18:	ldr	r0, [fp, #-12]
   17e1c:	cmp	r0, #0
   17e20:	bne	17e28 <__assert_fail@plt+0x6820>
   17e24:	b	17ebc <__assert_fail@plt+0x68b4>
   17e28:	ldr	r0, [fp, #-4]
   17e2c:	cmp	r0, #0
   17e30:	bge	17e90 <__assert_fail@plt+0x6888>
   17e34:	ldr	r0, [fp, #-4]
   17e38:	cmn	r0, #1
   17e3c:	bne	17e74 <__assert_fail@plt+0x686c>
   17e40:	b	17e44 <__assert_fail@plt+0x683c>
   17e44:	ldr	r0, [fp, #-12]
   17e48:	add	r0, r0, #-2147483648	; 0x80000000
   17e4c:	movw	r1, #0
   17e50:	cmp	r1, r0
   17e54:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17e58:	b	17ebc <__assert_fail@plt+0x68b4>
   17e5c:	ldr	r0, [pc, #2980]	; 18a08 <__assert_fail@plt+0x7400>
   17e60:	ldr	r1, [fp, #-12]
   17e64:	sub	r1, r1, #1
   17e68:	cmp	r0, r1
   17e6c:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17e70:	b	17ebc <__assert_fail@plt+0x68b4>
   17e74:	ldr	r0, [pc, #2960]	; 18a0c <__assert_fail@plt+0x7404>
   17e78:	ldr	r1, [fp, #-4]
   17e7c:	sdiv	r0, r0, r1
   17e80:	ldr	r1, [fp, #-12]
   17e84:	cmp	r0, r1
   17e88:	blt	17ea8 <__assert_fail@plt+0x68a0>
   17e8c:	b	17ebc <__assert_fail@plt+0x68b4>
   17e90:	ldr	r0, [pc, #2928]	; 18a08 <__assert_fail@plt+0x7400>
   17e94:	ldr	r1, [fp, #-12]
   17e98:	sdiv	r0, r0, r1
   17e9c:	ldr	r1, [fp, #-4]
   17ea0:	cmp	r0, r1
   17ea4:	bge	17ebc <__assert_fail@plt+0x68b4>
   17ea8:	ldr	r0, [fp, #-4]
   17eac:	ldr	r1, [fp, #-12]
   17eb0:	mul	r0, r0, r1
   17eb4:	str	r0, [fp, #-16]
   17eb8:	b	18940 <__assert_fail@plt+0x7338>
   17ebc:	ldr	r0, [fp, #-4]
   17ec0:	ldr	r1, [fp, #-12]
   17ec4:	mul	r0, r0, r1
   17ec8:	str	r0, [fp, #-16]
   17ecc:	b	18944 <__assert_fail@plt+0x733c>
   17ed0:	ldr	r0, [fp, #-12]
   17ed4:	cmp	r0, #0
   17ed8:	bge	17fe8 <__assert_fail@plt+0x69e0>
   17edc:	ldr	r0, [fp, #-4]
   17ee0:	cmp	r0, #0
   17ee4:	bge	17f70 <__assert_fail@plt+0x6968>
   17ee8:	b	17f08 <__assert_fail@plt+0x6900>
   17eec:	ldr	r0, [fp, #-4]
   17ef0:	ldr	r1, [fp, #-12]
   17ef4:	mvn	r2, #0
   17ef8:	udiv	r1, r2, r1
   17efc:	cmp	r0, r1
   17f00:	bcc	18084 <__assert_fail@plt+0x6a7c>
   17f04:	b	18098 <__assert_fail@plt+0x6a90>
   17f08:	b	17f0c <__assert_fail@plt+0x6904>
   17f0c:	ldr	r0, [pc, #2800]	; 18a04 <__assert_fail@plt+0x73fc>
   17f10:	ldr	r1, [fp, #-12]
   17f14:	cmp	r1, r0
   17f18:	blt	17f30 <__assert_fail@plt+0x6928>
   17f1c:	b	17f3c <__assert_fail@plt+0x6934>
   17f20:	ldr	r0, [fp, #-12]
   17f24:	movw	r1, #0
   17f28:	cmp	r1, r0
   17f2c:	bge	17f3c <__assert_fail@plt+0x6934>
   17f30:	movw	r0, #1
   17f34:	str	r0, [sp, #144]	; 0x90
   17f38:	b	17f54 <__assert_fail@plt+0x694c>
   17f3c:	ldr	r0, [fp, #-12]
   17f40:	movw	r1, #0
   17f44:	sub	r0, r1, r0
   17f48:	mvn	r1, #0
   17f4c:	udiv	r0, r1, r0
   17f50:	str	r0, [sp, #144]	; 0x90
   17f54:	ldr	r0, [sp, #144]	; 0x90
   17f58:	ldr	r1, [fp, #-4]
   17f5c:	mvn	r2, #0
   17f60:	sub	r1, r2, r1
   17f64:	cmp	r0, r1
   17f68:	bls	18084 <__assert_fail@plt+0x6a7c>
   17f6c:	b	18098 <__assert_fail@plt+0x6a90>
   17f70:	b	17f74 <__assert_fail@plt+0x696c>
   17f74:	b	17fcc <__assert_fail@plt+0x69c4>
   17f78:	b	17fcc <__assert_fail@plt+0x69c4>
   17f7c:	ldr	r0, [fp, #-12]
   17f80:	cmn	r0, #1
   17f84:	bne	17fcc <__assert_fail@plt+0x69c4>
   17f88:	b	17f8c <__assert_fail@plt+0x6984>
   17f8c:	ldr	r0, [fp, #-4]
   17f90:	add	r0, r0, #0
   17f94:	movw	r1, #0
   17f98:	cmp	r1, r0
   17f9c:	blt	18084 <__assert_fail@plt+0x6a7c>
   17fa0:	b	18098 <__assert_fail@plt+0x6a90>
   17fa4:	ldr	r0, [fp, #-4]
   17fa8:	movw	r1, #0
   17fac:	cmp	r1, r0
   17fb0:	bge	18098 <__assert_fail@plt+0x6a90>
   17fb4:	ldr	r0, [fp, #-4]
   17fb8:	sub	r0, r0, #1
   17fbc:	mvn	r1, #0
   17fc0:	cmp	r1, r0
   17fc4:	blt	18084 <__assert_fail@plt+0x6a7c>
   17fc8:	b	18098 <__assert_fail@plt+0x6a90>
   17fcc:	ldr	r0, [fp, #-12]
   17fd0:	movw	r1, #0
   17fd4:	sdiv	r0, r1, r0
   17fd8:	ldr	r1, [fp, #-4]
   17fdc:	cmp	r0, r1
   17fe0:	blt	18084 <__assert_fail@plt+0x6a7c>
   17fe4:	b	18098 <__assert_fail@plt+0x6a90>
   17fe8:	ldr	r0, [fp, #-12]
   17fec:	cmp	r0, #0
   17ff0:	bne	17ff8 <__assert_fail@plt+0x69f0>
   17ff4:	b	18098 <__assert_fail@plt+0x6a90>
   17ff8:	ldr	r0, [fp, #-4]
   17ffc:	cmp	r0, #0
   18000:	bge	1806c <__assert_fail@plt+0x6a64>
   18004:	b	18008 <__assert_fail@plt+0x6a00>
   18008:	b	18050 <__assert_fail@plt+0x6a48>
   1800c:	b	18050 <__assert_fail@plt+0x6a48>
   18010:	ldr	r0, [fp, #-4]
   18014:	cmn	r0, #1
   18018:	bne	18050 <__assert_fail@plt+0x6a48>
   1801c:	b	18020 <__assert_fail@plt+0x6a18>
   18020:	ldr	r0, [fp, #-12]
   18024:	add	r0, r0, #0
   18028:	movw	r1, #0
   1802c:	cmp	r1, r0
   18030:	blt	18084 <__assert_fail@plt+0x6a7c>
   18034:	b	18098 <__assert_fail@plt+0x6a90>
   18038:	ldr	r0, [fp, #-12]
   1803c:	sub	r0, r0, #1
   18040:	mvn	r1, #0
   18044:	cmp	r1, r0
   18048:	blt	18084 <__assert_fail@plt+0x6a7c>
   1804c:	b	18098 <__assert_fail@plt+0x6a90>
   18050:	ldr	r0, [fp, #-4]
   18054:	movw	r1, #0
   18058:	sdiv	r0, r1, r0
   1805c:	ldr	r1, [fp, #-12]
   18060:	cmp	r0, r1
   18064:	blt	18084 <__assert_fail@plt+0x6a7c>
   18068:	b	18098 <__assert_fail@plt+0x6a90>
   1806c:	ldr	r0, [fp, #-12]
   18070:	mvn	r1, #0
   18074:	udiv	r0, r1, r0
   18078:	ldr	r1, [fp, #-4]
   1807c:	cmp	r0, r1
   18080:	bcs	18098 <__assert_fail@plt+0x6a90>
   18084:	ldr	r0, [fp, #-4]
   18088:	ldr	r1, [fp, #-12]
   1808c:	mul	r0, r0, r1
   18090:	str	r0, [fp, #-16]
   18094:	b	18940 <__assert_fail@plt+0x7338>
   18098:	ldr	r0, [fp, #-4]
   1809c:	ldr	r1, [fp, #-12]
   180a0:	mul	r0, r0, r1
   180a4:	str	r0, [fp, #-16]
   180a8:	b	18944 <__assert_fail@plt+0x733c>
   180ac:	b	180b0 <__assert_fail@plt+0x6aa8>
   180b0:	b	180b4 <__assert_fail@plt+0x6aac>
   180b4:	ldr	r0, [fp, #-12]
   180b8:	cmp	r0, #0
   180bc:	bge	181c0 <__assert_fail@plt+0x6bb8>
   180c0:	ldr	r0, [fp, #-4]
   180c4:	cmp	r0, #0
   180c8:	bge	18154 <__assert_fail@plt+0x6b4c>
   180cc:	b	180d0 <__assert_fail@plt+0x6ac8>
   180d0:	ldr	r0, [pc, #2352]	; 18a08 <__assert_fail@plt+0x7400>
   180d4:	ldr	r1, [fp, #-4]
   180d8:	ldr	r2, [fp, #-12]
   180dc:	sdiv	r0, r0, r2
   180e0:	cmp	r1, r0
   180e4:	blt	18250 <__assert_fail@plt+0x6c48>
   180e8:	b	18264 <__assert_fail@plt+0x6c5c>
   180ec:	b	180f0 <__assert_fail@plt+0x6ae8>
   180f0:	ldr	r0, [pc, #2316]	; 18a04 <__assert_fail@plt+0x73fc>
   180f4:	ldr	r1, [fp, #-12]
   180f8:	cmp	r1, r0
   180fc:	blt	18114 <__assert_fail@plt+0x6b0c>
   18100:	b	18120 <__assert_fail@plt+0x6b18>
   18104:	ldr	r0, [fp, #-12]
   18108:	movw	r1, #0
   1810c:	cmp	r1, r0
   18110:	bge	18120 <__assert_fail@plt+0x6b18>
   18114:	movw	r0, #0
   18118:	str	r0, [sp, #140]	; 0x8c
   1811c:	b	18138 <__assert_fail@plt+0x6b30>
   18120:	ldr	r0, [pc, #2272]	; 18a08 <__assert_fail@plt+0x7400>
   18124:	ldr	r1, [fp, #-12]
   18128:	movw	r2, #0
   1812c:	sub	r1, r2, r1
   18130:	sdiv	r0, r0, r1
   18134:	str	r0, [sp, #140]	; 0x8c
   18138:	ldr	r0, [sp, #140]	; 0x8c
   1813c:	ldr	r1, [fp, #-4]
   18140:	mvn	r2, #0
   18144:	sub	r1, r2, r1
   18148:	cmp	r0, r1
   1814c:	ble	18250 <__assert_fail@plt+0x6c48>
   18150:	b	18264 <__assert_fail@plt+0x6c5c>
   18154:	ldr	r0, [fp, #-12]
   18158:	cmn	r0, #1
   1815c:	bne	181a4 <__assert_fail@plt+0x6b9c>
   18160:	b	18164 <__assert_fail@plt+0x6b5c>
   18164:	ldr	r0, [fp, #-4]
   18168:	add	r0, r0, #-2147483648	; 0x80000000
   1816c:	movw	r1, #0
   18170:	cmp	r1, r0
   18174:	blt	18250 <__assert_fail@plt+0x6c48>
   18178:	b	18264 <__assert_fail@plt+0x6c5c>
   1817c:	ldr	r0, [fp, #-4]
   18180:	movw	r1, #0
   18184:	cmp	r1, r0
   18188:	bge	18264 <__assert_fail@plt+0x6c5c>
   1818c:	ldr	r0, [pc, #2164]	; 18a08 <__assert_fail@plt+0x7400>
   18190:	ldr	r1, [fp, #-4]
   18194:	sub	r1, r1, #1
   18198:	cmp	r0, r1
   1819c:	blt	18250 <__assert_fail@plt+0x6c48>
   181a0:	b	18264 <__assert_fail@plt+0x6c5c>
   181a4:	ldr	r0, [pc, #2144]	; 18a0c <__assert_fail@plt+0x7404>
   181a8:	ldr	r1, [fp, #-12]
   181ac:	sdiv	r0, r0, r1
   181b0:	ldr	r1, [fp, #-4]
   181b4:	cmp	r0, r1
   181b8:	blt	18250 <__assert_fail@plt+0x6c48>
   181bc:	b	18264 <__assert_fail@plt+0x6c5c>
   181c0:	ldr	r0, [fp, #-12]
   181c4:	cmp	r0, #0
   181c8:	bne	181d0 <__assert_fail@plt+0x6bc8>
   181cc:	b	18264 <__assert_fail@plt+0x6c5c>
   181d0:	ldr	r0, [fp, #-4]
   181d4:	cmp	r0, #0
   181d8:	bge	18238 <__assert_fail@plt+0x6c30>
   181dc:	ldr	r0, [fp, #-4]
   181e0:	cmn	r0, #1
   181e4:	bne	1821c <__assert_fail@plt+0x6c14>
   181e8:	b	181ec <__assert_fail@plt+0x6be4>
   181ec:	ldr	r0, [fp, #-12]
   181f0:	add	r0, r0, #-2147483648	; 0x80000000
   181f4:	movw	r1, #0
   181f8:	cmp	r1, r0
   181fc:	blt	18250 <__assert_fail@plt+0x6c48>
   18200:	b	18264 <__assert_fail@plt+0x6c5c>
   18204:	ldr	r0, [pc, #2044]	; 18a08 <__assert_fail@plt+0x7400>
   18208:	ldr	r1, [fp, #-12]
   1820c:	sub	r1, r1, #1
   18210:	cmp	r0, r1
   18214:	blt	18250 <__assert_fail@plt+0x6c48>
   18218:	b	18264 <__assert_fail@plt+0x6c5c>
   1821c:	ldr	r0, [pc, #2024]	; 18a0c <__assert_fail@plt+0x7404>
   18220:	ldr	r1, [fp, #-4]
   18224:	sdiv	r0, r0, r1
   18228:	ldr	r1, [fp, #-12]
   1822c:	cmp	r0, r1
   18230:	blt	18250 <__assert_fail@plt+0x6c48>
   18234:	b	18264 <__assert_fail@plt+0x6c5c>
   18238:	ldr	r0, [pc, #1992]	; 18a08 <__assert_fail@plt+0x7400>
   1823c:	ldr	r1, [fp, #-12]
   18240:	sdiv	r0, r0, r1
   18244:	ldr	r1, [fp, #-4]
   18248:	cmp	r0, r1
   1824c:	bge	18264 <__assert_fail@plt+0x6c5c>
   18250:	ldr	r0, [fp, #-4]
   18254:	ldr	r1, [fp, #-12]
   18258:	mul	r0, r0, r1
   1825c:	str	r0, [fp, #-16]
   18260:	b	18940 <__assert_fail@plt+0x7338>
   18264:	ldr	r0, [fp, #-4]
   18268:	ldr	r1, [fp, #-12]
   1826c:	mul	r0, r0, r1
   18270:	str	r0, [fp, #-16]
   18274:	b	18944 <__assert_fail@plt+0x733c>
   18278:	ldr	r0, [fp, #-12]
   1827c:	cmp	r0, #0
   18280:	bge	18390 <__assert_fail@plt+0x6d88>
   18284:	ldr	r0, [fp, #-4]
   18288:	cmp	r0, #0
   1828c:	bge	18318 <__assert_fail@plt+0x6d10>
   18290:	b	182b0 <__assert_fail@plt+0x6ca8>
   18294:	ldr	r0, [fp, #-4]
   18298:	ldr	r1, [fp, #-12]
   1829c:	mvn	r2, #0
   182a0:	udiv	r1, r2, r1
   182a4:	cmp	r0, r1
   182a8:	bcc	1842c <__assert_fail@plt+0x6e24>
   182ac:	b	18440 <__assert_fail@plt+0x6e38>
   182b0:	b	182b4 <__assert_fail@plt+0x6cac>
   182b4:	ldr	r0, [pc, #1864]	; 18a04 <__assert_fail@plt+0x73fc>
   182b8:	ldr	r1, [fp, #-12]
   182bc:	cmp	r1, r0
   182c0:	blt	182d8 <__assert_fail@plt+0x6cd0>
   182c4:	b	182e4 <__assert_fail@plt+0x6cdc>
   182c8:	ldr	r0, [fp, #-12]
   182cc:	movw	r1, #0
   182d0:	cmp	r1, r0
   182d4:	bge	182e4 <__assert_fail@plt+0x6cdc>
   182d8:	movw	r0, #1
   182dc:	str	r0, [sp, #136]	; 0x88
   182e0:	b	182fc <__assert_fail@plt+0x6cf4>
   182e4:	ldr	r0, [fp, #-12]
   182e8:	movw	r1, #0
   182ec:	sub	r0, r1, r0
   182f0:	mvn	r1, #0
   182f4:	udiv	r0, r1, r0
   182f8:	str	r0, [sp, #136]	; 0x88
   182fc:	ldr	r0, [sp, #136]	; 0x88
   18300:	ldr	r1, [fp, #-4]
   18304:	mvn	r2, #0
   18308:	sub	r1, r2, r1
   1830c:	cmp	r0, r1
   18310:	bls	1842c <__assert_fail@plt+0x6e24>
   18314:	b	18440 <__assert_fail@plt+0x6e38>
   18318:	b	1831c <__assert_fail@plt+0x6d14>
   1831c:	b	18374 <__assert_fail@plt+0x6d6c>
   18320:	b	18374 <__assert_fail@plt+0x6d6c>
   18324:	ldr	r0, [fp, #-12]
   18328:	cmn	r0, #1
   1832c:	bne	18374 <__assert_fail@plt+0x6d6c>
   18330:	b	18334 <__assert_fail@plt+0x6d2c>
   18334:	ldr	r0, [fp, #-4]
   18338:	add	r0, r0, #0
   1833c:	movw	r1, #0
   18340:	cmp	r1, r0
   18344:	blt	1842c <__assert_fail@plt+0x6e24>
   18348:	b	18440 <__assert_fail@plt+0x6e38>
   1834c:	ldr	r0, [fp, #-4]
   18350:	movw	r1, #0
   18354:	cmp	r1, r0
   18358:	bge	18440 <__assert_fail@plt+0x6e38>
   1835c:	ldr	r0, [fp, #-4]
   18360:	sub	r0, r0, #1
   18364:	mvn	r1, #0
   18368:	cmp	r1, r0
   1836c:	blt	1842c <__assert_fail@plt+0x6e24>
   18370:	b	18440 <__assert_fail@plt+0x6e38>
   18374:	ldr	r0, [fp, #-12]
   18378:	movw	r1, #0
   1837c:	sdiv	r0, r1, r0
   18380:	ldr	r1, [fp, #-4]
   18384:	cmp	r0, r1
   18388:	blt	1842c <__assert_fail@plt+0x6e24>
   1838c:	b	18440 <__assert_fail@plt+0x6e38>
   18390:	ldr	r0, [fp, #-12]
   18394:	cmp	r0, #0
   18398:	bne	183a0 <__assert_fail@plt+0x6d98>
   1839c:	b	18440 <__assert_fail@plt+0x6e38>
   183a0:	ldr	r0, [fp, #-4]
   183a4:	cmp	r0, #0
   183a8:	bge	18414 <__assert_fail@plt+0x6e0c>
   183ac:	b	183b0 <__assert_fail@plt+0x6da8>
   183b0:	b	183f8 <__assert_fail@plt+0x6df0>
   183b4:	b	183f8 <__assert_fail@plt+0x6df0>
   183b8:	ldr	r0, [fp, #-4]
   183bc:	cmn	r0, #1
   183c0:	bne	183f8 <__assert_fail@plt+0x6df0>
   183c4:	b	183c8 <__assert_fail@plt+0x6dc0>
   183c8:	ldr	r0, [fp, #-12]
   183cc:	add	r0, r0, #0
   183d0:	movw	r1, #0
   183d4:	cmp	r1, r0
   183d8:	blt	1842c <__assert_fail@plt+0x6e24>
   183dc:	b	18440 <__assert_fail@plt+0x6e38>
   183e0:	ldr	r0, [fp, #-12]
   183e4:	sub	r0, r0, #1
   183e8:	mvn	r1, #0
   183ec:	cmp	r1, r0
   183f0:	blt	1842c <__assert_fail@plt+0x6e24>
   183f4:	b	18440 <__assert_fail@plt+0x6e38>
   183f8:	ldr	r0, [fp, #-4]
   183fc:	movw	r1, #0
   18400:	sdiv	r0, r1, r0
   18404:	ldr	r1, [fp, #-12]
   18408:	cmp	r0, r1
   1840c:	blt	1842c <__assert_fail@plt+0x6e24>
   18410:	b	18440 <__assert_fail@plt+0x6e38>
   18414:	ldr	r0, [fp, #-12]
   18418:	mvn	r1, #0
   1841c:	udiv	r0, r1, r0
   18420:	ldr	r1, [fp, #-4]
   18424:	cmp	r0, r1
   18428:	bcs	18440 <__assert_fail@plt+0x6e38>
   1842c:	ldr	r0, [fp, #-4]
   18430:	ldr	r1, [fp, #-12]
   18434:	mul	r0, r0, r1
   18438:	str	r0, [fp, #-16]
   1843c:	b	18940 <__assert_fail@plt+0x7338>
   18440:	ldr	r0, [fp, #-4]
   18444:	ldr	r1, [fp, #-12]
   18448:	mul	r0, r0, r1
   1844c:	str	r0, [fp, #-16]
   18450:	b	18944 <__assert_fail@plt+0x733c>
   18454:	b	18458 <__assert_fail@plt+0x6e50>
   18458:	ldr	r0, [fp, #-12]
   1845c:	cmp	r0, #0
   18460:	bge	185e8 <__assert_fail@plt+0x6fe0>
   18464:	ldr	r0, [fp, #-4]
   18468:	cmp	r0, #0
   1846c:	bge	18554 <__assert_fail@plt+0x6f4c>
   18470:	b	18474 <__assert_fail@plt+0x6e6c>
   18474:	ldr	r0, [fp, #-4]
   18478:	ldr	r1, [fp, #-12]
   1847c:	asr	r3, r1, #31
   18480:	mvn	r2, #0
   18484:	mvn	ip, #-2147483648	; 0x80000000
   18488:	str	r0, [sp, #132]	; 0x84
   1848c:	mov	r0, r2
   18490:	str	r1, [sp, #128]	; 0x80
   18494:	mov	r1, ip
   18498:	ldr	r2, [sp, #128]	; 0x80
   1849c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   184a0:	ldr	r2, [sp, #132]	; 0x84
   184a4:	subs	r0, r2, r0
   184a8:	rscs	r1, r1, r2, asr #31
   184ac:	str	r0, [sp, #124]	; 0x7c
   184b0:	str	r1, [sp, #120]	; 0x78
   184b4:	blt	186c8 <__assert_fail@plt+0x70c0>
   184b8:	b	186dc <__assert_fail@plt+0x70d4>
   184bc:	b	184c0 <__assert_fail@plt+0x6eb8>
   184c0:	ldr	r0, [pc, #1340]	; 18a04 <__assert_fail@plt+0x73fc>
   184c4:	ldr	r1, [fp, #-12]
   184c8:	cmp	r1, r0
   184cc:	blt	184e4 <__assert_fail@plt+0x6edc>
   184d0:	b	184f8 <__assert_fail@plt+0x6ef0>
   184d4:	ldr	r0, [fp, #-12]
   184d8:	movw	r1, #0
   184dc:	cmp	r1, r0
   184e0:	bge	184f8 <__assert_fail@plt+0x6ef0>
   184e4:	mov	r0, #0
   184e8:	mvn	r1, #0
   184ec:	str	r1, [sp, #116]	; 0x74
   184f0:	str	r0, [sp, #112]	; 0x70
   184f4:	b	1852c <__assert_fail@plt+0x6f24>
   184f8:	ldr	r0, [fp, #-12]
   184fc:	rsb	r0, r0, #0
   18500:	asr	r3, r0, #31
   18504:	mvn	r1, #0
   18508:	mvn	r2, #-2147483648	; 0x80000000
   1850c:	str	r0, [sp, #108]	; 0x6c
   18510:	mov	r0, r1
   18514:	mov	r1, r2
   18518:	ldr	r2, [sp, #108]	; 0x6c
   1851c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   18520:	str	r0, [sp, #116]	; 0x74
   18524:	str	r1, [sp, #112]	; 0x70
   18528:	b	1852c <__assert_fail@plt+0x6f24>
   1852c:	ldr	r0, [sp, #112]	; 0x70
   18530:	ldr	r1, [sp, #116]	; 0x74
   18534:	ldr	r2, [fp, #-4]
   18538:	mvn	r2, r2
   1853c:	subs	r1, r2, r1
   18540:	rscs	r0, r0, r2, asr #31
   18544:	str	r1, [sp, #104]	; 0x68
   18548:	str	r0, [sp, #100]	; 0x64
   1854c:	bge	186c8 <__assert_fail@plt+0x70c0>
   18550:	b	186dc <__assert_fail@plt+0x70d4>
   18554:	ldr	r0, [fp, #-12]
   18558:	cmn	r0, #1
   1855c:	bne	185a8 <__assert_fail@plt+0x6fa0>
   18560:	b	18564 <__assert_fail@plt+0x6f5c>
   18564:	ldr	r0, [fp, #-4]
   18568:	mov	r1, #-2147483648	; 0x80000000
   1856c:	add	r1, r1, r0, asr #31
   18570:	rsbs	r0, r0, #0
   18574:	rscs	r1, r1, #0
   18578:	str	r0, [sp, #96]	; 0x60
   1857c:	str	r1, [sp, #92]	; 0x5c
   18580:	blt	186c8 <__assert_fail@plt+0x70c0>
   18584:	b	186dc <__assert_fail@plt+0x70d4>
   18588:	ldr	r0, [fp, #-4]
   1858c:	movw	r1, #0
   18590:	cmp	r1, r0
   18594:	bge	186dc <__assert_fail@plt+0x70d4>
   18598:	mov	r0, #0
   1859c:	cmp	r0, #0
   185a0:	bne	186c8 <__assert_fail@plt+0x70c0>
   185a4:	b	186dc <__assert_fail@plt+0x70d4>
   185a8:	ldr	r0, [fp, #-12]
   185ac:	asr	r3, r0, #31
   185b0:	mov	r1, #0
   185b4:	mov	r2, #-2147483648	; 0x80000000
   185b8:	str	r0, [sp, #88]	; 0x58
   185bc:	mov	r0, r1
   185c0:	mov	r1, r2
   185c4:	ldr	r2, [sp, #88]	; 0x58
   185c8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   185cc:	ldr	r2, [fp, #-4]
   185d0:	subs	r0, r0, r2
   185d4:	sbcs	r1, r1, r2, asr #31
   185d8:	str	r0, [sp, #84]	; 0x54
   185dc:	str	r1, [sp, #80]	; 0x50
   185e0:	blt	186c8 <__assert_fail@plt+0x70c0>
   185e4:	b	186dc <__assert_fail@plt+0x70d4>
   185e8:	ldr	r0, [fp, #-12]
   185ec:	cmp	r0, #0
   185f0:	bne	185f8 <__assert_fail@plt+0x6ff0>
   185f4:	b	186dc <__assert_fail@plt+0x70d4>
   185f8:	ldr	r0, [fp, #-4]
   185fc:	cmp	r0, #0
   18600:	bge	18688 <__assert_fail@plt+0x7080>
   18604:	ldr	r0, [fp, #-4]
   18608:	cmn	r0, #1
   1860c:	bne	18648 <__assert_fail@plt+0x7040>
   18610:	b	18614 <__assert_fail@plt+0x700c>
   18614:	ldr	r0, [fp, #-12]
   18618:	mov	r1, #-2147483648	; 0x80000000
   1861c:	add	r1, r1, r0, asr #31
   18620:	rsbs	r0, r0, #0
   18624:	rscs	r1, r1, #0
   18628:	str	r0, [sp, #76]	; 0x4c
   1862c:	str	r1, [sp, #72]	; 0x48
   18630:	blt	186c8 <__assert_fail@plt+0x70c0>
   18634:	b	186dc <__assert_fail@plt+0x70d4>
   18638:	mov	r0, #0
   1863c:	cmp	r0, #0
   18640:	bne	186c8 <__assert_fail@plt+0x70c0>
   18644:	b	186dc <__assert_fail@plt+0x70d4>
   18648:	ldr	r0, [fp, #-4]
   1864c:	asr	r3, r0, #31
   18650:	mov	r1, #0
   18654:	mov	r2, #-2147483648	; 0x80000000
   18658:	str	r0, [sp, #68]	; 0x44
   1865c:	mov	r0, r1
   18660:	mov	r1, r2
   18664:	ldr	r2, [sp, #68]	; 0x44
   18668:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1866c:	ldr	r2, [fp, #-12]
   18670:	subs	r0, r0, r2
   18674:	sbcs	r1, r1, r2, asr #31
   18678:	str	r0, [sp, #64]	; 0x40
   1867c:	str	r1, [sp, #60]	; 0x3c
   18680:	blt	186c8 <__assert_fail@plt+0x70c0>
   18684:	b	186dc <__assert_fail@plt+0x70d4>
   18688:	ldr	r0, [fp, #-12]
   1868c:	asr	r3, r0, #31
   18690:	mvn	r1, #0
   18694:	mvn	r2, #-2147483648	; 0x80000000
   18698:	str	r0, [sp, #56]	; 0x38
   1869c:	mov	r0, r1
   186a0:	mov	r1, r2
   186a4:	ldr	r2, [sp, #56]	; 0x38
   186a8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   186ac:	ldr	r2, [fp, #-4]
   186b0:	subs	r0, r0, r2
   186b4:	sbcs	r1, r1, r2, asr #31
   186b8:	str	r0, [sp, #52]	; 0x34
   186bc:	str	r1, [sp, #48]	; 0x30
   186c0:	bge	186dc <__assert_fail@plt+0x70d4>
   186c4:	b	186c8 <__assert_fail@plt+0x70c0>
   186c8:	ldr	r0, [fp, #-4]
   186cc:	ldr	r1, [fp, #-12]
   186d0:	mul	r0, r0, r1
   186d4:	str	r0, [fp, #-16]
   186d8:	b	18940 <__assert_fail@plt+0x7338>
   186dc:	ldr	r0, [fp, #-4]
   186e0:	ldr	r1, [fp, #-12]
   186e4:	mul	r0, r0, r1
   186e8:	str	r0, [fp, #-16]
   186ec:	b	18944 <__assert_fail@plt+0x733c>
   186f0:	ldr	r0, [fp, #-12]
   186f4:	cmp	r0, #0
   186f8:	bge	18858 <__assert_fail@plt+0x7250>
   186fc:	ldr	r0, [fp, #-4]
   18700:	cmp	r0, #0
   18704:	bge	187e0 <__assert_fail@plt+0x71d8>
   18708:	b	18750 <__assert_fail@plt+0x7148>
   1870c:	ldr	r0, [fp, #-4]
   18710:	ldr	r1, [fp, #-12]
   18714:	asr	r3, r1, #31
   18718:	mvn	r2, #0
   1871c:	str	r0, [sp, #44]	; 0x2c
   18720:	mov	r0, r2
   18724:	str	r1, [sp, #40]	; 0x28
   18728:	mov	r1, r2
   1872c:	ldr	r2, [sp, #40]	; 0x28
   18730:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   18734:	ldr	r2, [sp, #44]	; 0x2c
   18738:	subs	r0, r2, r0
   1873c:	rscs	r1, r1, r2, asr #31
   18740:	str	r0, [sp, #36]	; 0x24
   18744:	str	r1, [sp, #32]
   18748:	bcc	18914 <__assert_fail@plt+0x730c>
   1874c:	b	18928 <__assert_fail@plt+0x7320>
   18750:	b	18754 <__assert_fail@plt+0x714c>
   18754:	ldr	r0, [pc, #680]	; 18a04 <__assert_fail@plt+0x73fc>
   18758:	ldr	r1, [fp, #-12]
   1875c:	cmp	r1, r0
   18760:	blt	18778 <__assert_fail@plt+0x7170>
   18764:	b	1878c <__assert_fail@plt+0x7184>
   18768:	ldr	r0, [fp, #-12]
   1876c:	movw	r1, #0
   18770:	cmp	r1, r0
   18774:	bge	1878c <__assert_fail@plt+0x7184>
   18778:	mov	r0, #1
   1877c:	mvn	r1, #0
   18780:	str	r1, [sp, #28]
   18784:	str	r0, [sp, #24]
   18788:	b	187b8 <__assert_fail@plt+0x71b0>
   1878c:	ldr	r0, [fp, #-12]
   18790:	rsb	r0, r0, #0
   18794:	asr	r3, r0, #31
   18798:	mvn	r1, #0
   1879c:	str	r0, [sp, #20]
   187a0:	mov	r0, r1
   187a4:	ldr	r2, [sp, #20]
   187a8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   187ac:	str	r0, [sp, #28]
   187b0:	str	r1, [sp, #24]
   187b4:	b	187b8 <__assert_fail@plt+0x71b0>
   187b8:	ldr	r0, [sp, #24]
   187bc:	ldr	r1, [sp, #28]
   187c0:	ldr	r2, [fp, #-4]
   187c4:	mvn	r2, r2
   187c8:	subs	r1, r2, r1
   187cc:	rscs	r0, r0, r2, asr #31
   187d0:	str	r1, [sp, #16]
   187d4:	str	r0, [sp, #12]
   187d8:	bcs	18914 <__assert_fail@plt+0x730c>
   187dc:	b	18928 <__assert_fail@plt+0x7320>
   187e0:	b	187e4 <__assert_fail@plt+0x71dc>
   187e4:	b	1883c <__assert_fail@plt+0x7234>
   187e8:	b	1883c <__assert_fail@plt+0x7234>
   187ec:	ldr	r0, [fp, #-12]
   187f0:	cmn	r0, #1
   187f4:	bne	1883c <__assert_fail@plt+0x7234>
   187f8:	b	187fc <__assert_fail@plt+0x71f4>
   187fc:	ldr	r0, [fp, #-4]
   18800:	add	r0, r0, #0
   18804:	movw	r1, #0
   18808:	cmp	r1, r0
   1880c:	blt	18914 <__assert_fail@plt+0x730c>
   18810:	b	18928 <__assert_fail@plt+0x7320>
   18814:	ldr	r0, [fp, #-4]
   18818:	movw	r1, #0
   1881c:	cmp	r1, r0
   18820:	bge	18928 <__assert_fail@plt+0x7320>
   18824:	ldr	r0, [fp, #-4]
   18828:	sub	r0, r0, #1
   1882c:	mvn	r1, #0
   18830:	cmp	r1, r0
   18834:	blt	18914 <__assert_fail@plt+0x730c>
   18838:	b	18928 <__assert_fail@plt+0x7320>
   1883c:	ldr	r0, [fp, #-12]
   18840:	movw	r1, #0
   18844:	sdiv	r0, r1, r0
   18848:	ldr	r1, [fp, #-4]
   1884c:	cmp	r0, r1
   18850:	blt	18914 <__assert_fail@plt+0x730c>
   18854:	b	18928 <__assert_fail@plt+0x7320>
   18858:	ldr	r0, [fp, #-12]
   1885c:	cmp	r0, #0
   18860:	bne	18868 <__assert_fail@plt+0x7260>
   18864:	b	18928 <__assert_fail@plt+0x7320>
   18868:	ldr	r0, [fp, #-4]
   1886c:	cmp	r0, #0
   18870:	bge	188dc <__assert_fail@plt+0x72d4>
   18874:	b	18878 <__assert_fail@plt+0x7270>
   18878:	b	188c0 <__assert_fail@plt+0x72b8>
   1887c:	b	188c0 <__assert_fail@plt+0x72b8>
   18880:	ldr	r0, [fp, #-4]
   18884:	cmn	r0, #1
   18888:	bne	188c0 <__assert_fail@plt+0x72b8>
   1888c:	b	18890 <__assert_fail@plt+0x7288>
   18890:	ldr	r0, [fp, #-12]
   18894:	add	r0, r0, #0
   18898:	movw	r1, #0
   1889c:	cmp	r1, r0
   188a0:	blt	18914 <__assert_fail@plt+0x730c>
   188a4:	b	18928 <__assert_fail@plt+0x7320>
   188a8:	ldr	r0, [fp, #-12]
   188ac:	sub	r0, r0, #1
   188b0:	mvn	r1, #0
   188b4:	cmp	r1, r0
   188b8:	blt	18914 <__assert_fail@plt+0x730c>
   188bc:	b	18928 <__assert_fail@plt+0x7320>
   188c0:	ldr	r0, [fp, #-4]
   188c4:	movw	r1, #0
   188c8:	sdiv	r0, r1, r0
   188cc:	ldr	r1, [fp, #-12]
   188d0:	cmp	r0, r1
   188d4:	blt	18914 <__assert_fail@plt+0x730c>
   188d8:	b	18928 <__assert_fail@plt+0x7320>
   188dc:	ldr	r0, [fp, #-12]
   188e0:	asr	r3, r0, #31
   188e4:	mvn	r1, #0
   188e8:	str	r0, [sp, #8]
   188ec:	mov	r0, r1
   188f0:	ldr	r2, [sp, #8]
   188f4:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   188f8:	ldr	r2, [fp, #-4]
   188fc:	subs	r0, r0, r2
   18900:	sbcs	r1, r1, r2, asr #31
   18904:	str	r0, [sp, #4]
   18908:	str	r1, [sp]
   1890c:	bcs	18928 <__assert_fail@plt+0x7320>
   18910:	b	18914 <__assert_fail@plt+0x730c>
   18914:	ldr	r0, [fp, #-4]
   18918:	ldr	r1, [fp, #-12]
   1891c:	mul	r0, r0, r1
   18920:	str	r0, [fp, #-16]
   18924:	b	18940 <__assert_fail@plt+0x7338>
   18928:	ldr	r0, [fp, #-4]
   1892c:	ldr	r1, [fp, #-12]
   18930:	mul	r0, r0, r1
   18934:	str	r0, [fp, #-16]
   18938:	b	18944 <__assert_fail@plt+0x733c>
   1893c:	andhi	r0, r0, r1
   18940:	bl	1323c <__assert_fail@plt+0x1c34>
   18944:	movw	r0, #8816	; 0x2270
   18948:	movt	r0, #4
   1894c:	ldr	r0, [r0]
   18950:	bl	1c060 <__assert_fail@plt+0xaa58>
   18954:	ldr	r0, [fp, #-8]
   18958:	movw	r1, #4
   1895c:	bl	23fcc <__assert_fail@plt+0x129c4>
   18960:	movw	r1, #8816	; 0x2270
   18964:	movt	r1, #4
   18968:	str	r0, [r1]
   1896c:	movw	r0, #8820	; 0x2274
   18970:	movt	r0, #4
   18974:	ldr	r0, [r0]
   18978:	bl	1c060 <__assert_fail@plt+0xaa58>
   1897c:	ldr	r0, [fp, #-4]
   18980:	movw	r1, #4
   18984:	bl	23fcc <__assert_fail@plt+0x129c4>
   18988:	movw	r1, #8820	; 0x2274
   1898c:	movt	r1, #4
   18990:	str	r0, [r1]
   18994:	movw	r0, #8824	; 0x2278
   18998:	movt	r0, #4
   1899c:	ldr	r0, [r0]
   189a0:	bl	1c060 <__assert_fail@plt+0xaa58>
   189a4:	ldr	r0, [fp, #-16]
   189a8:	movw	r1, #8729	; 0x2219
   189ac:	movt	r1, #4
   189b0:	ldrb	r1, [r1]
   189b4:	and	r1, r1, #1
   189b8:	add	r1, r1, #1
   189bc:	bl	23fcc <__assert_fail@plt+0x129c4>
   189c0:	movw	r1, #8824	; 0x2278
   189c4:	movt	r1, #4
   189c8:	str	r0, [r1]
   189cc:	ldr	r0, [fp, #-16]
   189d0:	movw	r1, #8828	; 0x227c
   189d4:	movt	r1, #4
   189d8:	str	r0, [r1]
   189dc:	movw	r0, #8729	; 0x2219
   189e0:	movt	r0, #4
   189e4:	ldrb	r0, [r0]
   189e8:	and	r0, r0, #1
   189ec:	add	r0, r0, #1
   189f0:	ldr	lr, [r1]
   189f4:	mul	r0, lr, r0
   189f8:	str	r0, [r1]
   189fc:	mov	sp, fp
   18a00:	pop	{fp, pc}
   18a04:	andhi	r0, r0, r1
   18a08:	svcvc	0x00ffffff
   18a0c:	andhi	r0, r0, r0
   18a10:			; <UNDEFINED> instruction: 0xffff8000
   18a14:	push	{fp, lr}
   18a18:	mov	fp, sp
   18a1c:	sub	sp, sp, #56	; 0x38
   18a20:	str	r0, [fp, #-8]
   18a24:	str	r1, [fp, #-4]
   18a28:	mov	r0, #0
   18a2c:	str	r0, [fp, #-12]
   18a30:	mov	r0, #1
   18a34:	str	r0, [fp, #-16]
   18a38:	ldr	r0, [fp, #-16]
   18a3c:	ldr	r1, [fp, #-12]
   18a40:	ldr	r2, [fp, #-8]
   18a44:	ldr	r3, [fp, #-4]
   18a48:	subs	r0, r0, r2
   18a4c:	sbcs	r1, r1, r3
   18a50:	str	r0, [sp, #24]
   18a54:	str	r1, [sp, #20]
   18a58:	bcs	18c90 <__assert_fail@plt+0x7688>
   18a5c:	b	18a60 <__assert_fail@plt+0x7458>
   18a60:	movw	r0, #1
   18a64:	str	r0, [sp, #28]
   18a68:	ldr	r0, [sp, #28]
   18a6c:	movw	r1, #8764	; 0x223c
   18a70:	movt	r1, #4
   18a74:	ldr	r1, [r1]
   18a78:	cmp	r0, r1
   18a7c:	bge	18b00 <__assert_fail@plt+0x74f8>
   18a80:	movw	r0, #1
   18a84:	str	r0, [fp, #-24]	; 0xffffffe8
   18a88:	movw	r0, #8788	; 0x2254
   18a8c:	movt	r0, #4
   18a90:	ldr	r0, [r0]
   18a94:	str	r0, [fp, #-20]	; 0xffffffec
   18a98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a9c:	movw	r1, #8568	; 0x2178
   18aa0:	movt	r1, #4
   18aa4:	ldr	r1, [r1]
   18aa8:	cmp	r0, r1
   18aac:	bgt	18aec <__assert_fail@plt+0x74e4>
   18ab0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ab4:	ldr	r0, [r0, #8]
   18ab8:	cmp	r0, #0
   18abc:	bne	18acc <__assert_fail@plt+0x74c4>
   18ac0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ac4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ac8:	bl	19990 <__assert_fail@plt+0x8388>
   18acc:	b	18ad0 <__assert_fail@plt+0x74c8>
   18ad0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ad4:	add	r0, r0, #1
   18ad8:	str	r0, [fp, #-24]	; 0xffffffe8
   18adc:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ae0:	add	r0, r0, #40	; 0x28
   18ae4:	str	r0, [fp, #-20]	; 0xffffffec
   18ae8:	b	18a98 <__assert_fail@plt+0x7490>
   18aec:	b	18af0 <__assert_fail@plt+0x74e8>
   18af0:	ldr	r0, [sp, #28]
   18af4:	add	r0, r0, #1
   18af8:	str	r0, [sp, #28]
   18afc:	b	18a68 <__assert_fail@plt+0x7460>
   18b00:	movw	r0, #8832	; 0x2280
   18b04:	movt	r0, #4
   18b08:	movw	r1, #1
   18b0c:	strb	r1, [r0]
   18b10:	movw	r0, #1
   18b14:	str	r0, [fp, #-24]	; 0xffffffe8
   18b18:	movw	r0, #8788	; 0x2254
   18b1c:	movt	r0, #4
   18b20:	ldr	r0, [r0]
   18b24:	str	r0, [fp, #-20]	; 0xffffffec
   18b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b2c:	movw	r1, #8568	; 0x2178
   18b30:	movt	r1, #4
   18b34:	ldr	r1, [r1]
   18b38:	cmp	r0, r1
   18b3c:	bgt	18b7c <__assert_fail@plt+0x7574>
   18b40:	ldr	r0, [fp, #-20]	; 0xffffffec
   18b44:	ldr	r0, [r0, #8]
   18b48:	cmp	r0, #0
   18b4c:	bne	18b5c <__assert_fail@plt+0x7554>
   18b50:	ldr	r0, [fp, #-20]	; 0xffffffec
   18b54:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18b58:	bl	19990 <__assert_fail@plt+0x8388>
   18b5c:	b	18b60 <__assert_fail@plt+0x7558>
   18b60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b64:	add	r0, r0, #1
   18b68:	str	r0, [fp, #-24]	; 0xffffffe8
   18b6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18b70:	add	r0, r0, #40	; 0x28
   18b74:	str	r0, [fp, #-20]	; 0xffffffec
   18b78:	b	18b28 <__assert_fail@plt+0x7520>
   18b7c:	movw	r0, #8512	; 0x2140
   18b80:	movt	r0, #4
   18b84:	ldrb	r0, [r0]
   18b88:	tst	r0, #1
   18b8c:	beq	18c00 <__assert_fail@plt+0x75f8>
   18b90:	movw	r0, #1
   18b94:	str	r0, [fp, #-24]	; 0xffffffe8
   18b98:	movw	r0, #8788	; 0x2254
   18b9c:	movt	r0, #4
   18ba0:	ldr	r0, [r0]
   18ba4:	str	r0, [fp, #-20]	; 0xffffffec
   18ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bac:	movw	r1, #8568	; 0x2178
   18bb0:	movt	r1, #4
   18bb4:	ldr	r1, [r1]
   18bb8:	cmp	r0, r1
   18bbc:	bgt	18bfc <__assert_fail@plt+0x75f4>
   18bc0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18bc4:	ldr	r0, [r0, #8]
   18bc8:	cmp	r0, #3
   18bcc:	beq	18bdc <__assert_fail@plt+0x75d4>
   18bd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18bd4:	movw	r1, #2
   18bd8:	str	r1, [r0, #8]
   18bdc:	b	18be0 <__assert_fail@plt+0x75d8>
   18be0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18be4:	add	r0, r0, #1
   18be8:	str	r0, [fp, #-24]	; 0xffffffe8
   18bec:	ldr	r0, [fp, #-20]	; 0xffffffec
   18bf0:	add	r0, r0, #40	; 0x28
   18bf4:	str	r0, [fp, #-20]	; 0xffffffec
   18bf8:	b	18ba8 <__assert_fail@plt+0x75a0>
   18bfc:	b	18c00 <__assert_fail@plt+0x75f8>
   18c00:	bl	19bac <__assert_fail@plt+0x85a4>
   18c04:	movw	lr, #8832	; 0x2280
   18c08:	movt	lr, #4
   18c0c:	movw	r0, #0
   18c10:	strb	r0, [lr]
   18c14:	movw	r0, #8792	; 0x2258
   18c18:	movt	r0, #4
   18c1c:	ldr	r0, [r0]
   18c20:	cmp	r0, #1
   18c24:	bge	18c70 <__assert_fail@plt+0x7668>
   18c28:	movw	r0, #3207	; 0xc87
   18c2c:	movt	r0, #3
   18c30:	bl	114a0 <gettext@plt>
   18c34:	ldr	lr, [fp, #-8]
   18c38:	ldr	r1, [fp, #-4]
   18c3c:	ldr	r2, [fp, #-16]
   18c40:	ldr	r3, [fp, #-12]
   18c44:	mov	ip, sp
   18c48:	str	r3, [ip, #12]
   18c4c:	str	r2, [ip, #8]
   18c50:	str	r1, [ip, #4]
   18c54:	str	lr, [ip]
   18c58:	mov	r1, #0
   18c5c:	str	r0, [sp, #16]
   18c60:	mov	r0, r1
   18c64:	ldr	r2, [sp, #16]
   18c68:	bl	11428 <error@plt>
   18c6c:	b	18c90 <__assert_fail@plt+0x7688>
   18c70:	b	18c74 <__assert_fail@plt+0x766c>
   18c74:	ldr	r0, [fp, #-16]
   18c78:	ldr	r1, [fp, #-12]
   18c7c:	adds	r0, r0, #1
   18c80:	adc	r1, r1, #0
   18c84:	str	r0, [fp, #-16]
   18c88:	str	r1, [fp, #-12]
   18c8c:	b	18a38 <__assert_fail@plt+0x7430>
   18c90:	movw	r0, #8792	; 0x2258
   18c94:	movt	r0, #4
   18c98:	ldr	r0, [r0]
   18c9c:	cmp	r0, #0
   18ca0:	movw	r0, #0
   18ca4:	movgt	r0, #1
   18ca8:	and	r0, r0, #1
   18cac:	mov	sp, fp
   18cb0:	pop	{fp, pc}
   18cb4:	sub	sp, sp, #32
   18cb8:	movw	r0, #8724	; 0x2214
   18cbc:	movt	r0, #4
   18cc0:	ldr	r0, [r0]
   18cc4:	str	r0, [sp, #24]
   18cc8:	movw	r0, #8738	; 0x2222
   18ccc:	movt	r0, #4
   18cd0:	ldrb	r0, [r0]
   18cd4:	tst	r0, #1
   18cd8:	bne	18ce8 <__assert_fail@plt+0x76e0>
   18cdc:	movw	r0, #0
   18ce0:	str	r0, [sp, #20]
   18ce4:	b	18d58 <__assert_fail@plt+0x7750>
   18ce8:	movw	r0, #8722	; 0x2212
   18cec:	movt	r0, #4
   18cf0:	ldrb	r0, [r0]
   18cf4:	tst	r0, #1
   18cf8:	beq	18d3c <__assert_fail@plt+0x7734>
   18cfc:	movw	r0, #8723	; 0x2213
   18d00:	movt	r0, #4
   18d04:	ldrb	r0, [r0]
   18d08:	tst	r0, #1
   18d0c:	beq	18d3c <__assert_fail@plt+0x7734>
   18d10:	ldr	r0, [sp, #24]
   18d14:	movw	r1, #8772	; 0x2244
   18d18:	movt	r1, #4
   18d1c:	ldr	r1, [r1]
   18d20:	add	r0, r0, r1
   18d24:	movw	r1, #8768	; 0x2240
   18d28:	movt	r1, #4
   18d2c:	ldr	r1, [r1]
   18d30:	add	r0, r0, r1
   18d34:	str	r0, [sp, #20]
   18d38:	b	18d54 <__assert_fail@plt+0x774c>
   18d3c:	ldr	r0, [sp, #24]
   18d40:	movw	r1, #8772	; 0x2244
   18d44:	movt	r1, #4
   18d48:	ldr	r1, [r1]
   18d4c:	add	r0, r0, r1
   18d50:	str	r0, [sp, #20]
   18d54:	b	18d58 <__assert_fail@plt+0x7750>
   18d58:	ldr	r0, [sp, #24]
   18d5c:	movw	r1, #8732	; 0x221c
   18d60:	movt	r1, #4
   18d64:	ldr	r1, [r1]
   18d68:	add	r0, r0, r1
   18d6c:	str	r0, [sp, #24]
   18d70:	movw	r0, #8788	; 0x2254
   18d74:	movt	r0, #4
   18d78:	ldr	r0, [r0]
   18d7c:	str	r0, [sp, #16]
   18d80:	movw	r0, #1
   18d84:	str	r0, [sp, #28]
   18d88:	ldr	r0, [sp, #28]
   18d8c:	movw	r1, #8568	; 0x2178
   18d90:	movt	r1, #4
   18d94:	ldr	r1, [r1]
   18d98:	cmp	r0, r1
   18d9c:	bge	18edc <__assert_fail@plt+0x78d4>
   18da0:	movw	r0, #8512	; 0x2140
   18da4:	movt	r0, #4
   18da8:	ldrb	r0, [r0]
   18dac:	tst	r0, #1
   18db0:	beq	18dd8 <__assert_fail@plt+0x77d0>
   18db4:	ldr	r0, [sp, #16]
   18db8:	movw	r1, #40728	; 0x9f18
   18dbc:	movt	r1, #1
   18dc0:	str	r1, [r0, #16]
   18dc4:	ldr	r0, [sp, #16]
   18dc8:	movw	r1, #40864	; 0x9fa0
   18dcc:	movt	r1, #1
   18dd0:	str	r1, [r0, #12]
   18dd4:	b	18df8 <__assert_fail@plt+0x77f0>
   18dd8:	ldr	r0, [sp, #16]
   18ddc:	movw	r1, #41520	; 0xa230
   18de0:	movt	r1, #1
   18de4:	str	r1, [r0, #16]
   18de8:	ldr	r0, [sp, #16]
   18dec:	movw	r1, #41760	; 0xa320
   18df0:	movt	r1, #1
   18df4:	str	r1, [r0, #12]
   18df8:	movw	r0, #8723	; 0x2213
   18dfc:	movt	r0, #4
   18e00:	ldrb	r0, [r0]
   18e04:	tst	r0, #1
   18e08:	movw	r0, #0
   18e0c:	str	r0, [sp, #12]
   18e10:	beq	18e4c <__assert_fail@plt+0x7844>
   18e14:	movw	r0, #8722	; 0x2212
   18e18:	movt	r0, #4
   18e1c:	ldrb	r0, [r0]
   18e20:	tst	r0, #1
   18e24:	movw	r0, #1
   18e28:	str	r0, [sp, #8]
   18e2c:	beq	18e44 <__assert_fail@plt+0x783c>
   18e30:	ldr	r0, [sp, #28]
   18e34:	cmp	r0, #1
   18e38:	movw	r0, #0
   18e3c:	moveq	r0, #1
   18e40:	str	r0, [sp, #8]
   18e44:	ldr	r0, [sp, #8]
   18e48:	str	r0, [sp, #12]
   18e4c:	ldr	r0, [sp, #12]
   18e50:	ldr	r1, [sp, #16]
   18e54:	and	r0, r0, #1
   18e58:	strb	r0, [r1, #36]	; 0x24
   18e5c:	ldr	r0, [sp, #24]
   18e60:	ldr	r1, [sp, #16]
   18e64:	str	r0, [r1, #32]
   18e68:	movw	r0, #8738	; 0x2222
   18e6c:	movt	r0, #4
   18e70:	ldrb	r0, [r0]
   18e74:	tst	r0, #1
   18e78:	bne	18e8c <__assert_fail@plt+0x7884>
   18e7c:	movw	r0, #0
   18e80:	str	r0, [sp, #24]
   18e84:	str	r0, [sp, #20]
   18e88:	b	18ebc <__assert_fail@plt+0x78b4>
   18e8c:	ldr	r0, [sp, #20]
   18e90:	movw	r1, #8732	; 0x221c
   18e94:	movt	r1, #4
   18e98:	ldr	r1, [r1]
   18e9c:	add	r0, r0, r1
   18ea0:	str	r0, [sp, #24]
   18ea4:	ldr	r0, [sp, #24]
   18ea8:	movw	r1, #8772	; 0x2244
   18eac:	movt	r1, #4
   18eb0:	ldr	r1, [r1]
   18eb4:	add	r0, r0, r1
   18eb8:	str	r0, [sp, #20]
   18ebc:	b	18ec0 <__assert_fail@plt+0x78b8>
   18ec0:	ldr	r0, [sp, #16]
   18ec4:	add	r0, r0, #40	; 0x28
   18ec8:	str	r0, [sp, #16]
   18ecc:	ldr	r0, [sp, #28]
   18ed0:	add	r0, r0, #1
   18ed4:	str	r0, [sp, #28]
   18ed8:	b	18d88 <__assert_fail@plt+0x7780>
   18edc:	movw	r0, #8512	; 0x2140
   18ee0:	movt	r0, #4
   18ee4:	ldrb	r0, [r0]
   18ee8:	tst	r0, #1
   18eec:	beq	18f28 <__assert_fail@plt+0x7920>
   18ef0:	movw	r0, #8705	; 0x2201
   18ef4:	movt	r0, #4
   18ef8:	ldrb	r0, [r0]
   18efc:	tst	r0, #1
   18f00:	beq	18f28 <__assert_fail@plt+0x7920>
   18f04:	ldr	r0, [sp, #16]
   18f08:	movw	r1, #40728	; 0x9f18
   18f0c:	movt	r1, #1
   18f10:	str	r1, [r0, #16]
   18f14:	ldr	r0, [sp, #16]
   18f18:	movw	r1, #40864	; 0x9fa0
   18f1c:	movt	r1, #1
   18f20:	str	r1, [r0, #12]
   18f24:	b	18f48 <__assert_fail@plt+0x7940>
   18f28:	ldr	r0, [sp, #16]
   18f2c:	movw	r1, #41520	; 0xa230
   18f30:	movt	r1, #1
   18f34:	str	r1, [r0, #16]
   18f38:	ldr	r0, [sp, #16]
   18f3c:	movw	r1, #41760	; 0xa320
   18f40:	movt	r1, #1
   18f44:	str	r1, [r0, #12]
   18f48:	movw	r0, #8723	; 0x2213
   18f4c:	movt	r0, #4
   18f50:	ldrb	r0, [r0]
   18f54:	tst	r0, #1
   18f58:	movw	r0, #0
   18f5c:	str	r0, [sp, #4]
   18f60:	beq	18f9c <__assert_fail@plt+0x7994>
   18f64:	movw	r0, #8722	; 0x2212
   18f68:	movt	r0, #4
   18f6c:	ldrb	r0, [r0]
   18f70:	tst	r0, #1
   18f74:	movw	r0, #1
   18f78:	str	r0, [sp]
   18f7c:	beq	18f94 <__assert_fail@plt+0x798c>
   18f80:	ldr	r0, [sp, #28]
   18f84:	cmp	r0, #1
   18f88:	movw	r0, #0
   18f8c:	moveq	r0, #1
   18f90:	str	r0, [sp]
   18f94:	ldr	r0, [sp]
   18f98:	str	r0, [sp, #4]
   18f9c:	ldr	r0, [sp, #4]
   18fa0:	ldr	r1, [sp, #16]
   18fa4:	and	r0, r0, #1
   18fa8:	strb	r0, [r1, #36]	; 0x24
   18fac:	ldr	r0, [sp, #24]
   18fb0:	ldr	r1, [sp, #16]
   18fb4:	str	r0, [r1, #32]
   18fb8:	add	sp, sp, #32
   18fbc:	bx	lr
   18fc0:	push	{fp, lr}
   18fc4:	mov	fp, sp
   18fc8:	sub	sp, sp, #48	; 0x30
   18fcc:	bl	1b49c <__assert_fail@plt+0x9e94>
   18fd0:	bl	1b614 <__assert_fail@plt+0xa00c>
   18fd4:	cmp	r0, #0
   18fd8:	bne	18fec <__assert_fail@plt+0x79e4>
   18fdc:	movw	r0, #0
   18fe0:	and	r0, r0, #1
   18fe4:	strb	r0, [fp, #-1]
   18fe8:	b	19524 <__assert_fail@plt+0x7f1c>
   18fec:	movw	r0, #8552	; 0x2168
   18ff0:	movt	r0, #4
   18ff4:	ldrb	r0, [r0]
   18ff8:	tst	r0, #1
   18ffc:	beq	19010 <__assert_fail@plt+0x7a08>
   19000:	movw	r0, #8841	; 0x2289
   19004:	movt	r0, #4
   19008:	movw	r1, #1
   1900c:	strb	r1, [r0]
   19010:	movw	r0, #8840	; 0x2288
   19014:	movt	r0, #4
   19018:	movw	r1, #0
   1901c:	strb	r1, [r0]
   19020:	strb	r1, [fp, #-17]	; 0xffffffef
   19024:	movw	r0, #8764	; 0x223c
   19028:	movt	r0, #4
   1902c:	ldr	r0, [r0]
   19030:	str	r0, [fp, #-12]
   19034:	movw	r0, #8707	; 0x2203
   19038:	movt	r0, #4
   1903c:	ldrb	r0, [r0]
   19040:	tst	r0, #1
   19044:	beq	19054 <__assert_fail@plt+0x7a4c>
   19048:	ldr	r0, [fp, #-12]
   1904c:	lsl	r0, r0, #1
   19050:	str	r0, [fp, #-12]
   19054:	b	19058 <__assert_fail@plt+0x7a50>
   19058:	ldr	r0, [fp, #-12]
   1905c:	cmp	r0, #0
   19060:	movw	r0, #0
   19064:	str	r0, [sp, #24]
   19068:	ble	19080 <__assert_fail@plt+0x7a78>
   1906c:	bl	1b614 <__assert_fail@plt+0xa00c>
   19070:	cmp	r0, #0
   19074:	movw	r0, #0
   19078:	movhi	r0, #1
   1907c:	str	r0, [sp, #24]
   19080:	ldr	r0, [sp, #24]
   19084:	tst	r0, #1
   19088:	beq	193b4 <__assert_fail@plt+0x7dac>
   1908c:	movw	r0, #8852	; 0x2294
   19090:	movt	r0, #4
   19094:	movw	r1, #0
   19098:	str	r1, [r0]
   1909c:	movw	r0, #8848	; 0x2290
   190a0:	movt	r0, #4
   190a4:	str	r1, [r0]
   190a8:	movw	r0, #8856	; 0x2298
   190ac:	movt	r0, #4
   190b0:	str	r1, [r0]
   190b4:	movw	r0, #8840	; 0x2288
   190b8:	movt	r0, #4
   190bc:	movw	r1, #0
   190c0:	strb	r1, [r0]
   190c4:	movw	r0, #8866	; 0x22a2
   190c8:	movt	r0, #4
   190cc:	strb	r1, [r0]
   190d0:	movw	r0, #8867	; 0x22a3
   190d4:	movt	r0, #4
   190d8:	movw	r1, #1
   190dc:	strb	r1, [r0]
   190e0:	movw	r0, #1
   190e4:	str	r0, [fp, #-8]
   190e8:	movw	r0, #8788	; 0x2254
   190ec:	movt	r0, #4
   190f0:	ldr	r0, [r0]
   190f4:	str	r0, [fp, #-16]
   190f8:	ldr	r0, [fp, #-8]
   190fc:	movw	r1, #8568	; 0x2178
   19100:	movt	r1, #4
   19104:	ldr	r1, [r1]
   19108:	cmp	r0, r1
   1910c:	bgt	19320 <__assert_fail@plt+0x7d18>
   19110:	movw	r0, #8860	; 0x229c
   19114:	movt	r0, #4
   19118:	movw	r1, #0
   1911c:	str	r1, [r0]
   19120:	ldr	r0, [fp, #-16]
   19124:	ldr	r0, [r0, #28]
   19128:	cmp	r0, #0
   1912c:	bgt	19140 <__assert_fail@plt+0x7b38>
   19130:	ldr	r0, [fp, #-16]
   19134:	ldr	r0, [r0, #8]
   19138:	cmp	r0, #1
   1913c:	bne	1928c <__assert_fail@plt+0x7c84>
   19140:	movw	r0, #8864	; 0x22a0
   19144:	movt	r0, #4
   19148:	movw	r1, #0
   1914c:	strb	r1, [r0]
   19150:	ldr	r0, [fp, #-16]
   19154:	ldr	r0, [r0, #32]
   19158:	movw	r1, #8844	; 0x228c
   1915c:	movt	r1, #4
   19160:	str	r0, [r1]
   19164:	ldr	r0, [fp, #-16]
   19168:	ldr	r0, [r0, #12]
   1916c:	ldr	r1, [fp, #-16]
   19170:	str	r0, [sp, #20]
   19174:	mov	r0, r1
   19178:	ldr	r1, [sp, #20]
   1917c:	blx	r1
   19180:	tst	r0, #1
   19184:	bne	19190 <__assert_fail@plt+0x7b88>
   19188:	ldr	r0, [fp, #-16]
   1918c:	bl	1b6d8 <__assert_fail@plt+0xa0d0>
   19190:	movw	r0, #8840	; 0x2288
   19194:	movt	r0, #4
   19198:	ldrb	r0, [r0]
   1919c:	and	r0, r0, #1
   191a0:	ldrb	r1, [fp, #-17]	; 0xffffffef
   191a4:	and	r1, r1, #1
   191a8:	orr	r0, r1, r0
   191ac:	cmp	r0, #0
   191b0:	movw	r0, #0
   191b4:	movne	r0, #1
   191b8:	and	r0, r0, #1
   191bc:	strb	r0, [fp, #-17]	; 0xffffffef
   191c0:	ldr	r0, [fp, #-16]
   191c4:	ldr	r1, [r0, #28]
   191c8:	mvn	r2, #0
   191cc:	add	r1, r1, r2
   191d0:	str	r1, [r0, #28]
   191d4:	ldr	r0, [fp, #-16]
   191d8:	ldr	r0, [r0, #28]
   191dc:	cmp	r0, #0
   191e0:	bgt	191f8 <__assert_fail@plt+0x7bf0>
   191e4:	bl	1b614 <__assert_fail@plt+0xa00c>
   191e8:	cmp	r0, #0
   191ec:	bne	191f4 <__assert_fail@plt+0x7bec>
   191f0:	b	19320 <__assert_fail@plt+0x7d18>
   191f4:	b	191f8 <__assert_fail@plt+0x7bf0>
   191f8:	movw	r0, #8722	; 0x2212
   191fc:	movt	r0, #4
   19200:	ldrb	r0, [r0]
   19204:	tst	r0, #1
   19208:	beq	19288 <__assert_fail@plt+0x7c80>
   1920c:	ldr	r0, [fp, #-16]
   19210:	ldr	r0, [r0, #8]
   19214:	cmp	r0, #0
   19218:	beq	19288 <__assert_fail@plt+0x7c80>
   1921c:	movw	r0, #8867	; 0x22a3
   19220:	movt	r0, #4
   19224:	ldrb	r0, [r0]
   19228:	tst	r0, #1
   1922c:	beq	19244 <__assert_fail@plt+0x7c3c>
   19230:	movw	r0, #8866	; 0x22a2
   19234:	movt	r0, #4
   19238:	movw	r1, #1
   1923c:	strb	r1, [r0]
   19240:	b	19284 <__assert_fail@plt+0x7c7c>
   19244:	ldr	r0, [fp, #-16]
   19248:	ldr	r0, [r0, #8]
   1924c:	cmp	r0, #3
   19250:	beq	19278 <__assert_fail@plt+0x7c70>
   19254:	ldr	r0, [fp, #-16]
   19258:	ldr	r0, [r0, #8]
   1925c:	cmp	r0, #2
   19260:	bne	19280 <__assert_fail@plt+0x7c78>
   19264:	movw	r0, #8864	; 0x22a0
   19268:	movt	r0, #4
   1926c:	ldrb	r0, [r0]
   19270:	tst	r0, #1
   19274:	beq	19280 <__assert_fail@plt+0x7c78>
   19278:	ldr	r0, [fp, #-16]
   1927c:	bl	1b14c <__assert_fail@plt+0x9b44>
   19280:	b	19284 <__assert_fail@plt+0x7c7c>
   19284:	b	19288 <__assert_fail@plt+0x7c80>
   19288:	b	192d8 <__assert_fail@plt+0x7cd0>
   1928c:	movw	r0, #8722	; 0x2212
   19290:	movt	r0, #4
   19294:	ldrb	r0, [r0]
   19298:	tst	r0, #1
   1929c:	beq	192d4 <__assert_fail@plt+0x7ccc>
   192a0:	movw	r0, #8867	; 0x22a3
   192a4:	movt	r0, #4
   192a8:	ldrb	r0, [r0]
   192ac:	tst	r0, #1
   192b0:	beq	192c8 <__assert_fail@plt+0x7cc0>
   192b4:	movw	r0, #8866	; 0x22a2
   192b8:	movt	r0, #4
   192bc:	movw	r1, #1
   192c0:	strb	r1, [r0]
   192c4:	b	192d0 <__assert_fail@plt+0x7cc8>
   192c8:	ldr	r0, [fp, #-16]
   192cc:	bl	1b14c <__assert_fail@plt+0x9b44>
   192d0:	b	192d4 <__assert_fail@plt+0x7ccc>
   192d4:	b	192d8 <__assert_fail@plt+0x7cd0>
   192d8:	movw	r0, #8729	; 0x2219
   192dc:	movt	r0, #4
   192e0:	ldrb	r0, [r0]
   192e4:	tst	r0, #1
   192e8:	beq	19300 <__assert_fail@plt+0x7cf8>
   192ec:	movw	r0, #8856	; 0x2298
   192f0:	movt	r0, #4
   192f4:	ldr	r1, [r0]
   192f8:	add	r1, r1, #1
   192fc:	str	r1, [r0]
   19300:	b	19304 <__assert_fail@plt+0x7cfc>
   19304:	ldr	r0, [fp, #-8]
   19308:	add	r0, r0, #1
   1930c:	str	r0, [fp, #-8]
   19310:	ldr	r0, [fp, #-16]
   19314:	add	r0, r0, #40	; 0x28
   19318:	str	r0, [fp, #-16]
   1931c:	b	190f8 <__assert_fail@plt+0x7af0>
   19320:	movw	r0, #8840	; 0x2288
   19324:	movt	r0, #4
   19328:	ldrb	r0, [r0]
   1932c:	tst	r0, #1
   19330:	beq	19350 <__assert_fail@plt+0x7d48>
   19334:	movw	r0, #10
   19338:	bl	115fc <putchar_unlocked@plt>
   1933c:	ldr	lr, [fp, #-12]
   19340:	mvn	r1, #0
   19344:	add	r1, lr, r1
   19348:	str	r1, [fp, #-12]
   1934c:	str	r0, [sp, #16]
   19350:	bl	1b614 <__assert_fail@plt+0xa00c>
   19354:	cmp	r0, #0
   19358:	bne	19374 <__assert_fail@plt+0x7d6c>
   1935c:	movw	r0, #8552	; 0x2168
   19360:	movt	r0, #4
   19364:	ldrb	r0, [r0]
   19368:	tst	r0, #1
   1936c:	bne	19374 <__assert_fail@plt+0x7d6c>
   19370:	b	193b4 <__assert_fail@plt+0x7dac>
   19374:	movw	r0, #8707	; 0x2203
   19378:	movt	r0, #4
   1937c:	ldrb	r0, [r0]
   19380:	tst	r0, #1
   19384:	beq	193b0 <__assert_fail@plt+0x7da8>
   19388:	ldrb	r0, [fp, #-17]	; 0xffffffef
   1938c:	tst	r0, #1
   19390:	beq	193b0 <__assert_fail@plt+0x7da8>
   19394:	movw	r0, #10
   19398:	bl	115fc <putchar_unlocked@plt>
   1939c:	ldr	lr, [fp, #-12]
   193a0:	mvn	r1, #0
   193a4:	add	r1, lr, r1
   193a8:	str	r1, [fp, #-12]
   193ac:	str	r0, [sp, #12]
   193b0:	b	19058 <__assert_fail@plt+0x7a50>
   193b4:	ldr	r0, [fp, #-12]
   193b8:	cmp	r0, #0
   193bc:	bne	19430 <__assert_fail@plt+0x7e28>
   193c0:	movw	r0, #1
   193c4:	str	r0, [fp, #-8]
   193c8:	movw	r0, #8788	; 0x2254
   193cc:	movt	r0, #4
   193d0:	ldr	r0, [r0]
   193d4:	str	r0, [fp, #-16]
   193d8:	ldr	r0, [fp, #-8]
   193dc:	movw	r1, #8568	; 0x2178
   193e0:	movt	r1, #4
   193e4:	ldr	r1, [r1]
   193e8:	cmp	r0, r1
   193ec:	bgt	1942c <__assert_fail@plt+0x7e24>
   193f0:	ldr	r0, [fp, #-16]
   193f4:	ldr	r0, [r0, #8]
   193f8:	cmp	r0, #0
   193fc:	bne	1940c <__assert_fail@plt+0x7e04>
   19400:	ldr	r0, [fp, #-16]
   19404:	movw	r1, #1
   19408:	strb	r1, [r0, #37]	; 0x25
   1940c:	b	19410 <__assert_fail@plt+0x7e08>
   19410:	ldr	r0, [fp, #-8]
   19414:	add	r0, r0, #1
   19418:	str	r0, [fp, #-8]
   1941c:	ldr	r0, [fp, #-16]
   19420:	add	r0, r0, #40	; 0x28
   19424:	str	r0, [fp, #-16]
   19428:	b	193d8 <__assert_fail@plt+0x7dd0>
   1942c:	b	19430 <__assert_fail@plt+0x7e28>
   19430:	ldrb	r0, [fp, #-17]	; 0xffffffef
   19434:	and	r0, r0, #1
   19438:	movw	r1, #8840	; 0x2288
   1943c:	movt	r1, #4
   19440:	strb	r0, [r1]
   19444:	ldrb	r0, [r1]
   19448:	tst	r0, #1
   1944c:	beq	19474 <__assert_fail@plt+0x7e6c>
   19450:	movw	r0, #8552	; 0x2168
   19454:	movt	r0, #4
   19458:	ldrb	r0, [r0]
   1945c:	tst	r0, #1
   19460:	beq	19474 <__assert_fail@plt+0x7e6c>
   19464:	ldr	r0, [fp, #-12]
   19468:	add	r0, r0, #5
   1946c:	bl	1b790 <__assert_fail@plt+0xa188>
   19470:	b	194bc <__assert_fail@plt+0x7eb4>
   19474:	movw	r0, #8736	; 0x2220
   19478:	movt	r0, #4
   1947c:	ldrb	r0, [r0]
   19480:	tst	r0, #1
   19484:	beq	194b8 <__assert_fail@plt+0x7eb0>
   19488:	movw	r0, #8865	; 0x22a1
   1948c:	movt	r0, #4
   19490:	ldrb	r0, [r0]
   19494:	tst	r0, #1
   19498:	beq	194b8 <__assert_fail@plt+0x7eb0>
   1949c:	movw	r0, #12
   194a0:	bl	115fc <putchar_unlocked@plt>
   194a4:	movw	lr, #8865	; 0x22a1
   194a8:	movt	lr, #4
   194ac:	movw	r1, #0
   194b0:	strb	r1, [lr]
   194b4:	str	r0, [sp, #8]
   194b8:	b	194bc <__assert_fail@plt+0x7eb4>
   194bc:	movw	r0, #8560	; 0x2170
   194c0:	movt	r0, #4
   194c4:	ldr	r1, [r0]
   194c8:	ldr	r0, [r0, #4]
   194cc:	movw	r2, #8752	; 0x2230
   194d0:	movt	r2, #4
   194d4:	ldr	r3, [r2]
   194d8:	ldr	ip, [r2, #4]
   194dc:	adds	r3, r3, #1
   194e0:	adc	ip, ip, #0
   194e4:	str	r3, [r2]
   194e8:	str	ip, [r2, #4]
   194ec:	subs	r1, r1, r3
   194f0:	sbcs	r0, r0, ip
   194f4:	str	r1, [sp, #4]
   194f8:	str	r0, [sp]
   194fc:	bcs	19514 <__assert_fail@plt+0x7f0c>
   19500:	b	19504 <__assert_fail@plt+0x7efc>
   19504:	movw	r0, #0
   19508:	and	r0, r0, #1
   1950c:	strb	r0, [fp, #-1]
   19510:	b	19524 <__assert_fail@plt+0x7f1c>
   19514:	bl	19bac <__assert_fail@plt+0x85a4>
   19518:	movw	lr, #1
   1951c:	and	lr, lr, #1
   19520:	strb	lr, [fp, #-1]
   19524:	ldrb	r0, [fp, #-1]
   19528:	and	r0, r0, #1
   1952c:	mov	sp, fp
   19530:	pop	{fp, pc}
   19534:	push	{fp, lr}
   19538:	mov	fp, sp
   1953c:	sub	sp, sp, #24
   19540:	str	r0, [fp, #-8]
   19544:	str	r1, [sp, #12]
   19548:	ldr	r0, [fp, #-8]
   1954c:	movw	r1, #5641	; 0x1609
   19550:	movt	r1, #3
   19554:	bl	112e4 <strcmp@plt>
   19558:	cmp	r0, #0
   1955c:	bne	1959c <__assert_fail@plt+0x7f94>
   19560:	movw	r0, #64438	; 0xfbb6
   19564:	movt	r0, #2
   19568:	bl	114a0 <gettext@plt>
   1956c:	ldr	lr, [sp, #12]
   19570:	str	r0, [lr, #4]
   19574:	movw	r0, #8680	; 0x21e8
   19578:	movt	r0, #4
   1957c:	ldr	r0, [r0]
   19580:	ldr	lr, [sp, #12]
   19584:	str	r0, [lr]
   19588:	movw	r0, #8745	; 0x2229
   1958c:	movt	r0, #4
   19590:	movw	lr, #1
   19594:	strb	lr, [r0]
   19598:	b	195c0 <__assert_fail@plt+0x7fb8>
   1959c:	ldr	r0, [fp, #-8]
   195a0:	ldr	r1, [sp, #12]
   195a4:	str	r0, [r1, #4]
   195a8:	ldr	r0, [fp, #-8]
   195ac:	movw	r1, #64100	; 0xfa64
   195b0:	movt	r1, #2
   195b4:	bl	1bf34 <__assert_fail@plt+0xa92c>
   195b8:	ldr	r1, [sp, #12]
   195bc:	str	r0, [r1]
   195c0:	ldr	r0, [sp, #12]
   195c4:	ldr	r0, [r0]
   195c8:	movw	r1, #0
   195cc:	cmp	r0, r1
   195d0:	bne	19648 <__assert_fail@plt+0x8040>
   195d4:	movw	r0, #8746	; 0x222a
   195d8:	movt	r0, #4
   195dc:	movw	r1, #1
   195e0:	strb	r1, [r0]
   195e4:	movw	r0, #8728	; 0x2218
   195e8:	movt	r0, #4
   195ec:	ldrb	r0, [r0]
   195f0:	tst	r0, #1
   195f4:	bne	19638 <__assert_fail@plt+0x8030>
   195f8:	bl	114e8 <__errno_location@plt>
   195fc:	ldr	r1, [r0]
   19600:	ldr	r2, [fp, #-8]
   19604:	movw	r0, #0
   19608:	movw	lr, #3
   1960c:	str	r1, [sp, #8]
   19610:	mov	r1, lr
   19614:	bl	22724 <__assert_fail@plt+0x1111c>
   19618:	movw	r1, #0
   1961c:	str	r0, [sp, #4]
   19620:	mov	r0, r1
   19624:	ldr	r1, [sp, #8]
   19628:	movw	r2, #4335	; 0x10ef
   1962c:	movt	r2, #3
   19630:	ldr	r3, [sp, #4]
   19634:	bl	11428 <error@plt>
   19638:	movw	r0, #0
   1963c:	and	r0, r0, #1
   19640:	strb	r0, [fp, #-1]
   19644:	b	19690 <__assert_fail@plt+0x8088>
   19648:	ldr	r0, [sp, #12]
   1964c:	ldr	r0, [r0]
   19650:	movw	r1, #2
   19654:	bl	1bd40 <__assert_fail@plt+0xa738>
   19658:	ldr	r0, [sp, #12]
   1965c:	movw	r1, #0
   19660:	str	r1, [r0, #8]
   19664:	ldr	r0, [sp, #12]
   19668:	movw	r1, #0
   1966c:	strb	r1, [r0, #37]	; 0x25
   19670:	movw	r0, #8784	; 0x2250
   19674:	movt	r0, #4
   19678:	ldr	r1, [r0]
   1967c:	add	r1, r1, #1
   19680:	str	r1, [r0]
   19684:	movw	r0, #1
   19688:	and	r0, r0, #1
   1968c:	strb	r0, [fp, #-1]
   19690:	ldrb	r0, [fp, #-1]
   19694:	and	r0, r0, #1
   19698:	mov	sp, fp
   1969c:	pop	{fp, pc}
   196a0:	push	{r4, r5, fp, lr}
   196a4:	add	fp, sp, #8
   196a8:	sub	sp, sp, #264	; 0x108
   196ac:	str	r0, [fp, #-12]
   196b0:	str	r1, [fp, #-16]
   196b4:	movw	r0, #0
   196b8:	str	r0, [fp, #-20]	; 0xffffffec
   196bc:	ldr	r0, [fp, #-12]
   196c0:	movw	r1, #5641	; 0x1609
   196c4:	movt	r1, #3
   196c8:	bl	112e4 <strcmp@plt>
   196cc:	cmp	r0, #0
   196d0:	bne	196dc <__assert_fail@plt+0x80d4>
   196d4:	mvn	r0, #0
   196d8:	str	r0, [fp, #-16]
   196dc:	ldr	r0, [fp, #-16]
   196e0:	movw	r1, #0
   196e4:	cmp	r1, r0
   196e8:	bgt	19720 <__assert_fail@plt+0x8118>
   196ec:	ldr	r0, [fp, #-16]
   196f0:	sub	r1, fp, #128	; 0x80
   196f4:	bl	2f998 <__assert_fail@plt+0x1e390>
   196f8:	cmp	r0, #0
   196fc:	bne	19720 <__assert_fail@plt+0x8118>
   19700:	add	r0, sp, #80	; 0x50
   19704:	sub	r1, fp, #128	; 0x80
   19708:	bl	22ca0 <__assert_fail@plt+0x11698>
   1970c:	ldr	r0, [sp, #80]	; 0x50
   19710:	str	r0, [sp, #136]	; 0x88
   19714:	ldr	r0, [sp, #84]	; 0x54
   19718:	str	r0, [sp, #140]	; 0x8c
   1971c:	b	19758 <__assert_fail@plt+0x8150>
   19720:	movw	r0, #8796	; 0x225c
   19724:	movt	r0, #4
   19728:	ldr	r0, [r0]
   1972c:	cmp	r0, #0
   19730:	bne	19740 <__assert_fail@plt+0x8138>
   19734:	movw	r0, #8796	; 0x225c
   19738:	movt	r0, #4
   1973c:	bl	1c1ac <__assert_fail@plt+0xaba4>
   19740:	movw	r0, #8796	; 0x225c
   19744:	movt	r0, #4
   19748:	ldr	r1, [r0]
   1974c:	str	r1, [sp, #136]	; 0x88
   19750:	ldr	r0, [r0, #4]
   19754:	str	r0, [sp, #140]	; 0x8c
   19758:	add	r1, sp, #136	; 0x88
   1975c:	ldr	r0, [sp, #140]	; 0x8c
   19760:	str	r0, [sp, #132]	; 0x84
   19764:	movw	r0, #8740	; 0x2224
   19768:	movt	r0, #4
   1976c:	ldr	r0, [r0]
   19770:	add	r2, sp, #88	; 0x58
   19774:	bl	22ea8 <__assert_fail@plt+0x118a0>
   19778:	movw	r1, #0
   1977c:	cmp	r0, r1
   19780:	beq	1982c <__assert_fail@plt+0x8224>
   19784:	movw	r0, #8708	; 0x2204
   19788:	movt	r0, #4
   1978c:	ldr	r2, [r0]
   19790:	movw	r0, #8740	; 0x2224
   19794:	movt	r0, #4
   19798:	ldr	r0, [r0]
   1979c:	ldr	r1, [sp, #132]	; 0x84
   197a0:	movw	r3, #0
   197a4:	str	r0, [sp, #48]	; 0x30
   197a8:	mov	r0, r3
   197ac:	mvn	r3, #0
   197b0:	str	r1, [sp, #44]	; 0x2c
   197b4:	mov	r1, r3
   197b8:	add	r3, sp, #88	; 0x58
   197bc:	ldr	ip, [sp, #48]	; 0x30
   197c0:	str	ip, [sp]
   197c4:	ldr	lr, [sp, #44]	; 0x2c
   197c8:	str	lr, [sp, #4]
   197cc:	bl	1c8d8 <__assert_fail@plt+0xb2d0>
   197d0:	add	r0, r0, #1
   197d4:	str	r0, [sp, #76]	; 0x4c
   197d8:	ldr	r0, [sp, #76]	; 0x4c
   197dc:	bl	23e74 <__assert_fail@plt+0x1286c>
   197e0:	str	r0, [fp, #-20]	; 0xffffffec
   197e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   197e8:	ldr	r1, [sp, #76]	; 0x4c
   197ec:	movw	r2, #8708	; 0x2204
   197f0:	movt	r2, #4
   197f4:	ldr	r2, [r2]
   197f8:	movw	r3, #8740	; 0x2224
   197fc:	movt	r3, #4
   19800:	ldr	r3, [r3]
   19804:	ldr	ip, [sp, #132]	; 0x84
   19808:	add	lr, sp, #88	; 0x58
   1980c:	str	r3, [sp, #40]	; 0x28
   19810:	mov	r3, lr
   19814:	ldr	lr, [sp, #40]	; 0x28
   19818:	str	lr, [sp]
   1981c:	str	ip, [sp, #4]
   19820:	bl	1c8d8 <__assert_fail@plt+0xb2d0>
   19824:	str	r0, [sp, #36]	; 0x24
   19828:	b	19874 <__assert_fail@plt+0x826c>
   1982c:	movw	r0, #33	; 0x21
   19830:	bl	23e74 <__assert_fail@plt+0x1286c>
   19834:	add	r1, sp, #55	; 0x37
   19838:	str	r0, [fp, #-20]	; 0xffffffec
   1983c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19840:	ldr	lr, [sp, #136]	; 0x88
   19844:	str	r0, [sp, #32]
   19848:	mov	r0, lr
   1984c:	bl	19964 <__assert_fail@plt+0x835c>
   19850:	ldr	r3, [sp, #132]	; 0x84
   19854:	ldr	r1, [sp, #32]
   19858:	str	r0, [sp, #28]
   1985c:	mov	r0, r1
   19860:	movw	r1, #3199	; 0xc7f
   19864:	movt	r1, #3
   19868:	ldr	r2, [sp, #28]
   1986c:	bl	11584 <sprintf@plt>
   19870:	str	r0, [sp, #24]
   19874:	movw	r0, #8804	; 0x2264
   19878:	movt	r0, #4
   1987c:	ldr	r0, [r0]
   19880:	bl	1c060 <__assert_fail@plt+0xaa58>
   19884:	ldr	r0, [fp, #-20]	; 0xffffffec
   19888:	movw	lr, #8804	; 0x2264
   1988c:	movt	lr, #4
   19890:	str	r0, [lr]
   19894:	movw	r0, #8716	; 0x220c
   19898:	movt	r0, #4
   1989c:	ldr	r0, [r0]
   198a0:	movw	lr, #0
   198a4:	cmp	r0, lr
   198a8:	beq	198c0 <__assert_fail@plt+0x82b8>
   198ac:	movw	r0, #8716	; 0x220c
   198b0:	movt	r0, #4
   198b4:	ldr	r0, [r0]
   198b8:	str	r0, [sp, #20]
   198bc:	b	198ec <__assert_fail@plt+0x82e4>
   198c0:	ldr	r0, [fp, #-16]
   198c4:	cmp	r0, #0
   198c8:	bge	198dc <__assert_fail@plt+0x82d4>
   198cc:	movw	r0, #3196	; 0xc7c
   198d0:	movt	r0, #3
   198d4:	str	r0, [sp, #16]
   198d8:	b	198e4 <__assert_fail@plt+0x82dc>
   198dc:	ldr	r0, [fp, #-12]
   198e0:	str	r0, [sp, #16]
   198e4:	ldr	r0, [sp, #16]
   198e8:	str	r0, [sp, #20]
   198ec:	ldr	r0, [sp, #20]
   198f0:	movw	r1, #8808	; 0x2268
   198f4:	movt	r1, #4
   198f8:	str	r0, [r1]
   198fc:	movw	r0, #8556	; 0x216c
   19900:	movt	r0, #4
   19904:	ldr	r0, [r0]
   19908:	movw	r1, #8804	; 0x2264
   1990c:	movt	r1, #4
   19910:	ldr	r1, [r1]
   19914:	str	r0, [sp, #12]
   19918:	mov	r0, r1
   1991c:	movw	r1, #0
   19920:	bl	1c3c0 <__assert_fail@plt+0xadb8>
   19924:	ldr	r1, [sp, #12]
   19928:	sub	r0, r1, r0
   1992c:	movw	r1, #8808	; 0x2268
   19930:	movt	r1, #4
   19934:	ldr	r1, [r1]
   19938:	str	r0, [sp, #8]
   1993c:	mov	r0, r1
   19940:	movw	r1, #0
   19944:	bl	1c3c0 <__assert_fail@plt+0xadb8>
   19948:	ldr	r1, [sp, #8]
   1994c:	sub	r0, r1, r0
   19950:	movw	r1, #8812	; 0x226c
   19954:	movt	r1, #4
   19958:	str	r0, [r1]
   1995c:	sub	sp, fp, #8
   19960:	pop	{r4, r5, fp, pc}
   19964:	push	{fp, lr}
   19968:	mov	fp, sp
   1996c:	sub	sp, sp, #8
   19970:	str	r0, [sp, #4]
   19974:	str	r1, [sp]
   19978:	ldr	r0, [sp, #4]
   1997c:	asr	r1, r0, #31
   19980:	ldr	r2, [sp]
   19984:	bl	1c280 <__assert_fail@plt+0xac78>
   19988:	mov	sp, fp
   1998c:	pop	{fp, pc}
   19990:	push	{fp, lr}
   19994:	mov	fp, sp
   19998:	sub	sp, sp, #32
   1999c:	str	r0, [fp, #-4]
   199a0:	str	r1, [fp, #-8]
   199a4:	ldr	r0, [fp, #-4]
   199a8:	ldr	r0, [r0]
   199ac:	str	r0, [sp, #16]
   199b0:	movw	r0, #0
   199b4:	strb	r0, [sp, #11]
   199b8:	ldr	r0, [sp, #16]
   199bc:	bl	1138c <getc_unlocked@plt>
   199c0:	str	r0, [fp, #-12]
   199c4:	cmp	r0, #12
   199c8:	bne	19a00 <__assert_fail@plt+0x83f8>
   199cc:	ldr	r0, [fp, #-4]
   199d0:	ldrb	r0, [r0, #37]	; 0x25
   199d4:	tst	r0, #1
   199d8:	beq	19a00 <__assert_fail@plt+0x83f8>
   199dc:	ldr	r0, [sp, #16]
   199e0:	bl	1138c <getc_unlocked@plt>
   199e4:	str	r0, [fp, #-12]
   199e8:	cmp	r0, #10
   199ec:	bne	199fc <__assert_fail@plt+0x83f4>
   199f0:	ldr	r0, [sp, #16]
   199f4:	bl	1138c <getc_unlocked@plt>
   199f8:	str	r0, [fp, #-12]
   199fc:	b	19a00 <__assert_fail@plt+0x83f8>
   19a00:	ldr	r0, [fp, #-4]
   19a04:	movw	r1, #0
   19a08:	strb	r1, [r0, #37]	; 0x25
   19a0c:	ldr	r0, [fp, #-12]
   19a10:	cmp	r0, #12
   19a14:	bne	19a20 <__assert_fail@plt+0x8418>
   19a18:	movw	r0, #1
   19a1c:	strb	r0, [sp, #11]
   19a20:	movw	r0, #8832	; 0x2280
   19a24:	movt	r0, #4
   19a28:	ldrb	r0, [r0]
   19a2c:	tst	r0, #1
   19a30:	beq	19a40 <__assert_fail@plt+0x8438>
   19a34:	ldr	r0, [fp, #-4]
   19a38:	movw	r1, #1
   19a3c:	strb	r1, [r0, #37]	; 0x25
   19a40:	b	19a44 <__assert_fail@plt+0x843c>
   19a44:	ldr	r0, [fp, #-12]
   19a48:	cmp	r0, #10
   19a4c:	beq	19b4c <__assert_fail@plt+0x8544>
   19a50:	ldr	r0, [fp, #-12]
   19a54:	cmp	r0, #12
   19a58:	bne	19b20 <__assert_fail@plt+0x8518>
   19a5c:	movw	r0, #8832	; 0x2280
   19a60:	movt	r0, #4
   19a64:	ldrb	r0, [r0]
   19a68:	tst	r0, #1
   19a6c:	beq	19af0 <__assert_fail@plt+0x84e8>
   19a70:	movw	r0, #8722	; 0x2212
   19a74:	movt	r0, #4
   19a78:	ldrb	r0, [r0]
   19a7c:	tst	r0, #1
   19a80:	bne	19ae0 <__assert_fail@plt+0x84d8>
   19a84:	movw	r0, #8788	; 0x2254
   19a88:	movt	r0, #4
   19a8c:	ldr	r0, [r0]
   19a90:	str	r0, [sp, #4]
   19a94:	movw	r0, #8568	; 0x2178
   19a98:	movt	r0, #4
   19a9c:	ldr	r0, [r0]
   19aa0:	str	r0, [sp, #12]
   19aa4:	ldr	r0, [sp, #12]
   19aa8:	cmp	r0, #0
   19aac:	beq	19adc <__assert_fail@plt+0x84d4>
   19ab0:	ldr	r0, [sp, #4]
   19ab4:	movw	r1, #0
   19ab8:	strb	r1, [r0, #37]	; 0x25
   19abc:	ldr	r0, [sp, #4]
   19ac0:	add	r0, r0, #40	; 0x28
   19ac4:	str	r0, [sp, #4]
   19ac8:	ldr	r0, [sp, #12]
   19acc:	mvn	r1, #0
   19ad0:	add	r0, r0, r1
   19ad4:	str	r0, [sp, #12]
   19ad8:	b	19aa4 <__assert_fail@plt+0x849c>
   19adc:	b	19aec <__assert_fail@plt+0x84e4>
   19ae0:	ldr	r0, [fp, #-4]
   19ae4:	movw	r1, #0
   19ae8:	strb	r1, [r0, #37]	; 0x25
   19aec:	b	19af0 <__assert_fail@plt+0x84e8>
   19af0:	ldr	r0, [sp, #16]
   19af4:	bl	1138c <getc_unlocked@plt>
   19af8:	str	r0, [fp, #-12]
   19afc:	cmp	r0, #10
   19b00:	beq	19b14 <__assert_fail@plt+0x850c>
   19b04:	ldr	r0, [fp, #-12]
   19b08:	ldr	r1, [sp, #16]
   19b0c:	bl	114dc <ungetc@plt>
   19b10:	str	r0, [sp]
   19b14:	ldr	r0, [fp, #-4]
   19b18:	bl	19c8c <__assert_fail@plt+0x8684>
   19b1c:	b	19b4c <__assert_fail@plt+0x8544>
   19b20:	ldr	r0, [fp, #-12]
   19b24:	cmn	r0, #1
   19b28:	bne	19b38 <__assert_fail@plt+0x8530>
   19b2c:	ldr	r0, [fp, #-4]
   19b30:	bl	19d64 <__assert_fail@plt+0x875c>
   19b34:	b	19b4c <__assert_fail@plt+0x8544>
   19b38:	b	19b3c <__assert_fail@plt+0x8534>
   19b3c:	ldr	r0, [sp, #16]
   19b40:	bl	1138c <getc_unlocked@plt>
   19b44:	str	r0, [fp, #-12]
   19b48:	b	19a44 <__assert_fail@plt+0x843c>
   19b4c:	movw	r0, #8540	; 0x215c
   19b50:	movt	r0, #4
   19b54:	ldrb	r0, [r0]
   19b58:	tst	r0, #1
   19b5c:	beq	19ba4 <__assert_fail@plt+0x859c>
   19b60:	movw	r0, #8722	; 0x2212
   19b64:	movt	r0, #4
   19b68:	ldrb	r0, [r0]
   19b6c:	tst	r0, #1
   19b70:	beq	19b80 <__assert_fail@plt+0x8578>
   19b74:	ldr	r0, [fp, #-8]
   19b78:	cmp	r0, #1
   19b7c:	bne	19ba0 <__assert_fail@plt+0x8598>
   19b80:	ldrb	r0, [sp, #11]
   19b84:	tst	r0, #1
   19b88:	bne	19ba0 <__assert_fail@plt+0x8598>
   19b8c:	movw	r0, #8572	; 0x217c
   19b90:	movt	r0, #4
   19b94:	ldr	r1, [r0]
   19b98:	add	r1, r1, #1
   19b9c:	str	r1, [r0]
   19ba0:	b	19ba4 <__assert_fail@plt+0x859c>
   19ba4:	mov	sp, fp
   19ba8:	pop	{fp, pc}
   19bac:	sub	sp, sp, #8
   19bb0:	movw	r0, #8568	; 0x2178
   19bb4:	movt	r0, #4
   19bb8:	ldr	r0, [r0]
   19bbc:	str	r0, [sp, #4]
   19bc0:	movw	r0, #8788	; 0x2254
   19bc4:	movt	r0, #4
   19bc8:	ldr	r0, [r0]
   19bcc:	str	r0, [sp]
   19bd0:	ldr	r0, [sp, #4]
   19bd4:	cmp	r0, #0
   19bd8:	beq	19c30 <__assert_fail@plt+0x8628>
   19bdc:	ldr	r0, [sp]
   19be0:	ldr	r0, [r0, #8]
   19be4:	cmp	r0, #2
   19be8:	bne	19c0c <__assert_fail@plt+0x8604>
   19bec:	ldr	r0, [sp]
   19bf0:	movw	r1, #0
   19bf4:	str	r1, [r0, #8]
   19bf8:	movw	r0, #8792	; 0x2258
   19bfc:	movt	r0, #4
   19c00:	ldr	r1, [r0]
   19c04:	add	r1, r1, #1
   19c08:	str	r1, [r0]
   19c0c:	b	19c10 <__assert_fail@plt+0x8608>
   19c10:	ldr	r0, [sp, #4]
   19c14:	mvn	r1, #0
   19c18:	add	r0, r0, r1
   19c1c:	str	r0, [sp, #4]
   19c20:	ldr	r0, [sp]
   19c24:	add	r0, r0, #40	; 0x28
   19c28:	str	r0, [sp]
   19c2c:	b	19bd0 <__assert_fail@plt+0x85c8>
   19c30:	movw	r0, #8512	; 0x2140
   19c34:	movt	r0, #4
   19c38:	ldrb	r0, [r0]
   19c3c:	tst	r0, #1
   19c40:	beq	19c84 <__assert_fail@plt+0x867c>
   19c44:	movw	r0, #8788	; 0x2254
   19c48:	movt	r0, #4
   19c4c:	ldr	r0, [r0]
   19c50:	ldr	r0, [r0, #8]
   19c54:	cmp	r0, #3
   19c58:	bne	19c70 <__assert_fail@plt+0x8668>
   19c5c:	movw	r0, #8792	; 0x2258
   19c60:	movt	r0, #4
   19c64:	movw	r1, #0
   19c68:	str	r1, [r0]
   19c6c:	b	19c80 <__assert_fail@plt+0x8678>
   19c70:	movw	r0, #8792	; 0x2258
   19c74:	movt	r0, #4
   19c78:	movw	r1, #1
   19c7c:	str	r1, [r0]
   19c80:	b	19c84 <__assert_fail@plt+0x867c>
   19c84:	add	sp, sp, #8
   19c88:	bx	lr
   19c8c:	sub	sp, sp, #12
   19c90:	str	r0, [sp, #8]
   19c94:	movw	r0, #8722	; 0x2212
   19c98:	movt	r0, #4
   19c9c:	ldrb	r0, [r0]
   19ca0:	tst	r0, #1
   19ca4:	bne	19d2c <__assert_fail@plt+0x8724>
   19ca8:	movw	r0, #8788	; 0x2254
   19cac:	movt	r0, #4
   19cb0:	ldr	r0, [r0]
   19cb4:	str	r0, [sp, #4]
   19cb8:	movw	r0, #8568	; 0x2178
   19cbc:	movt	r0, #4
   19cc0:	ldr	r0, [r0]
   19cc4:	str	r0, [sp]
   19cc8:	ldr	r0, [sp]
   19ccc:	cmp	r0, #0
   19cd0:	beq	19d28 <__assert_fail@plt+0x8720>
   19cd4:	movw	r0, #8512	; 0x2140
   19cd8:	movt	r0, #4
   19cdc:	ldrb	r0, [r0]
   19ce0:	tst	r0, #1
   19ce4:	beq	19cf8 <__assert_fail@plt+0x86f0>
   19ce8:	ldr	r0, [sp, #4]
   19cec:	movw	r1, #1
   19cf0:	str	r1, [r0, #8]
   19cf4:	b	19d04 <__assert_fail@plt+0x86fc>
   19cf8:	ldr	r0, [sp, #4]
   19cfc:	movw	r1, #2
   19d00:	str	r1, [r0, #8]
   19d04:	b	19d08 <__assert_fail@plt+0x8700>
   19d08:	ldr	r0, [sp, #4]
   19d0c:	add	r0, r0, #40	; 0x28
   19d10:	str	r0, [sp, #4]
   19d14:	ldr	r0, [sp]
   19d18:	mvn	r1, #0
   19d1c:	add	r0, r0, r1
   19d20:	str	r0, [sp]
   19d24:	b	19cc8 <__assert_fail@plt+0x86c0>
   19d28:	b	19d38 <__assert_fail@plt+0x8730>
   19d2c:	ldr	r0, [sp, #8]
   19d30:	movw	r1, #2
   19d34:	str	r1, [r0, #8]
   19d38:	ldr	r0, [sp, #8]
   19d3c:	movw	r1, #0
   19d40:	str	r1, [r0, #28]
   19d44:	movw	r0, #8792	; 0x2258
   19d48:	movt	r0, #4
   19d4c:	ldr	r1, [r0]
   19d50:	mvn	r2, #0
   19d54:	add	r1, r1, r2
   19d58:	str	r1, [r0]
   19d5c:	add	sp, sp, #12
   19d60:	bx	lr
   19d64:	push	{fp, lr}
   19d68:	mov	fp, sp
   19d6c:	sub	sp, sp, #24
   19d70:	str	r0, [fp, #-4]
   19d74:	ldr	r0, [fp, #-4]
   19d78:	ldr	r0, [r0, #8]
   19d7c:	cmp	r0, #3
   19d80:	bne	19d88 <__assert_fail@plt+0x8780>
   19d84:	b	19f10 <__assert_fail@plt+0x8908>
   19d88:	bl	114e8 <__errno_location@plt>
   19d8c:	ldr	r0, [r0]
   19d90:	str	r0, [sp, #8]
   19d94:	ldr	r0, [fp, #-4]
   19d98:	ldr	r0, [r0]
   19d9c:	bl	11410 <ferror_unlocked@plt>
   19da0:	cmp	r0, #0
   19da4:	bne	19db0 <__assert_fail@plt+0x87a8>
   19da8:	movw	r0, #0
   19dac:	str	r0, [sp, #8]
   19db0:	ldr	r0, [fp, #-4]
   19db4:	ldr	r0, [r0]
   19db8:	bl	1150c <fileno@plt>
   19dbc:	cmp	r0, #0
   19dc0:	bne	19dd4 <__assert_fail@plt+0x87cc>
   19dc4:	ldr	r0, [fp, #-4]
   19dc8:	ldr	r0, [r0]
   19dcc:	bl	1159c <clearerr_unlocked@plt>
   19dd0:	b	19e04 <__assert_fail@plt+0x87fc>
   19dd4:	ldr	r0, [fp, #-4]
   19dd8:	ldr	r0, [r0]
   19ddc:	bl	1bd98 <__assert_fail@plt+0xa790>
   19de0:	cmp	r0, #0
   19de4:	beq	19e00 <__assert_fail@plt+0x87f8>
   19de8:	ldr	r0, [sp, #8]
   19dec:	cmp	r0, #0
   19df0:	bne	19e00 <__assert_fail@plt+0x87f8>
   19df4:	bl	114e8 <__errno_location@plt>
   19df8:	ldr	r0, [r0]
   19dfc:	str	r0, [sp, #8]
   19e00:	b	19e04 <__assert_fail@plt+0x87fc>
   19e04:	ldr	r0, [sp, #8]
   19e08:	cmp	r0, #0
   19e0c:	beq	19e50 <__assert_fail@plt+0x8848>
   19e10:	ldr	r1, [sp, #8]
   19e14:	ldr	r0, [fp, #-4]
   19e18:	ldr	r2, [r0, #4]
   19e1c:	movw	r0, #0
   19e20:	movw	r3, #3
   19e24:	str	r1, [sp, #4]
   19e28:	mov	r1, r3
   19e2c:	bl	22724 <__assert_fail@plt+0x1111c>
   19e30:	movw	r1, #1
   19e34:	str	r0, [sp]
   19e38:	mov	r0, r1
   19e3c:	ldr	r1, [sp, #4]
   19e40:	movw	r2, #4335	; 0x10ef
   19e44:	movt	r2, #3
   19e48:	ldr	r3, [sp]
   19e4c:	bl	11428 <error@plt>
   19e50:	movw	r0, #8722	; 0x2212
   19e54:	movt	r0, #4
   19e58:	ldrb	r0, [r0]
   19e5c:	tst	r0, #1
   19e60:	bne	19ee0 <__assert_fail@plt+0x88d8>
   19e64:	movw	r0, #8788	; 0x2254
   19e68:	movt	r0, #4
   19e6c:	ldr	r0, [r0]
   19e70:	str	r0, [fp, #-8]
   19e74:	movw	r0, #8568	; 0x2178
   19e78:	movt	r0, #4
   19e7c:	ldr	r0, [r0]
   19e80:	str	r0, [sp, #12]
   19e84:	ldr	r0, [sp, #12]
   19e88:	cmp	r0, #0
   19e8c:	beq	19edc <__assert_fail@plt+0x88d4>
   19e90:	ldr	r0, [fp, #-8]
   19e94:	movw	r1, #3
   19e98:	str	r1, [r0, #8]
   19e9c:	ldr	r0, [fp, #-8]
   19ea0:	ldr	r0, [r0, #24]
   19ea4:	cmp	r0, #0
   19ea8:	bne	19eb8 <__assert_fail@plt+0x88b0>
   19eac:	ldr	r0, [fp, #-8]
   19eb0:	movw	r1, #0
   19eb4:	str	r1, [r0, #28]
   19eb8:	b	19ebc <__assert_fail@plt+0x88b4>
   19ebc:	ldr	r0, [fp, #-8]
   19ec0:	add	r0, r0, #40	; 0x28
   19ec4:	str	r0, [fp, #-8]
   19ec8:	ldr	r0, [sp, #12]
   19ecc:	mvn	r1, #0
   19ed0:	add	r0, r0, r1
   19ed4:	str	r0, [sp, #12]
   19ed8:	b	19e84 <__assert_fail@plt+0x887c>
   19edc:	b	19ef8 <__assert_fail@plt+0x88f0>
   19ee0:	ldr	r0, [fp, #-4]
   19ee4:	movw	r1, #3
   19ee8:	str	r1, [r0, #8]
   19eec:	ldr	r0, [fp, #-4]
   19ef0:	movw	r1, #0
   19ef4:	str	r1, [r0, #28]
   19ef8:	movw	r0, #8792	; 0x2258
   19efc:	movt	r0, #4
   19f00:	ldr	r1, [r0]
   19f04:	mvn	r2, #0
   19f08:	add	r1, r1, r2
   19f0c:	str	r1, [r0]
   19f10:	mov	sp, fp
   19f14:	pop	{fp, pc}
   19f18:	push	{fp, lr}
   19f1c:	mov	fp, sp
   19f20:	sub	sp, sp, #8
   19f24:	strb	r0, [fp, #-1]
   19f28:	movw	r0, #8836	; 0x2284
   19f2c:	movt	r0, #4
   19f30:	ldr	r0, [r0]
   19f34:	movw	r1, #8828	; 0x227c
   19f38:	movt	r1, #4
   19f3c:	ldr	r1, [r1]
   19f40:	cmp	r0, r1
   19f44:	bcc	19f6c <__assert_fail@plt+0x8964>
   19f48:	movw	r0, #8824	; 0x2278
   19f4c:	movt	r0, #4
   19f50:	ldr	r0, [r0]
   19f54:	movw	r1, #8828	; 0x227c
   19f58:	movt	r1, #4
   19f5c:	bl	24024 <__assert_fail@plt+0x12a1c>
   19f60:	movw	r1, #8824	; 0x2278
   19f64:	movt	r1, #4
   19f68:	str	r0, [r1]
   19f6c:	ldrb	r0, [fp, #-1]
   19f70:	movw	r1, #8824	; 0x2278
   19f74:	movt	r1, #4
   19f78:	ldr	r1, [r1]
   19f7c:	movw	r2, #8836	; 0x2284
   19f80:	movt	r2, #4
   19f84:	ldr	r3, [r2]
   19f88:	add	ip, r3, #1
   19f8c:	str	ip, [r2]
   19f90:	add	r1, r1, r3
   19f94:	strb	r0, [r1]
   19f98:	mov	sp, fp
   19f9c:	pop	{fp, pc}
   19fa0:	push	{fp, lr}
   19fa4:	mov	fp, sp
   19fa8:	sub	sp, sp, #32
   19fac:	str	r0, [fp, #-8]
   19fb0:	ldr	r0, [fp, #-8]
   19fb4:	ldr	r1, [r0, #20]
   19fb8:	add	r2, r1, #1
   19fbc:	str	r2, [r0, #20]
   19fc0:	str	r1, [sp, #16]
   19fc4:	movw	r0, #8824	; 0x2278
   19fc8:	movt	r0, #4
   19fcc:	ldr	r1, [r0]
   19fd0:	movw	r2, #8816	; 0x2270
   19fd4:	movt	r2, #4
   19fd8:	ldr	r3, [r2]
   19fdc:	ldr	ip, [sp, #16]
   19fe0:	ldr	r3, [r3, ip, lsl #2]
   19fe4:	add	r1, r1, r3
   19fe8:	str	r1, [sp, #12]
   19fec:	ldr	r0, [r0]
   19ff0:	ldr	r1, [r2]
   19ff4:	ldr	r2, [sp, #16]
   19ff8:	add	r2, r2, #1
   19ffc:	add	r1, r1, r2, lsl #2
   1a000:	ldr	r1, [r1]
   1a004:	add	r0, r0, r1
   1a008:	str	r0, [sp, #8]
   1a00c:	movw	r0, #8840	; 0x2288
   1a010:	movt	r0, #4
   1a014:	movw	r1, #1
   1a018:	strb	r1, [r0]
   1a01c:	movw	r0, #8841	; 0x2289
   1a020:	movt	r0, #4
   1a024:	ldrb	r0, [r0]
   1a028:	tst	r0, #1
   1a02c:	beq	1a034 <__assert_fail@plt+0x8a2c>
   1a030:	bl	1a8a8 <__assert_fail@plt+0x92a0>
   1a034:	ldr	r0, [fp, #-8]
   1a038:	ldr	r0, [r0, #8]
   1a03c:	cmp	r0, #1
   1a040:	bne	1a0ec <__assert_fail@plt+0x8ae4>
   1a044:	movw	r0, #1
   1a048:	str	r0, [sp, #4]
   1a04c:	movw	r0, #8788	; 0x2254
   1a050:	movt	r0, #4
   1a054:	ldr	r0, [r0]
   1a058:	str	r0, [fp, #-12]
   1a05c:	ldr	r0, [sp, #4]
   1a060:	movw	r1, #8568	; 0x2178
   1a064:	movt	r1, #4
   1a068:	ldr	r1, [r1]
   1a06c:	cmp	r0, r1
   1a070:	bgt	1a09c <__assert_fail@plt+0x8a94>
   1a074:	ldr	r0, [fp, #-12]
   1a078:	movw	r1, #2
   1a07c:	str	r1, [r0, #8]
   1a080:	ldr	r0, [sp, #4]
   1a084:	add	r0, r0, #1
   1a088:	str	r0, [sp, #4]
   1a08c:	ldr	r0, [fp, #-12]
   1a090:	add	r0, r0, #40	; 0x28
   1a094:	str	r0, [fp, #-12]
   1a098:	b	1a05c <__assert_fail@plt+0x8a54>
   1a09c:	movw	r0, #8788	; 0x2254
   1a0a0:	movt	r0, #4
   1a0a4:	ldr	r0, [r0]
   1a0a8:	ldr	r0, [r0, #28]
   1a0ac:	cmp	r0, #0
   1a0b0:	bgt	1a0e8 <__assert_fail@plt+0x8ae0>
   1a0b4:	movw	r0, #8552	; 0x2168
   1a0b8:	movt	r0, #4
   1a0bc:	ldrb	r0, [r0]
   1a0c0:	tst	r0, #1
   1a0c4:	bne	1a0d8 <__assert_fail@plt+0x8ad0>
   1a0c8:	movw	r0, #8840	; 0x2288
   1a0cc:	movt	r0, #4
   1a0d0:	movw	r1, #0
   1a0d4:	strb	r1, [r0]
   1a0d8:	movw	r0, #1
   1a0dc:	and	r0, r0, #1
   1a0e0:	strb	r0, [fp, #-1]
   1a0e4:	b	1a220 <__assert_fail@plt+0x8c18>
   1a0e8:	b	1a0ec <__assert_fail@plt+0x8ae4>
   1a0ec:	movw	r0, #8732	; 0x221c
   1a0f0:	movt	r0, #4
   1a0f4:	ldr	r0, [r0]
   1a0f8:	movw	r1, #8844	; 0x228c
   1a0fc:	movt	r1, #4
   1a100:	ldr	r1, [r1]
   1a104:	cmp	r0, r1
   1a108:	bge	1a13c <__assert_fail@plt+0x8b34>
   1a10c:	movw	r0, #8844	; 0x228c
   1a110:	movt	r0, #4
   1a114:	ldr	r0, [r0]
   1a118:	movw	r1, #8732	; 0x221c
   1a11c:	movt	r1, #4
   1a120:	ldr	r1, [r1]
   1a124:	sub	r0, r0, r1
   1a128:	bl	1aa84 <__assert_fail@plt+0x947c>
   1a12c:	movw	r0, #8844	; 0x228c
   1a130:	movt	r0, #4
   1a134:	movw	r1, #0
   1a138:	str	r1, [r0]
   1a13c:	movw	r0, #8729	; 0x2219
   1a140:	movt	r0, #4
   1a144:	ldrb	r0, [r0]
   1a148:	tst	r0, #1
   1a14c:	beq	1a154 <__assert_fail@plt+0x8b4c>
   1a150:	bl	1ab20 <__assert_fail@plt+0x9518>
   1a154:	b	1a158 <__assert_fail@plt+0x8b50>
   1a158:	ldr	r0, [sp, #12]
   1a15c:	ldr	r1, [sp, #8]
   1a160:	cmp	r0, r1
   1a164:	beq	1a180 <__assert_fail@plt+0x8b78>
   1a168:	ldr	r0, [sp, #12]
   1a16c:	add	r1, r0, #1
   1a170:	str	r1, [sp, #12]
   1a174:	ldrb	r0, [r0]
   1a178:	bl	1a230 <__assert_fail@plt+0x8c28>
   1a17c:	b	1a158 <__assert_fail@plt+0x8b50>
   1a180:	movw	r0, #8848	; 0x2290
   1a184:	movt	r0, #4
   1a188:	ldr	r0, [r0]
   1a18c:	cmp	r0, #0
   1a190:	bne	1a214 <__assert_fail@plt+0x8c0c>
   1a194:	ldr	r0, [fp, #-8]
   1a198:	ldr	r0, [r0, #32]
   1a19c:	movw	r1, #8820	; 0x2274
   1a1a0:	movt	r1, #4
   1a1a4:	ldr	r1, [r1]
   1a1a8:	ldr	r2, [sp, #16]
   1a1ac:	add	r1, r1, r2, lsl #2
   1a1b0:	ldr	r1, [r1]
   1a1b4:	add	r0, r0, r1
   1a1b8:	movw	r1, #8852	; 0x2294
   1a1bc:	movt	r1, #4
   1a1c0:	str	r0, [r1]
   1a1c4:	ldr	r0, [fp, #-8]
   1a1c8:	ldr	r0, [r0, #32]
   1a1cc:	movw	r1, #8732	; 0x221c
   1a1d0:	movt	r1, #4
   1a1d4:	ldr	r1, [r1]
   1a1d8:	sub	r0, r0, r1
   1a1dc:	movw	r1, #8724	; 0x2214
   1a1e0:	movt	r1, #4
   1a1e4:	ldr	r1, [r1]
   1a1e8:	cmp	r0, r1
   1a1ec:	bne	1a210 <__assert_fail@plt+0x8c08>
   1a1f0:	movw	r0, #8732	; 0x221c
   1a1f4:	movt	r0, #4
   1a1f8:	ldr	r0, [r0]
   1a1fc:	movw	r1, #8852	; 0x2294
   1a200:	movt	r1, #4
   1a204:	ldr	r2, [r1]
   1a208:	sub	r0, r2, r0
   1a20c:	str	r0, [r1]
   1a210:	b	1a214 <__assert_fail@plt+0x8c0c>
   1a214:	movw	r0, #1
   1a218:	and	r0, r0, #1
   1a21c:	strb	r0, [fp, #-1]
   1a220:	ldrb	r0, [fp, #-1]
   1a224:	and	r0, r0, #1
   1a228:	mov	sp, fp
   1a22c:	pop	{fp, pc}
   1a230:	push	{fp, lr}
   1a234:	mov	fp, sp
   1a238:	sub	sp, sp, #16
   1a23c:	strb	r0, [fp, #-1]
   1a240:	movw	r0, #8720	; 0x2210
   1a244:	movt	r0, #4
   1a248:	ldrb	r0, [r0]
   1a24c:	tst	r0, #1
   1a250:	beq	1a30c <__assert_fail@plt+0x8d04>
   1a254:	ldrb	r0, [fp, #-1]
   1a258:	cmp	r0, #32
   1a25c:	bne	1a278 <__assert_fail@plt+0x8c70>
   1a260:	movw	r0, #8848	; 0x2290
   1a264:	movt	r0, #4
   1a268:	ldr	r1, [r0]
   1a26c:	add	r1, r1, #1
   1a270:	str	r1, [r0]
   1a274:	b	1a318 <__assert_fail@plt+0x8d10>
   1a278:	movw	r0, #8848	; 0x2290
   1a27c:	movt	r0, #4
   1a280:	ldr	r0, [r0]
   1a284:	cmp	r0, #0
   1a288:	ble	1a290 <__assert_fail@plt+0x8c88>
   1a28c:	bl	1ac70 <__assert_fail@plt+0x9668>
   1a290:	b	1a294 <__assert_fail@plt+0x8c8c>
   1a294:	bl	11488 <__ctype_b_loc@plt>
   1a298:	ldr	r0, [r0]
   1a29c:	ldrb	lr, [fp, #-1]
   1a2a0:	str	r0, [sp, #8]
   1a2a4:	mov	r0, lr
   1a2a8:	bl	1ad80 <__assert_fail@plt+0x9778>
   1a2ac:	mov	lr, r0
   1a2b0:	ldr	r1, [sp, #8]
   1a2b4:	add	r0, r1, r0, lsl #1
   1a2b8:	ldrh	r0, [r0]
   1a2bc:	and	r0, r0, #16384	; 0x4000
   1a2c0:	cmp	r0, #0
   1a2c4:	str	lr, [sp, #4]
   1a2c8:	bne	1a2f4 <__assert_fail@plt+0x8cec>
   1a2cc:	ldrb	r0, [fp, #-1]
   1a2d0:	cmp	r0, #8
   1a2d4:	bne	1a2f0 <__assert_fail@plt+0x8ce8>
   1a2d8:	movw	r0, #8852	; 0x2294
   1a2dc:	movt	r0, #4
   1a2e0:	ldr	r1, [r0]
   1a2e4:	mvn	r2, #0
   1a2e8:	add	r1, r1, r2
   1a2ec:	str	r1, [r0]
   1a2f0:	b	1a308 <__assert_fail@plt+0x8d00>
   1a2f4:	movw	r0, #8852	; 0x2294
   1a2f8:	movt	r0, #4
   1a2fc:	ldr	r1, [r0]
   1a300:	add	r1, r1, #1
   1a304:	str	r1, [r0]
   1a308:	b	1a30c <__assert_fail@plt+0x8d04>
   1a30c:	ldrb	r0, [fp, #-1]
   1a310:	bl	115fc <putchar_unlocked@plt>
   1a314:	str	r0, [sp]
   1a318:	mov	sp, fp
   1a31c:	pop	{fp, pc}
   1a320:	push	{fp, lr}
   1a324:	mov	fp, sp
   1a328:	sub	sp, sp, #48	; 0x30
   1a32c:	str	r0, [fp, #-8]
   1a330:	ldr	r0, [fp, #-8]
   1a334:	ldr	r0, [r0]
   1a338:	bl	1138c <getc_unlocked@plt>
   1a33c:	str	r0, [fp, #-12]
   1a340:	movw	r0, #8860	; 0x229c
   1a344:	movt	r0, #4
   1a348:	ldr	r0, [r0]
   1a34c:	str	r0, [fp, #-20]	; 0xffffffec
   1a350:	ldr	r0, [fp, #-12]
   1a354:	cmp	r0, #12
   1a358:	bne	1a398 <__assert_fail@plt+0x8d90>
   1a35c:	ldr	r0, [fp, #-8]
   1a360:	ldrb	r0, [r0, #37]	; 0x25
   1a364:	tst	r0, #1
   1a368:	beq	1a398 <__assert_fail@plt+0x8d90>
   1a36c:	ldr	r0, [fp, #-8]
   1a370:	ldr	r0, [r0]
   1a374:	bl	1138c <getc_unlocked@plt>
   1a378:	str	r0, [fp, #-12]
   1a37c:	cmp	r0, #10
   1a380:	bne	1a394 <__assert_fail@plt+0x8d8c>
   1a384:	ldr	r0, [fp, #-8]
   1a388:	ldr	r0, [r0]
   1a38c:	bl	1138c <getc_unlocked@plt>
   1a390:	str	r0, [fp, #-12]
   1a394:	b	1a398 <__assert_fail@plt+0x8d90>
   1a398:	ldr	r0, [fp, #-8]
   1a39c:	mov	r1, #0
   1a3a0:	strb	r1, [r0, #37]	; 0x25
   1a3a4:	ldr	r0, [fp, #-12]
   1a3a8:	cmn	r0, #1
   1a3ac:	str	r0, [sp, #12]
   1a3b0:	beq	1a494 <__assert_fail@plt+0x8e8c>
   1a3b4:	b	1a3b8 <__assert_fail@plt+0x8db0>
   1a3b8:	ldr	r0, [sp, #12]
   1a3bc:	cmp	r0, #10
   1a3c0:	beq	1a4ac <__assert_fail@plt+0x8ea4>
   1a3c4:	b	1a3c8 <__assert_fail@plt+0x8dc0>
   1a3c8:	ldr	r0, [sp, #12]
   1a3cc:	cmp	r0, #12
   1a3d0:	bne	1a4b0 <__assert_fail@plt+0x8ea8>
   1a3d4:	b	1a3d8 <__assert_fail@plt+0x8dd0>
   1a3d8:	ldr	r0, [fp, #-8]
   1a3dc:	ldr	r0, [r0]
   1a3e0:	bl	1138c <getc_unlocked@plt>
   1a3e4:	str	r0, [fp, #-12]
   1a3e8:	cmp	r0, #10
   1a3ec:	beq	1a404 <__assert_fail@plt+0x8dfc>
   1a3f0:	ldr	r0, [fp, #-12]
   1a3f4:	ldr	r1, [fp, #-8]
   1a3f8:	ldr	r1, [r1]
   1a3fc:	bl	114dc <ungetc@plt>
   1a400:	str	r0, [sp, #8]
   1a404:	movw	r0, #8864	; 0x22a0
   1a408:	movt	r0, #4
   1a40c:	movw	r1, #1
   1a410:	strb	r1, [r0]
   1a414:	movw	r0, #8841	; 0x2289
   1a418:	movt	r0, #4
   1a41c:	ldrb	r0, [r0]
   1a420:	tst	r0, #1
   1a424:	beq	1a454 <__assert_fail@plt+0x8e4c>
   1a428:	movw	r0, #8512	; 0x2140
   1a42c:	movt	r0, #4
   1a430:	ldrb	r0, [r0]
   1a434:	tst	r0, #1
   1a438:	bne	1a454 <__assert_fail@plt+0x8e4c>
   1a43c:	movw	r0, #8840	; 0x2288
   1a440:	movt	r0, #4
   1a444:	movw	r1, #1
   1a448:	strb	r1, [r0]
   1a44c:	bl	1a8a8 <__assert_fail@plt+0x92a0>
   1a450:	b	1a47c <__assert_fail@plt+0x8e74>
   1a454:	movw	r0, #8736	; 0x2220
   1a458:	movt	r0, #4
   1a45c:	ldrb	r0, [r0]
   1a460:	tst	r0, #1
   1a464:	beq	1a478 <__assert_fail@plt+0x8e70>
   1a468:	movw	r0, #8865	; 0x22a1
   1a46c:	movt	r0, #4
   1a470:	movw	r1, #1
   1a474:	strb	r1, [r0]
   1a478:	b	1a47c <__assert_fail@plt+0x8e74>
   1a47c:	ldr	r0, [fp, #-8]
   1a480:	bl	19c8c <__assert_fail@plt+0x8684>
   1a484:	movw	r0, #1
   1a488:	and	r0, r0, #1
   1a48c:	strb	r0, [fp, #-1]
   1a490:	b	1a898 <__assert_fail@plt+0x9290>
   1a494:	ldr	r0, [fp, #-8]
   1a498:	bl	19d64 <__assert_fail@plt+0x875c>
   1a49c:	movw	r0, #1
   1a4a0:	and	r0, r0, #1
   1a4a4:	strb	r0, [fp, #-1]
   1a4a8:	b	1a898 <__assert_fail@plt+0x9290>
   1a4ac:	b	1a4c0 <__assert_fail@plt+0x8eb8>
   1a4b0:	ldr	r0, [fp, #-12]
   1a4b4:	and	r0, r0, #255	; 0xff
   1a4b8:	bl	1ad94 <__assert_fail@plt+0x978c>
   1a4bc:	str	r0, [fp, #-16]
   1a4c0:	movw	r0, #8738	; 0x2222
   1a4c4:	movt	r0, #4
   1a4c8:	ldrb	r0, [r0]
   1a4cc:	tst	r0, #1
   1a4d0:	beq	1a514 <__assert_fail@plt+0x8f0c>
   1a4d4:	movw	r0, #8860	; 0x229c
   1a4d8:	movt	r0, #4
   1a4dc:	ldr	r0, [r0]
   1a4e0:	movw	r1, #8772	; 0x2244
   1a4e4:	movt	r1, #4
   1a4e8:	ldr	r1, [r1]
   1a4ec:	cmp	r0, r1
   1a4f0:	ble	1a514 <__assert_fail@plt+0x8f0c>
   1a4f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a4f8:	movw	r1, #8860	; 0x229c
   1a4fc:	movt	r1, #4
   1a500:	str	r0, [r1]
   1a504:	movw	r0, #0
   1a508:	and	r0, r0, #1
   1a50c:	strb	r0, [fp, #-1]
   1a510:	b	1a898 <__assert_fail@plt+0x9290>
   1a514:	ldr	r0, [fp, #-8]
   1a518:	ldr	r0, [r0, #16]
   1a51c:	movw	r1, #40728	; 0x9f18
   1a520:	movt	r1, #1
   1a524:	cmp	r0, r1
   1a528:	beq	1a6d8 <__assert_fail@plt+0x90d0>
   1a52c:	movw	r0, #8840	; 0x2288
   1a530:	movt	r0, #4
   1a534:	movw	r1, #1
   1a538:	strb	r1, [r0]
   1a53c:	movw	r0, #8841	; 0x2289
   1a540:	movt	r0, #4
   1a544:	ldrb	r0, [r0]
   1a548:	tst	r0, #1
   1a54c:	beq	1a568 <__assert_fail@plt+0x8f60>
   1a550:	movw	r0, #8512	; 0x2140
   1a554:	movt	r0, #4
   1a558:	ldrb	r0, [r0]
   1a55c:	tst	r0, #1
   1a560:	bne	1a568 <__assert_fail@plt+0x8f60>
   1a564:	bl	1a8a8 <__assert_fail@plt+0x92a0>
   1a568:	movw	r0, #8722	; 0x2212
   1a56c:	movt	r0, #4
   1a570:	ldrb	r0, [r0]
   1a574:	tst	r0, #1
   1a578:	beq	1a66c <__assert_fail@plt+0x9064>
   1a57c:	movw	r0, #8866	; 0x22a2
   1a580:	movt	r0, #4
   1a584:	ldrb	r0, [r0]
   1a588:	tst	r0, #1
   1a58c:	beq	1a66c <__assert_fail@plt+0x9064>
   1a590:	movw	r0, #8856	; 0x2298
   1a594:	movt	r0, #4
   1a598:	ldr	r1, [r0]
   1a59c:	str	r1, [sp, #20]
   1a5a0:	movw	r1, #0
   1a5a4:	str	r1, [r0]
   1a5a8:	movw	r0, #1
   1a5ac:	str	r0, [sp, #24]
   1a5b0:	movw	r0, #8788	; 0x2254
   1a5b4:	movt	r0, #4
   1a5b8:	ldr	r0, [r0]
   1a5bc:	str	r0, [sp, #16]
   1a5c0:	ldr	r0, [sp, #24]
   1a5c4:	ldr	r1, [sp, #20]
   1a5c8:	cmp	r0, r1
   1a5cc:	bgt	1a608 <__assert_fail@plt+0x9000>
   1a5d0:	ldr	r0, [sp, #16]
   1a5d4:	bl	1b14c <__assert_fail@plt+0x9b44>
   1a5d8:	movw	r0, #8856	; 0x2298
   1a5dc:	movt	r0, #4
   1a5e0:	ldr	lr, [r0]
   1a5e4:	add	lr, lr, #1
   1a5e8:	str	lr, [r0]
   1a5ec:	ldr	r0, [sp, #24]
   1a5f0:	add	r0, r0, #1
   1a5f4:	str	r0, [sp, #24]
   1a5f8:	ldr	r0, [sp, #16]
   1a5fc:	add	r0, r0, #40	; 0x28
   1a600:	str	r0, [sp, #16]
   1a604:	b	1a5c0 <__assert_fail@plt+0x8fb8>
   1a608:	ldr	r0, [fp, #-8]
   1a60c:	ldr	r0, [r0, #32]
   1a610:	movw	r1, #8844	; 0x228c
   1a614:	movt	r1, #4
   1a618:	str	r0, [r1]
   1a61c:	movw	r0, #8738	; 0x2222
   1a620:	movt	r0, #4
   1a624:	ldrb	r0, [r0]
   1a628:	tst	r0, #1
   1a62c:	beq	1a64c <__assert_fail@plt+0x9044>
   1a630:	movw	r0, #8772	; 0x2244
   1a634:	movt	r0, #4
   1a638:	ldr	r0, [r0]
   1a63c:	movw	r1, #8848	; 0x2290
   1a640:	movt	r1, #4
   1a644:	str	r0, [r1]
   1a648:	b	1a65c <__assert_fail@plt+0x9054>
   1a64c:	movw	r0, #8848	; 0x2290
   1a650:	movt	r0, #4
   1a654:	movw	r1, #0
   1a658:	str	r1, [r0]
   1a65c:	movw	r0, #8866	; 0x22a2
   1a660:	movt	r0, #4
   1a664:	movw	r1, #0
   1a668:	strb	r1, [r0]
   1a66c:	movw	r0, #8732	; 0x221c
   1a670:	movt	r0, #4
   1a674:	ldr	r0, [r0]
   1a678:	movw	r1, #8844	; 0x228c
   1a67c:	movt	r1, #4
   1a680:	ldr	r1, [r1]
   1a684:	cmp	r0, r1
   1a688:	bge	1a6bc <__assert_fail@plt+0x90b4>
   1a68c:	movw	r0, #8844	; 0x228c
   1a690:	movt	r0, #4
   1a694:	ldr	r0, [r0]
   1a698:	movw	r1, #8732	; 0x221c
   1a69c:	movt	r1, #4
   1a6a0:	ldr	r1, [r1]
   1a6a4:	sub	r0, r0, r1
   1a6a8:	bl	1aa84 <__assert_fail@plt+0x947c>
   1a6ac:	movw	r0, #8844	; 0x228c
   1a6b0:	movt	r0, #4
   1a6b4:	movw	r1, #0
   1a6b8:	str	r1, [r0]
   1a6bc:	movw	r0, #8729	; 0x2219
   1a6c0:	movt	r0, #4
   1a6c4:	ldrb	r0, [r0]
   1a6c8:	tst	r0, #1
   1a6cc:	beq	1a6d4 <__assert_fail@plt+0x90cc>
   1a6d0:	bl	1ab20 <__assert_fail@plt+0x9518>
   1a6d4:	b	1a6d8 <__assert_fail@plt+0x90d0>
   1a6d8:	ldr	r0, [fp, #-8]
   1a6dc:	ldrb	r0, [r0, #36]	; 0x24
   1a6e0:	tst	r0, #1
   1a6e4:	beq	1a6f0 <__assert_fail@plt+0x90e8>
   1a6e8:	ldr	r0, [fp, #-8]
   1a6ec:	bl	1b1f0 <__assert_fail@plt+0x9be8>
   1a6f0:	movw	r0, #8867	; 0x22a3
   1a6f4:	movt	r0, #4
   1a6f8:	movw	r1, #0
   1a6fc:	strb	r1, [r0]
   1a700:	ldr	r0, [fp, #-12]
   1a704:	cmp	r0, #10
   1a708:	bne	1a71c <__assert_fail@plt+0x9114>
   1a70c:	movw	r0, #1
   1a710:	and	r0, r0, #1
   1a714:	strb	r0, [fp, #-1]
   1a718:	b	1a898 <__assert_fail@plt+0x9290>
   1a71c:	ldr	r0, [fp, #-8]
   1a720:	ldr	r1, [fp, #-16]
   1a724:	movw	r2, #8780	; 0x224c
   1a728:	movt	r2, #4
   1a72c:	ldr	r2, [r2]
   1a730:	bl	1b438 <__assert_fail@plt+0x9e30>
   1a734:	ldr	r0, [fp, #-8]
   1a738:	ldr	r0, [r0]
   1a73c:	bl	1138c <getc_unlocked@plt>
   1a740:	str	r0, [fp, #-12]
   1a744:	ldr	r0, [fp, #-12]
   1a748:	cmn	r0, #1
   1a74c:	str	r0, [sp, #4]
   1a750:	beq	1a7f0 <__assert_fail@plt+0x91e8>
   1a754:	b	1a758 <__assert_fail@plt+0x9150>
   1a758:	ldr	r0, [sp, #4]
   1a75c:	cmp	r0, #10
   1a760:	beq	1a778 <__assert_fail@plt+0x9170>
   1a764:	b	1a768 <__assert_fail@plt+0x9160>
   1a768:	ldr	r0, [sp, #4]
   1a76c:	cmp	r0, #12
   1a770:	beq	1a788 <__assert_fail@plt+0x9180>
   1a774:	b	1a808 <__assert_fail@plt+0x9200>
   1a778:	movw	r0, #1
   1a77c:	and	r0, r0, #1
   1a780:	strb	r0, [fp, #-1]
   1a784:	b	1a898 <__assert_fail@plt+0x9290>
   1a788:	ldr	r0, [fp, #-8]
   1a78c:	ldr	r0, [r0]
   1a790:	bl	1138c <getc_unlocked@plt>
   1a794:	str	r0, [fp, #-12]
   1a798:	cmp	r0, #10
   1a79c:	beq	1a7b4 <__assert_fail@plt+0x91ac>
   1a7a0:	ldr	r0, [fp, #-12]
   1a7a4:	ldr	r1, [fp, #-8]
   1a7a8:	ldr	r1, [r1]
   1a7ac:	bl	114dc <ungetc@plt>
   1a7b0:	str	r0, [sp]
   1a7b4:	movw	r0, #8736	; 0x2220
   1a7b8:	movt	r0, #4
   1a7bc:	ldrb	r0, [r0]
   1a7c0:	tst	r0, #1
   1a7c4:	beq	1a7d8 <__assert_fail@plt+0x91d0>
   1a7c8:	movw	r0, #8865	; 0x22a1
   1a7cc:	movt	r0, #4
   1a7d0:	movw	r1, #1
   1a7d4:	strb	r1, [r0]
   1a7d8:	ldr	r0, [fp, #-8]
   1a7dc:	bl	19c8c <__assert_fail@plt+0x8684>
   1a7e0:	movw	r0, #1
   1a7e4:	and	r0, r0, #1
   1a7e8:	strb	r0, [fp, #-1]
   1a7ec:	b	1a898 <__assert_fail@plt+0x9290>
   1a7f0:	ldr	r0, [fp, #-8]
   1a7f4:	bl	19d64 <__assert_fail@plt+0x875c>
   1a7f8:	movw	r0, #1
   1a7fc:	and	r0, r0, #1
   1a800:	strb	r0, [fp, #-1]
   1a804:	b	1a898 <__assert_fail@plt+0x9290>
   1a808:	movw	r0, #8860	; 0x229c
   1a80c:	movt	r0, #4
   1a810:	ldr	r0, [r0]
   1a814:	str	r0, [fp, #-20]	; 0xffffffec
   1a818:	ldr	r0, [fp, #-12]
   1a81c:	and	r0, r0, #255	; 0xff
   1a820:	bl	1ad94 <__assert_fail@plt+0x978c>
   1a824:	str	r0, [fp, #-16]
   1a828:	movw	r0, #8738	; 0x2222
   1a82c:	movt	r0, #4
   1a830:	ldrb	r0, [r0]
   1a834:	tst	r0, #1
   1a838:	beq	1a87c <__assert_fail@plt+0x9274>
   1a83c:	movw	r0, #8860	; 0x229c
   1a840:	movt	r0, #4
   1a844:	ldr	r0, [r0]
   1a848:	movw	r1, #8772	; 0x2244
   1a84c:	movt	r1, #4
   1a850:	ldr	r1, [r1]
   1a854:	cmp	r0, r1
   1a858:	ble	1a87c <__assert_fail@plt+0x9274>
   1a85c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a860:	movw	r1, #8860	; 0x229c
   1a864:	movt	r1, #4
   1a868:	str	r0, [r1]
   1a86c:	movw	r0, #0
   1a870:	and	r0, r0, #1
   1a874:	strb	r0, [fp, #-1]
   1a878:	b	1a898 <__assert_fail@plt+0x9290>
   1a87c:	ldr	r0, [fp, #-8]
   1a880:	ldr	r1, [fp, #-16]
   1a884:	movw	r2, #8780	; 0x224c
   1a888:	movt	r2, #4
   1a88c:	ldr	r2, [r2]
   1a890:	bl	1b438 <__assert_fail@plt+0x9e30>
   1a894:	b	1a734 <__assert_fail@plt+0x912c>
   1a898:	ldrb	r0, [fp, #-1]
   1a89c:	and	r0, r0, #1
   1a8a0:	mov	sp, fp
   1a8a4:	pop	{fp, pc}
   1a8a8:	push	{r4, r5, r6, sl, fp, lr}
   1a8ac:	add	fp, sp, #16
   1a8b0:	sub	sp, sp, #352	; 0x160
   1a8b4:	movw	r0, #8852	; 0x2294
   1a8b8:	movt	r0, #4
   1a8bc:	mov	r1, #0
   1a8c0:	str	r1, [r0]
   1a8c4:	movw	r0, #8724	; 0x2214
   1a8c8:	movt	r0, #4
   1a8cc:	ldr	r0, [r0]
   1a8d0:	bl	1aa84 <__assert_fail@plt+0x947c>
   1a8d4:	bl	1ac70 <__assert_fail@plt+0x9668>
   1a8d8:	movw	r0, #8752	; 0x2230
   1a8dc:	movt	r0, #4
   1a8e0:	ldr	r1, [r0]
   1a8e4:	ldr	r0, [r0, #4]
   1a8e8:	orr	r0, r1, r0
   1a8ec:	cmp	r0, #0
   1a8f0:	bne	1a91c <__assert_fail@plt+0x9314>
   1a8f4:	b	1a8f8 <__assert_fail@plt+0x92f0>
   1a8f8:	movw	r0, #3257	; 0xcb9
   1a8fc:	movt	r0, #3
   1a900:	bl	114a0 <gettext@plt>
   1a904:	movw	lr, #1
   1a908:	str	r0, [sp, #60]	; 0x3c
   1a90c:	mov	r0, lr
   1a910:	movw	r1, #0
   1a914:	ldr	r2, [sp, #60]	; 0x3c
   1a918:	bl	11428 <error@plt>
   1a91c:	add	r0, sp, #76	; 0x4c
   1a920:	movw	r1, #3278	; 0xcce
   1a924:	movt	r1, #3
   1a928:	str	r0, [sp, #56]	; 0x38
   1a92c:	mov	r0, r1
   1a930:	bl	114a0 <gettext@plt>
   1a934:	movw	r1, #8752	; 0x2230
   1a938:	movt	r1, #4
   1a93c:	ldr	r2, [r1]
   1a940:	ldr	r3, [r1, #4]
   1a944:	ldr	r1, [sp, #56]	; 0x38
   1a948:	str	r0, [sp, #52]	; 0x34
   1a94c:	mov	r0, r1
   1a950:	ldr	r1, [sp, #52]	; 0x34
   1a954:	bl	11584 <sprintf@plt>
   1a958:	add	r1, sp, #76	; 0x4c
   1a95c:	movw	r2, #8812	; 0x226c
   1a960:	movt	r2, #4
   1a964:	ldr	r2, [r2]
   1a968:	str	r0, [sp, #48]	; 0x30
   1a96c:	mov	r0, r1
   1a970:	movw	r1, #0
   1a974:	str	r2, [sp, #44]	; 0x2c
   1a978:	bl	1c3c0 <__assert_fail@plt+0xadb8>
   1a97c:	ldr	r1, [sp, #44]	; 0x2c
   1a980:	sub	r0, r1, r0
   1a984:	str	r0, [sp, #72]	; 0x48
   1a988:	ldr	r0, [sp, #72]	; 0x48
   1a98c:	movw	r1, #0
   1a990:	cmp	r1, r0
   1a994:	ble	1a9a4 <__assert_fail@plt+0x939c>
   1a998:	movw	r0, #0
   1a99c:	str	r0, [sp, #40]	; 0x28
   1a9a0:	b	1a9ac <__assert_fail@plt+0x93a4>
   1a9a4:	ldr	r0, [sp, #72]	; 0x48
   1a9a8:	str	r0, [sp, #40]	; 0x28
   1a9ac:	ldr	r0, [sp, #40]	; 0x28
   1a9b0:	add	r1, sp, #76	; 0x4c
   1a9b4:	str	r0, [sp, #72]	; 0x48
   1a9b8:	ldr	r0, [sp, #72]	; 0x48
   1a9bc:	asr	r0, r0, #1
   1a9c0:	str	r0, [sp, #68]	; 0x44
   1a9c4:	ldr	r0, [sp, #72]	; 0x48
   1a9c8:	ldr	r2, [sp, #68]	; 0x44
   1a9cc:	sub	r0, r0, r2
   1a9d0:	str	r0, [sp, #64]	; 0x40
   1a9d4:	movw	r0, #8724	; 0x2214
   1a9d8:	movt	r0, #4
   1a9dc:	ldr	r0, [r0]
   1a9e0:	movw	r2, #8804	; 0x2264
   1a9e4:	movt	r2, #4
   1a9e8:	ldr	r3, [r2]
   1a9ec:	ldr	r2, [sp, #68]	; 0x44
   1a9f0:	movw	ip, #8808	; 0x2268
   1a9f4:	movt	ip, #4
   1a9f8:	ldr	ip, [ip]
   1a9fc:	ldr	lr, [sp, #64]	; 0x40
   1aa00:	movw	r4, #3288	; 0xcd8
   1aa04:	movt	r4, #3
   1aa08:	str	r0, [sp, #36]	; 0x24
   1aa0c:	mov	r0, r4
   1aa10:	ldr	r4, [sp, #36]	; 0x24
   1aa14:	str	r1, [sp, #32]
   1aa18:	mov	r1, r4
   1aa1c:	movw	r5, #3196	; 0xc7c
   1aa20:	movt	r5, #3
   1aa24:	str	r2, [sp, #28]
   1aa28:	mov	r2, r5
   1aa2c:	ldr	r5, [sp, #28]
   1aa30:	str	r5, [sp]
   1aa34:	movw	r6, #3197	; 0xc7d
   1aa38:	movt	r6, #3
   1aa3c:	str	r6, [sp, #4]
   1aa40:	str	ip, [sp, #8]
   1aa44:	str	lr, [sp, #12]
   1aa48:	str	r6, [sp, #16]
   1aa4c:	ldr	ip, [sp, #32]
   1aa50:	str	ip, [sp, #20]
   1aa54:	bl	11308 <printf@plt>
   1aa58:	movw	r1, #8841	; 0x2289
   1aa5c:	movt	r1, #4
   1aa60:	movw	r2, #0
   1aa64:	strb	r2, [r1]
   1aa68:	movw	r1, #8852	; 0x2294
   1aa6c:	movt	r1, #4
   1aa70:	movw	r2, #0
   1aa74:	str	r2, [r1]
   1aa78:	str	r0, [sp, #24]
   1aa7c:	sub	sp, fp, #16
   1aa80:	pop	{r4, r5, r6, sl, fp, pc}
   1aa84:	push	{fp, lr}
   1aa88:	mov	fp, sp
   1aa8c:	sub	sp, sp, #16
   1aa90:	str	r0, [fp, #-4]
   1aa94:	movw	r0, #8852	; 0x2294
   1aa98:	movt	r0, #4
   1aa9c:	ldr	r0, [r0]
   1aaa0:	str	r0, [sp, #8]
   1aaa4:	movw	r0, #8720	; 0x2210
   1aaa8:	movt	r0, #4
   1aaac:	ldrb	r0, [r0]
   1aab0:	tst	r0, #1
   1aab4:	beq	1aadc <__assert_fail@plt+0x94d4>
   1aab8:	ldr	r0, [fp, #-4]
   1aabc:	movw	r1, #8852	; 0x2294
   1aac0:	movt	r1, #4
   1aac4:	ldr	r1, [r1]
   1aac8:	sub	r0, r0, r1
   1aacc:	movw	r1, #8848	; 0x2290
   1aad0:	movt	r1, #4
   1aad4:	str	r0, [r1]
   1aad8:	b	1ab18 <__assert_fail@plt+0x9510>
   1aadc:	b	1aae0 <__assert_fail@plt+0x94d8>
   1aae0:	ldr	r0, [sp, #8]
   1aae4:	add	r0, r0, #1
   1aae8:	str	r0, [sp, #8]
   1aaec:	ldr	r1, [fp, #-4]
   1aaf0:	cmp	r0, r1
   1aaf4:	bgt	1ab08 <__assert_fail@plt+0x9500>
   1aaf8:	movw	r0, #32
   1aafc:	bl	115fc <putchar_unlocked@plt>
   1ab00:	str	r0, [sp, #4]
   1ab04:	b	1aae0 <__assert_fail@plt+0x94d8>
   1ab08:	ldr	r0, [fp, #-4]
   1ab0c:	movw	r1, #8852	; 0x2294
   1ab10:	movt	r1, #4
   1ab14:	str	r0, [r1]
   1ab18:	mov	sp, fp
   1ab1c:	pop	{fp, pc}
   1ab20:	push	{fp, lr}
   1ab24:	mov	fp, sp
   1ab28:	sub	sp, sp, #16
   1ab2c:	movw	r0, #8548	; 0x2164
   1ab30:	movt	r0, #4
   1ab34:	ldr	r0, [r0]
   1ab38:	str	r0, [fp, #-4]
   1ab3c:	movw	r0, #8732	; 0x221c
   1ab40:	movt	r0, #4
   1ab44:	ldr	r0, [r0]
   1ab48:	str	r0, [sp, #8]
   1ab4c:	movw	r0, #8856	; 0x2298
   1ab50:	movt	r0, #4
   1ab54:	ldr	r0, [r0]
   1ab58:	cmp	r0, #0
   1ab5c:	bgt	1ab7c <__assert_fail@plt+0x9574>
   1ab60:	movw	r0, #8848	; 0x2290
   1ab64:	movt	r0, #4
   1ab68:	ldr	r0, [r0]
   1ab6c:	cmp	r0, #0
   1ab70:	ble	1ab78 <__assert_fail@plt+0x9570>
   1ab74:	bl	1ac70 <__assert_fail@plt+0x9668>
   1ab78:	b	1ac68 <__assert_fail@plt+0x9660>
   1ab7c:	b	1ab80 <__assert_fail@plt+0x9578>
   1ab80:	movw	r0, #8856	; 0x2298
   1ab84:	movt	r0, #4
   1ab88:	ldr	r0, [r0]
   1ab8c:	cmp	r0, #0
   1ab90:	ble	1ac64 <__assert_fail@plt+0x965c>
   1ab94:	b	1ab98 <__assert_fail@plt+0x9590>
   1ab98:	ldr	r0, [sp, #8]
   1ab9c:	mvn	r1, #0
   1aba0:	add	r1, r0, r1
   1aba4:	str	r1, [sp, #8]
   1aba8:	cmp	r0, #0
   1abac:	ble	1ac2c <__assert_fail@plt+0x9624>
   1abb0:	ldr	r0, [fp, #-4]
   1abb4:	ldrb	r0, [r0]
   1abb8:	cmp	r0, #32
   1abbc:	bne	1abe4 <__assert_fail@plt+0x95dc>
   1abc0:	ldr	r0, [fp, #-4]
   1abc4:	add	r0, r0, #1
   1abc8:	str	r0, [fp, #-4]
   1abcc:	movw	r0, #8848	; 0x2290
   1abd0:	movt	r0, #4
   1abd4:	ldr	r1, [r0]
   1abd8:	add	r1, r1, #1
   1abdc:	str	r1, [r0]
   1abe0:	b	1ac28 <__assert_fail@plt+0x9620>
   1abe4:	movw	r0, #8848	; 0x2290
   1abe8:	movt	r0, #4
   1abec:	ldr	r0, [r0]
   1abf0:	cmp	r0, #0
   1abf4:	ble	1abfc <__assert_fail@plt+0x95f4>
   1abf8:	bl	1ac70 <__assert_fail@plt+0x9668>
   1abfc:	ldr	r0, [fp, #-4]
   1ac00:	add	r1, r0, #1
   1ac04:	str	r1, [fp, #-4]
   1ac08:	ldrb	r0, [r0]
   1ac0c:	bl	115fc <putchar_unlocked@plt>
   1ac10:	movw	r1, #8852	; 0x2294
   1ac14:	movt	r1, #4
   1ac18:	ldr	lr, [r1]
   1ac1c:	add	lr, lr, #1
   1ac20:	str	lr, [r1]
   1ac24:	str	r0, [sp, #4]
   1ac28:	b	1ab98 <__assert_fail@plt+0x9590>
   1ac2c:	movw	r0, #8848	; 0x2290
   1ac30:	movt	r0, #4
   1ac34:	ldr	r0, [r0]
   1ac38:	cmp	r0, #0
   1ac3c:	ble	1ac44 <__assert_fail@plt+0x963c>
   1ac40:	bl	1ac70 <__assert_fail@plt+0x9668>
   1ac44:	b	1ac48 <__assert_fail@plt+0x9640>
   1ac48:	movw	r0, #8856	; 0x2298
   1ac4c:	movt	r0, #4
   1ac50:	ldr	r1, [r0]
   1ac54:	mvn	r2, #0
   1ac58:	add	r1, r1, r2
   1ac5c:	str	r1, [r0]
   1ac60:	b	1ab80 <__assert_fail@plt+0x9578>
   1ac64:	b	1ac68 <__assert_fail@plt+0x9660>
   1ac68:	mov	sp, fp
   1ac6c:	pop	{fp, pc}
   1ac70:	push	{fp, lr}
   1ac74:	mov	fp, sp
   1ac78:	sub	sp, sp, #24
   1ac7c:	movw	r0, #8852	; 0x2294
   1ac80:	movt	r0, #4
   1ac84:	ldr	r0, [r0]
   1ac88:	str	r0, [fp, #-8]
   1ac8c:	ldr	r0, [fp, #-8]
   1ac90:	movw	r1, #8848	; 0x2290
   1ac94:	movt	r1, #4
   1ac98:	ldr	r1, [r1]
   1ac9c:	add	r0, r0, r1
   1aca0:	str	r0, [sp, #12]
   1aca4:	ldr	r0, [sp, #12]
   1aca8:	ldr	r1, [fp, #-8]
   1acac:	sub	r0, r0, r1
   1acb0:	cmp	r0, #1
   1acb4:	movw	r0, #0
   1acb8:	str	r0, [sp, #8]
   1acbc:	ble	1ad00 <__assert_fail@plt+0x96f8>
   1acc0:	ldr	r0, [fp, #-8]
   1acc4:	mov	r1, r0
   1acc8:	movw	r2, #8524	; 0x214c
   1accc:	movt	r2, #4
   1acd0:	ldr	r2, [r2]
   1acd4:	mov	r3, r2
   1acd8:	sdiv	ip, r0, r2
   1acdc:	mls	r0, ip, r2, r0
   1ace0:	sub	r0, r3, r0
   1ace4:	add	r0, r1, r0
   1ace8:	str	r0, [fp, #-4]
   1acec:	ldr	r1, [sp, #12]
   1acf0:	cmp	r0, r1
   1acf4:	movw	r0, #0
   1acf8:	movle	r0, #1
   1acfc:	str	r0, [sp, #8]
   1ad00:	ldr	r0, [sp, #8]
   1ad04:	tst	r0, #1
   1ad08:	beq	1ad2c <__assert_fail@plt+0x9724>
   1ad0c:	movw	r0, #8520	; 0x2148
   1ad10:	movt	r0, #4
   1ad14:	ldrb	r0, [r0]
   1ad18:	bl	115fc <putchar_unlocked@plt>
   1ad1c:	ldr	lr, [fp, #-4]
   1ad20:	str	lr, [fp, #-8]
   1ad24:	str	r0, [sp, #4]
   1ad28:	b	1aca4 <__assert_fail@plt+0x969c>
   1ad2c:	b	1ad30 <__assert_fail@plt+0x9728>
   1ad30:	ldr	r0, [fp, #-8]
   1ad34:	add	r0, r0, #1
   1ad38:	str	r0, [fp, #-8]
   1ad3c:	ldr	r1, [sp, #12]
   1ad40:	cmp	r0, r1
   1ad44:	bgt	1ad58 <__assert_fail@plt+0x9750>
   1ad48:	movw	r0, #32
   1ad4c:	bl	115fc <putchar_unlocked@plt>
   1ad50:	str	r0, [sp]
   1ad54:	b	1ad30 <__assert_fail@plt+0x9728>
   1ad58:	ldr	r0, [sp, #12]
   1ad5c:	movw	r1, #8852	; 0x2294
   1ad60:	movt	r1, #4
   1ad64:	str	r0, [r1]
   1ad68:	movw	r0, #8848	; 0x2290
   1ad6c:	movt	r0, #4
   1ad70:	movw	r1, #0
   1ad74:	str	r1, [r0]
   1ad78:	mov	sp, fp
   1ad7c:	pop	{fp, pc}
   1ad80:	sub	sp, sp, #4
   1ad84:	strb	r0, [sp, #3]
   1ad88:	ldrb	r0, [sp, #3]
   1ad8c:	add	sp, sp, #4
   1ad90:	bx	lr
   1ad94:	push	{fp, lr}
   1ad98:	mov	fp, sp
   1ad9c:	sub	sp, sp, #40	; 0x28
   1ada0:	strb	r0, [fp, #-1]
   1ada4:	ldrb	r0, [fp, #-1]
   1ada8:	strb	r0, [fp, #-2]
   1adac:	movw	r0, #8780	; 0x224c
   1adb0:	movt	r0, #4
   1adb4:	ldr	r0, [r0]
   1adb8:	str	r0, [fp, #-8]
   1adbc:	movw	r0, #8
   1adc0:	str	r0, [sp, #12]
   1adc4:	ldrb	r0, [fp, #-1]
   1adc8:	movw	r1, #8513	; 0x2141
   1adcc:	movt	r1, #4
   1add0:	ldrb	r1, [r1]
   1add4:	cmp	r0, r1
   1add8:	bne	1adec <__assert_fail@plt+0x97e4>
   1addc:	movw	r0, #8516	; 0x2144
   1ade0:	movt	r0, #4
   1ade4:	ldr	r0, [r0]
   1ade8:	str	r0, [sp, #12]
   1adec:	ldrb	r0, [fp, #-1]
   1adf0:	movw	r1, #8513	; 0x2141
   1adf4:	movt	r1, #4
   1adf8:	ldrb	r1, [r1]
   1adfc:	cmp	r0, r1
   1ae00:	beq	1ae10 <__assert_fail@plt+0x9808>
   1ae04:	ldrb	r0, [fp, #-1]
   1ae08:	cmp	r0, #9
   1ae0c:	bne	1aea8 <__assert_fail@plt+0x98a0>
   1ae10:	ldr	r0, [sp, #12]
   1ae14:	mov	r1, r0
   1ae18:	movw	r2, #8860	; 0x229c
   1ae1c:	movt	r2, #4
   1ae20:	ldr	r2, [r2]
   1ae24:	sdiv	r3, r2, r0
   1ae28:	mls	r0, r3, r0, r2
   1ae2c:	sub	r0, r1, r0
   1ae30:	str	r0, [sp, #20]
   1ae34:	movw	r0, #8712	; 0x2208
   1ae38:	movt	r0, #4
   1ae3c:	ldrb	r0, [r0]
   1ae40:	tst	r0, #1
   1ae44:	beq	1ae90 <__assert_fail@plt+0x9888>
   1ae48:	ldr	r0, [sp, #20]
   1ae4c:	str	r0, [fp, #-12]
   1ae50:	ldr	r0, [fp, #-12]
   1ae54:	cmp	r0, #0
   1ae58:	beq	1ae84 <__assert_fail@plt+0x987c>
   1ae5c:	ldr	r0, [fp, #-8]
   1ae60:	add	r1, r0, #1
   1ae64:	str	r1, [fp, #-8]
   1ae68:	movw	r1, #32
   1ae6c:	strb	r1, [r0]
   1ae70:	ldr	r0, [fp, #-12]
   1ae74:	mvn	r1, #0
   1ae78:	add	r0, r0, r1
   1ae7c:	str	r0, [fp, #-12]
   1ae80:	b	1ae50 <__assert_fail@plt+0x9848>
   1ae84:	ldr	r0, [sp, #20]
   1ae88:	str	r0, [sp, #16]
   1ae8c:	b	1aea4 <__assert_fail@plt+0x989c>
   1ae90:	ldrb	r0, [fp, #-1]
   1ae94:	ldr	r1, [fp, #-8]
   1ae98:	strb	r0, [r1]
   1ae9c:	movw	r0, #1
   1aea0:	str	r0, [sp, #16]
   1aea4:	b	1b0ac <__assert_fail@plt+0x9aa4>
   1aea8:	bl	11488 <__ctype_b_loc@plt>
   1aeac:	ldr	r0, [r0]
   1aeb0:	ldrb	lr, [fp, #-2]
   1aeb4:	mov	r1, lr
   1aeb8:	add	r0, r0, lr, lsl #1
   1aebc:	ldrh	r0, [r0]
   1aec0:	and	r0, r0, #16384	; 0x4000
   1aec4:	cmp	r0, #0
   1aec8:	str	r1, [sp, #8]
   1aecc:	bne	1b090 <__assert_fail@plt+0x9a88>
   1aed0:	movw	r0, #8737	; 0x2221
   1aed4:	movt	r0, #4
   1aed8:	ldrb	r0, [r0]
   1aedc:	tst	r0, #1
   1aee0:	beq	1af64 <__assert_fail@plt+0x995c>
   1aee4:	sub	r0, fp, #16
   1aee8:	movw	r1, #4
   1aeec:	str	r1, [sp, #20]
   1aef0:	str	r1, [sp, #16]
   1aef4:	ldr	r1, [fp, #-8]
   1aef8:	add	r2, r1, #1
   1aefc:	str	r2, [fp, #-8]
   1af00:	movw	r2, #92	; 0x5c
   1af04:	strb	r2, [r1]
   1af08:	ldrb	r2, [fp, #-2]
   1af0c:	movw	r1, #3309	; 0xced
   1af10:	movt	r1, #3
   1af14:	bl	11584 <sprintf@plt>
   1af18:	movw	r1, #0
   1af1c:	str	r1, [fp, #-12]
   1af20:	str	r0, [sp, #4]
   1af24:	ldr	r0, [fp, #-12]
   1af28:	cmp	r0, #2
   1af2c:	bgt	1af60 <__assert_fail@plt+0x9958>
   1af30:	ldr	r0, [fp, #-12]
   1af34:	sub	r1, fp, #16
   1af38:	add	r0, r1, r0
   1af3c:	ldrb	r0, [r0]
   1af40:	ldr	r1, [fp, #-8]
   1af44:	add	r2, r1, #1
   1af48:	str	r2, [fp, #-8]
   1af4c:	strb	r0, [r1]
   1af50:	ldr	r0, [fp, #-12]
   1af54:	add	r0, r0, #1
   1af58:	str	r0, [fp, #-12]
   1af5c:	b	1af24 <__assert_fail@plt+0x991c>
   1af60:	b	1b08c <__assert_fail@plt+0x9a84>
   1af64:	movw	r0, #8706	; 0x2202
   1af68:	movt	r0, #4
   1af6c:	ldrb	r0, [r0]
   1af70:	tst	r0, #1
   1af74:	beq	1b03c <__assert_fail@plt+0x9a34>
   1af78:	ldrb	r0, [fp, #-2]
   1af7c:	cmp	r0, #128	; 0x80
   1af80:	bge	1afb8 <__assert_fail@plt+0x99b0>
   1af84:	movw	r0, #2
   1af88:	str	r0, [sp, #20]
   1af8c:	str	r0, [sp, #16]
   1af90:	ldr	r0, [fp, #-8]
   1af94:	add	r1, r0, #1
   1af98:	str	r1, [fp, #-8]
   1af9c:	movw	r1, #94	; 0x5e
   1afa0:	strb	r1, [r0]
   1afa4:	ldrb	r0, [fp, #-1]
   1afa8:	eor	r0, r0, #64	; 0x40
   1afac:	ldr	r1, [fp, #-8]
   1afb0:	strb	r0, [r1]
   1afb4:	b	1b038 <__assert_fail@plt+0x9a30>
   1afb8:	sub	r0, fp, #16
   1afbc:	movw	r1, #4
   1afc0:	str	r1, [sp, #20]
   1afc4:	str	r1, [sp, #16]
   1afc8:	ldr	r1, [fp, #-8]
   1afcc:	add	r2, r1, #1
   1afd0:	str	r2, [fp, #-8]
   1afd4:	movw	r2, #92	; 0x5c
   1afd8:	strb	r2, [r1]
   1afdc:	ldrb	r2, [fp, #-2]
   1afe0:	movw	r1, #3309	; 0xced
   1afe4:	movt	r1, #3
   1afe8:	bl	11584 <sprintf@plt>
   1afec:	movw	r1, #0
   1aff0:	str	r1, [fp, #-12]
   1aff4:	str	r0, [sp]
   1aff8:	ldr	r0, [fp, #-12]
   1affc:	cmp	r0, #2
   1b000:	bgt	1b034 <__assert_fail@plt+0x9a2c>
   1b004:	ldr	r0, [fp, #-12]
   1b008:	sub	r1, fp, #16
   1b00c:	add	r0, r1, r0
   1b010:	ldrb	r0, [r0]
   1b014:	ldr	r1, [fp, #-8]
   1b018:	add	r2, r1, #1
   1b01c:	str	r2, [fp, #-8]
   1b020:	strb	r0, [r1]
   1b024:	ldr	r0, [fp, #-12]
   1b028:	add	r0, r0, #1
   1b02c:	str	r0, [fp, #-12]
   1b030:	b	1aff8 <__assert_fail@plt+0x99f0>
   1b034:	b	1b038 <__assert_fail@plt+0x9a30>
   1b038:	b	1b088 <__assert_fail@plt+0x9a80>
   1b03c:	ldrb	r0, [fp, #-1]
   1b040:	cmp	r0, #8
   1b044:	bne	1b068 <__assert_fail@plt+0x9a60>
   1b048:	mvn	r0, #0
   1b04c:	str	r0, [sp, #20]
   1b050:	movw	r0, #1
   1b054:	str	r0, [sp, #16]
   1b058:	ldrb	r0, [fp, #-1]
   1b05c:	ldr	r1, [fp, #-8]
   1b060:	strb	r0, [r1]
   1b064:	b	1b084 <__assert_fail@plt+0x9a7c>
   1b068:	movw	r0, #0
   1b06c:	str	r0, [sp, #20]
   1b070:	movw	r0, #1
   1b074:	str	r0, [sp, #16]
   1b078:	ldrb	r0, [fp, #-1]
   1b07c:	ldr	r1, [fp, #-8]
   1b080:	strb	r0, [r1]
   1b084:	b	1b088 <__assert_fail@plt+0x9a80>
   1b088:	b	1b08c <__assert_fail@plt+0x9a84>
   1b08c:	b	1b0a8 <__assert_fail@plt+0x9aa0>
   1b090:	movw	r0, #1
   1b094:	str	r0, [sp, #20]
   1b098:	str	r0, [sp, #16]
   1b09c:	ldrb	r0, [fp, #-1]
   1b0a0:	ldr	r1, [fp, #-8]
   1b0a4:	strb	r0, [r1]
   1b0a8:	b	1b0ac <__assert_fail@plt+0x9aa4>
   1b0ac:	ldr	r0, [sp, #20]
   1b0b0:	cmp	r0, #0
   1b0b4:	bge	1b0e4 <__assert_fail@plt+0x9adc>
   1b0b8:	movw	r0, #8860	; 0x229c
   1b0bc:	movt	r0, #4
   1b0c0:	ldr	r0, [r0]
   1b0c4:	cmp	r0, #0
   1b0c8:	bne	1b0e4 <__assert_fail@plt+0x9adc>
   1b0cc:	movw	r0, #0
   1b0d0:	str	r0, [sp, #16]
   1b0d4:	movw	r1, #8860	; 0x229c
   1b0d8:	movt	r1, #4
   1b0dc:	str	r0, [r1]
   1b0e0:	b	1b140 <__assert_fail@plt+0x9b38>
   1b0e4:	ldr	r0, [sp, #20]
   1b0e8:	cmp	r0, #0
   1b0ec:	bge	1b124 <__assert_fail@plt+0x9b1c>
   1b0f0:	movw	r0, #8860	; 0x229c
   1b0f4:	movt	r0, #4
   1b0f8:	ldr	r0, [r0]
   1b0fc:	ldr	r1, [sp, #20]
   1b100:	movw	r2, #0
   1b104:	sub	r1, r2, r1
   1b108:	cmp	r0, r1
   1b10c:	bgt	1b124 <__assert_fail@plt+0x9b1c>
   1b110:	movw	r0, #8860	; 0x229c
   1b114:	movt	r0, #4
   1b118:	movw	r1, #0
   1b11c:	str	r1, [r0]
   1b120:	b	1b13c <__assert_fail@plt+0x9b34>
   1b124:	ldr	r0, [sp, #20]
   1b128:	movw	r1, #8860	; 0x229c
   1b12c:	movt	r1, #4
   1b130:	ldr	r2, [r1]
   1b134:	add	r0, r2, r0
   1b138:	str	r0, [r1]
   1b13c:	b	1b140 <__assert_fail@plt+0x9b38>
   1b140:	ldr	r0, [sp, #16]
   1b144:	mov	sp, fp
   1b148:	pop	{fp, pc}
   1b14c:	push	{fp, lr}
   1b150:	mov	fp, sp
   1b154:	sub	sp, sp, #8
   1b158:	str	r0, [sp, #4]
   1b15c:	ldr	r0, [sp, #4]
   1b160:	ldr	r0, [r0, #32]
   1b164:	movw	r1, #8844	; 0x228c
   1b168:	movt	r1, #4
   1b16c:	str	r0, [r1]
   1b170:	movw	r0, #8732	; 0x221c
   1b174:	movt	r0, #4
   1b178:	ldr	r0, [r0]
   1b17c:	ldr	r1, [r1]
   1b180:	cmp	r0, r1
   1b184:	bge	1b1b8 <__assert_fail@plt+0x9bb0>
   1b188:	movw	r0, #8844	; 0x228c
   1b18c:	movt	r0, #4
   1b190:	ldr	r0, [r0]
   1b194:	movw	r1, #8732	; 0x221c
   1b198:	movt	r1, #4
   1b19c:	ldr	r1, [r1]
   1b1a0:	sub	r0, r0, r1
   1b1a4:	bl	1aa84 <__assert_fail@plt+0x947c>
   1b1a8:	movw	r0, #8844	; 0x228c
   1b1ac:	movt	r0, #4
   1b1b0:	movw	r1, #0
   1b1b4:	str	r1, [r0]
   1b1b8:	movw	r0, #8729	; 0x2219
   1b1bc:	movt	r0, #4
   1b1c0:	ldrb	r0, [r0]
   1b1c4:	tst	r0, #1
   1b1c8:	beq	1b1d0 <__assert_fail@plt+0x9bc8>
   1b1cc:	bl	1ab20 <__assert_fail@plt+0x9518>
   1b1d0:	ldr	r0, [sp, #4]
   1b1d4:	ldrb	r0, [r0, #36]	; 0x24
   1b1d8:	tst	r0, #1
   1b1dc:	beq	1b1e8 <__assert_fail@plt+0x9be0>
   1b1e0:	ldr	r0, [sp, #4]
   1b1e4:	bl	1b1f0 <__assert_fail@plt+0x9be8>
   1b1e8:	mov	sp, fp
   1b1ec:	pop	{fp, pc}
   1b1f0:	push	{fp, lr}
   1b1f4:	mov	fp, sp
   1b1f8:	sub	sp, sp, #32
   1b1fc:	str	r0, [fp, #-4]
   1b200:	movw	r0, #8776	; 0x2248
   1b204:	movt	r0, #4
   1b208:	ldr	r0, [r0]
   1b20c:	movw	r1, #8536	; 0x2158
   1b210:	movt	r1, #4
   1b214:	ldr	r2, [r1]
   1b218:	movw	r1, #8760	; 0x2238
   1b21c:	movt	r1, #4
   1b220:	ldr	r3, [r1]
   1b224:	movw	r1, #3314	; 0xcf2
   1b228:	movt	r1, #3
   1b22c:	bl	11584 <sprintf@plt>
   1b230:	str	r0, [sp, #16]
   1b234:	movw	r0, #8760	; 0x2238
   1b238:	movt	r0, #4
   1b23c:	ldr	r1, [r0]
   1b240:	add	r1, r1, #1
   1b244:	str	r1, [r0]
   1b248:	movw	r0, #8776	; 0x2248
   1b24c:	movt	r0, #4
   1b250:	ldr	r0, [r0]
   1b254:	ldr	r1, [sp, #16]
   1b258:	movw	r2, #8536	; 0x2158
   1b25c:	movt	r2, #4
   1b260:	ldr	r3, [r2]
   1b264:	sub	r1, r1, r3
   1b268:	add	r0, r0, r1
   1b26c:	str	r0, [fp, #-12]
   1b270:	ldr	r0, [r2]
   1b274:	str	r0, [fp, #-8]
   1b278:	ldr	r0, [fp, #-8]
   1b27c:	cmp	r0, #0
   1b280:	ble	1b2c0 <__assert_fail@plt+0x9cb8>
   1b284:	ldr	r0, [fp, #-4]
   1b288:	ldr	r0, [r0, #16]
   1b28c:	ldr	r1, [fp, #-12]
   1b290:	add	r2, r1, #1
   1b294:	str	r2, [fp, #-12]
   1b298:	ldrb	r1, [r1]
   1b29c:	str	r0, [sp, #12]
   1b2a0:	mov	r0, r1
   1b2a4:	ldr	r1, [sp, #12]
   1b2a8:	blx	r1
   1b2ac:	ldr	r0, [fp, #-8]
   1b2b0:	mvn	r1, #0
   1b2b4:	add	r0, r0, r1
   1b2b8:	str	r0, [fp, #-8]
   1b2bc:	b	1b278 <__assert_fail@plt+0x9c70>
   1b2c0:	movw	r0, #8568	; 0x2178
   1b2c4:	movt	r0, #4
   1b2c8:	ldr	r0, [r0]
   1b2cc:	cmp	r0, #1
   1b2d0:	ble	1b370 <__assert_fail@plt+0x9d68>
   1b2d4:	movw	r0, #8532	; 0x2154
   1b2d8:	movt	r0, #4
   1b2dc:	ldrb	r0, [r0]
   1b2e0:	cmp	r0, #9
   1b2e4:	bne	1b348 <__assert_fail@plt+0x9d40>
   1b2e8:	movw	r0, #8768	; 0x2240
   1b2ec:	movt	r0, #4
   1b2f0:	ldr	r0, [r0]
   1b2f4:	movw	r1, #8536	; 0x2158
   1b2f8:	movt	r1, #4
   1b2fc:	ldr	r1, [r1]
   1b300:	sub	r0, r0, r1
   1b304:	str	r0, [fp, #-8]
   1b308:	ldr	r0, [fp, #-8]
   1b30c:	mvn	r1, #0
   1b310:	add	r1, r0, r1
   1b314:	str	r1, [fp, #-8]
   1b318:	cmp	r0, #0
   1b31c:	ble	1b344 <__assert_fail@plt+0x9d3c>
   1b320:	ldr	r0, [fp, #-4]
   1b324:	ldr	r0, [r0, #16]
   1b328:	movw	r1, #32
   1b32c:	and	r1, r1, #255	; 0xff
   1b330:	str	r0, [sp, #8]
   1b334:	mov	r0, r1
   1b338:	ldr	r1, [sp, #8]
   1b33c:	blx	r1
   1b340:	b	1b308 <__assert_fail@plt+0x9d00>
   1b344:	b	1b36c <__assert_fail@plt+0x9d64>
   1b348:	ldr	r0, [fp, #-4]
   1b34c:	ldr	r0, [r0, #16]
   1b350:	movw	r1, #8532	; 0x2154
   1b354:	movt	r1, #4
   1b358:	ldrb	r1, [r1]
   1b35c:	str	r0, [sp, #4]
   1b360:	mov	r0, r1
   1b364:	ldr	r1, [sp, #4]
   1b368:	blx	r1
   1b36c:	b	1b3e8 <__assert_fail@plt+0x9de0>
   1b370:	ldr	r0, [fp, #-4]
   1b374:	ldr	r0, [r0, #16]
   1b378:	movw	r1, #8532	; 0x2154
   1b37c:	movt	r1, #4
   1b380:	ldrb	r1, [r1]
   1b384:	str	r0, [sp]
   1b388:	mov	r0, r1
   1b38c:	ldr	r1, [sp]
   1b390:	blx	r1
   1b394:	movw	r0, #8532	; 0x2154
   1b398:	movt	r0, #4
   1b39c:	ldrb	r0, [r0]
   1b3a0:	cmp	r0, #9
   1b3a4:	bne	1b3e4 <__assert_fail@plt+0x9ddc>
   1b3a8:	movw	r0, #8852	; 0x2294
   1b3ac:	movt	r0, #4
   1b3b0:	ldr	r0, [r0]
   1b3b4:	mov	r1, r0
   1b3b8:	movw	r2, #8524	; 0x214c
   1b3bc:	movt	r2, #4
   1b3c0:	ldr	r2, [r2]
   1b3c4:	mov	r3, r2
   1b3c8:	sdiv	ip, r0, r2
   1b3cc:	mls	r0, ip, r2, r0
   1b3d0:	sub	r0, r3, r0
   1b3d4:	add	r0, r1, r0
   1b3d8:	movw	r1, #8852	; 0x2294
   1b3dc:	movt	r1, #4
   1b3e0:	str	r0, [r1]
   1b3e4:	b	1b3e8 <__assert_fail@plt+0x9de0>
   1b3e8:	movw	r0, #8738	; 0x2222
   1b3ec:	movt	r0, #4
   1b3f0:	ldrb	r0, [r0]
   1b3f4:	tst	r0, #1
   1b3f8:	beq	1b430 <__assert_fail@plt+0x9e28>
   1b3fc:	movw	r0, #8722	; 0x2212
   1b400:	movt	r0, #4
   1b404:	ldrb	r0, [r0]
   1b408:	tst	r0, #1
   1b40c:	bne	1b430 <__assert_fail@plt+0x9e28>
   1b410:	movw	r0, #8768	; 0x2240
   1b414:	movt	r0, #4
   1b418:	ldr	r0, [r0]
   1b41c:	movw	r1, #8860	; 0x229c
   1b420:	movt	r1, #4
   1b424:	ldr	r2, [r1]
   1b428:	add	r0, r2, r0
   1b42c:	str	r0, [r1]
   1b430:	mov	sp, fp
   1b434:	pop	{fp, pc}
   1b438:	push	{fp, lr}
   1b43c:	mov	fp, sp
   1b440:	sub	sp, sp, #16
   1b444:	str	r0, [fp, #-4]
   1b448:	str	r1, [sp, #8]
   1b44c:	str	r2, [sp, #4]
   1b450:	ldr	r0, [sp, #8]
   1b454:	mvn	r1, #0
   1b458:	add	r1, r0, r1
   1b45c:	str	r1, [sp, #8]
   1b460:	cmp	r0, #0
   1b464:	beq	1b494 <__assert_fail@plt+0x9e8c>
   1b468:	ldr	r0, [fp, #-4]
   1b46c:	ldr	r0, [r0, #16]
   1b470:	ldr	r1, [sp, #4]
   1b474:	add	r2, r1, #1
   1b478:	str	r2, [sp, #4]
   1b47c:	ldrb	r1, [r1]
   1b480:	str	r0, [sp]
   1b484:	mov	r0, r1
   1b488:	ldr	r1, [sp]
   1b48c:	blx	r1
   1b490:	b	1b450 <__assert_fail@plt+0x9e48>
   1b494:	mov	sp, fp
   1b498:	pop	{fp, pc}
   1b49c:	push	{fp, lr}
   1b4a0:	mov	fp, sp
   1b4a4:	sub	sp, sp, #8
   1b4a8:	movw	r0, #8512	; 0x2140
   1b4ac:	movt	r0, #4
   1b4b0:	ldrb	r0, [r0]
   1b4b4:	tst	r0, #1
   1b4b8:	beq	1b584 <__assert_fail@plt+0x9f7c>
   1b4bc:	bl	1b804 <__assert_fail@plt+0xa1fc>
   1b4c0:	movw	lr, #8568	; 0x2178
   1b4c4:	movt	lr, #4
   1b4c8:	ldr	lr, [lr]
   1b4cc:	sub	lr, lr, #1
   1b4d0:	str	lr, [sp, #4]
   1b4d4:	movw	lr, #8788	; 0x2254
   1b4d8:	movt	lr, #4
   1b4dc:	ldr	lr, [lr]
   1b4e0:	str	lr, [sp]
   1b4e4:	ldr	r0, [sp, #4]
   1b4e8:	cmp	r0, #0
   1b4ec:	beq	1b520 <__assert_fail@plt+0x9f18>
   1b4f0:	ldr	r0, [sp]
   1b4f4:	ldr	r0, [r0, #24]
   1b4f8:	ldr	r1, [sp]
   1b4fc:	str	r0, [r1, #28]
   1b500:	ldr	r0, [sp, #4]
   1b504:	mvn	r1, #0
   1b508:	add	r0, r0, r1
   1b50c:	str	r0, [sp, #4]
   1b510:	ldr	r0, [sp]
   1b514:	add	r0, r0, #40	; 0x28
   1b518:	str	r0, [sp]
   1b51c:	b	1b4e4 <__assert_fail@plt+0x9edc>
   1b520:	movw	r0, #8705	; 0x2201
   1b524:	movt	r0, #4
   1b528:	ldrb	r0, [r0]
   1b52c:	tst	r0, #1
   1b530:	beq	1b548 <__assert_fail@plt+0x9f40>
   1b534:	ldr	r0, [sp]
   1b538:	ldr	r0, [r0, #24]
   1b53c:	ldr	r1, [sp]
   1b540:	str	r0, [r1, #28]
   1b544:	b	1b580 <__assert_fail@plt+0x9f78>
   1b548:	ldr	r0, [sp]
   1b54c:	ldr	r0, [r0, #8]
   1b550:	cmp	r0, #0
   1b554:	bne	1b570 <__assert_fail@plt+0x9f68>
   1b558:	movw	r0, #8764	; 0x223c
   1b55c:	movt	r0, #4
   1b560:	ldr	r0, [r0]
   1b564:	ldr	r1, [sp]
   1b568:	str	r0, [r1, #28]
   1b56c:	b	1b57c <__assert_fail@plt+0x9f74>
   1b570:	ldr	r0, [sp]
   1b574:	movw	r1, #0
   1b578:	str	r1, [r0, #28]
   1b57c:	b	1b580 <__assert_fail@plt+0x9f78>
   1b580:	b	1b60c <__assert_fail@plt+0xa004>
   1b584:	movw	r0, #8568	; 0x2178
   1b588:	movt	r0, #4
   1b58c:	ldr	r0, [r0]
   1b590:	str	r0, [sp, #4]
   1b594:	movw	r0, #8788	; 0x2254
   1b598:	movt	r0, #4
   1b59c:	ldr	r0, [r0]
   1b5a0:	str	r0, [sp]
   1b5a4:	ldr	r0, [sp, #4]
   1b5a8:	cmp	r0, #0
   1b5ac:	beq	1b608 <__assert_fail@plt+0xa000>
   1b5b0:	ldr	r0, [sp]
   1b5b4:	ldr	r0, [r0, #8]
   1b5b8:	cmp	r0, #0
   1b5bc:	bne	1b5d8 <__assert_fail@plt+0x9fd0>
   1b5c0:	movw	r0, #8764	; 0x223c
   1b5c4:	movt	r0, #4
   1b5c8:	ldr	r0, [r0]
   1b5cc:	ldr	r1, [sp]
   1b5d0:	str	r0, [r1, #28]
   1b5d4:	b	1b5e4 <__assert_fail@plt+0x9fdc>
   1b5d8:	ldr	r0, [sp]
   1b5dc:	movw	r1, #0
   1b5e0:	str	r1, [r0, #28]
   1b5e4:	b	1b5e8 <__assert_fail@plt+0x9fe0>
   1b5e8:	ldr	r0, [sp, #4]
   1b5ec:	mvn	r1, #0
   1b5f0:	add	r0, r0, r1
   1b5f4:	str	r0, [sp, #4]
   1b5f8:	ldr	r0, [sp]
   1b5fc:	add	r0, r0, #40	; 0x28
   1b600:	str	r0, [sp]
   1b604:	b	1b5a4 <__assert_fail@plt+0x9f9c>
   1b608:	b	1b60c <__assert_fail@plt+0xa004>
   1b60c:	mov	sp, fp
   1b610:	pop	{fp, pc}
   1b614:	sub	sp, sp, #12
   1b618:	movw	r0, #0
   1b61c:	str	r0, [sp]
   1b620:	movw	r1, #8788	; 0x2254
   1b624:	movt	r1, #4
   1b628:	ldr	r1, [r1]
   1b62c:	str	r1, [sp, #8]
   1b630:	str	r0, [sp, #4]
   1b634:	ldr	r0, [sp, #4]
   1b638:	movw	r1, #8568	; 0x2178
   1b63c:	movt	r1, #4
   1b640:	ldr	r1, [r1]
   1b644:	cmp	r0, r1
   1b648:	bcs	1b6cc <__assert_fail@plt+0xa0c4>
   1b64c:	ldr	r0, [sp, #8]
   1b650:	ldr	r0, [r0, #8]
   1b654:	cmp	r0, #0
   1b658:	beq	1b6a0 <__assert_fail@plt+0xa098>
   1b65c:	ldr	r0, [sp, #8]
   1b660:	ldr	r0, [r0, #8]
   1b664:	cmp	r0, #1
   1b668:	beq	1b6a0 <__assert_fail@plt+0xa098>
   1b66c:	movw	r0, #8512	; 0x2140
   1b670:	movt	r0, #4
   1b674:	ldrb	r0, [r0]
   1b678:	tst	r0, #1
   1b67c:	beq	1b6ac <__assert_fail@plt+0xa0a4>
   1b680:	ldr	r0, [sp, #8]
   1b684:	ldr	r0, [r0, #24]
   1b688:	cmp	r0, #0
   1b68c:	ble	1b6ac <__assert_fail@plt+0xa0a4>
   1b690:	ldr	r0, [sp, #8]
   1b694:	ldr	r0, [r0, #28]
   1b698:	cmp	r0, #0
   1b69c:	ble	1b6ac <__assert_fail@plt+0xa0a4>
   1b6a0:	ldr	r0, [sp]
   1b6a4:	add	r0, r0, #1
   1b6a8:	str	r0, [sp]
   1b6ac:	b	1b6b0 <__assert_fail@plt+0xa0a8>
   1b6b0:	ldr	r0, [sp, #8]
   1b6b4:	add	r0, r0, #40	; 0x28
   1b6b8:	str	r0, [sp, #8]
   1b6bc:	ldr	r0, [sp, #4]
   1b6c0:	add	r0, r0, #1
   1b6c4:	str	r0, [sp, #4]
   1b6c8:	b	1b634 <__assert_fail@plt+0xa02c>
   1b6cc:	ldr	r0, [sp]
   1b6d0:	add	sp, sp, #12
   1b6d4:	bx	lr
   1b6d8:	push	{fp, lr}
   1b6dc:	mov	fp, sp
   1b6e0:	sub	sp, sp, #16
   1b6e4:	str	r0, [fp, #-4]
   1b6e8:	ldr	r0, [fp, #-4]
   1b6ec:	ldr	r0, [r0]
   1b6f0:	str	r0, [sp, #4]
   1b6f4:	ldr	r0, [sp, #4]
   1b6f8:	bl	1138c <getc_unlocked@plt>
   1b6fc:	str	r0, [sp, #8]
   1b700:	cmp	r0, #10
   1b704:	beq	1b788 <__assert_fail@plt+0xa180>
   1b708:	ldr	r0, [sp, #8]
   1b70c:	cmp	r0, #12
   1b710:	bne	1b768 <__assert_fail@plt+0xa160>
   1b714:	ldr	r0, [sp, #4]
   1b718:	bl	1138c <getc_unlocked@plt>
   1b71c:	str	r0, [sp, #8]
   1b720:	cmp	r0, #10
   1b724:	beq	1b738 <__assert_fail@plt+0xa130>
   1b728:	ldr	r0, [sp, #8]
   1b72c:	ldr	r1, [sp, #4]
   1b730:	bl	114dc <ungetc@plt>
   1b734:	str	r0, [sp]
   1b738:	movw	r0, #8736	; 0x2220
   1b73c:	movt	r0, #4
   1b740:	ldrb	r0, [r0]
   1b744:	tst	r0, #1
   1b748:	beq	1b75c <__assert_fail@plt+0xa154>
   1b74c:	movw	r0, #8865	; 0x22a1
   1b750:	movt	r0, #4
   1b754:	movw	r1, #1
   1b758:	strb	r1, [r0]
   1b75c:	ldr	r0, [fp, #-4]
   1b760:	bl	19c8c <__assert_fail@plt+0x8684>
   1b764:	b	1b788 <__assert_fail@plt+0xa180>
   1b768:	ldr	r0, [sp, #8]
   1b76c:	cmn	r0, #1
   1b770:	bne	1b780 <__assert_fail@plt+0xa178>
   1b774:	ldr	r0, [fp, #-4]
   1b778:	bl	19d64 <__assert_fail@plt+0x875c>
   1b77c:	b	1b788 <__assert_fail@plt+0xa180>
   1b780:	b	1b784 <__assert_fail@plt+0xa17c>
   1b784:	b	1b6f4 <__assert_fail@plt+0xa0ec>
   1b788:	mov	sp, fp
   1b78c:	pop	{fp, pc}
   1b790:	push	{fp, lr}
   1b794:	mov	fp, sp
   1b798:	sub	sp, sp, #16
   1b79c:	str	r0, [fp, #-4]
   1b7a0:	movw	r0, #8713	; 0x2209
   1b7a4:	movt	r0, #4
   1b7a8:	ldrb	r0, [r0]
   1b7ac:	tst	r0, #1
   1b7b0:	beq	1b7c4 <__assert_fail@plt+0xa1bc>
   1b7b4:	movw	r0, #12
   1b7b8:	bl	115fc <putchar_unlocked@plt>
   1b7bc:	str	r0, [sp, #4]
   1b7c0:	b	1b7fc <__assert_fail@plt+0xa1f4>
   1b7c4:	ldr	r0, [fp, #-4]
   1b7c8:	str	r0, [sp, #8]
   1b7cc:	ldr	r0, [sp, #8]
   1b7d0:	cmp	r0, #0
   1b7d4:	beq	1b7f8 <__assert_fail@plt+0xa1f0>
   1b7d8:	movw	r0, #10
   1b7dc:	bl	115fc <putchar_unlocked@plt>
   1b7e0:	str	r0, [sp]
   1b7e4:	ldr	r0, [sp, #8]
   1b7e8:	mvn	r1, #0
   1b7ec:	add	r0, r0, r1
   1b7f0:	str	r0, [sp, #8]
   1b7f4:	b	1b7cc <__assert_fail@plt+0xa1c4>
   1b7f8:	b	1b7fc <__assert_fail@plt+0xa1f4>
   1b7fc:	mov	sp, fp
   1b800:	pop	{fp, pc}
   1b804:	push	{fp, lr}
   1b808:	mov	fp, sp
   1b80c:	sub	sp, sp, #32
   1b810:	movw	r0, #0
   1b814:	str	r0, [fp, #-12]
   1b818:	movw	r1, #8836	; 0x2284
   1b81c:	movt	r1, #4
   1b820:	str	r0, [r1]
   1b824:	str	r0, [sp, #16]
   1b828:	movw	r0, #8705	; 0x2201
   1b82c:	movt	r0, #4
   1b830:	ldrb	r0, [r0]
   1b834:	tst	r0, #1
   1b838:	beq	1b850 <__assert_fail@plt+0xa248>
   1b83c:	movw	r0, #8568	; 0x2178
   1b840:	movt	r0, #4
   1b844:	ldr	r0, [r0]
   1b848:	str	r0, [sp, #12]
   1b84c:	b	1b864 <__assert_fail@plt+0xa25c>
   1b850:	movw	r0, #8568	; 0x2178
   1b854:	movt	r0, #4
   1b858:	ldr	r0, [r0]
   1b85c:	sub	r0, r0, #1
   1b860:	str	r0, [sp, #12]
   1b864:	movw	r0, #1
   1b868:	str	r0, [fp, #-4]
   1b86c:	movw	r0, #8788	; 0x2254
   1b870:	movt	r0, #4
   1b874:	ldr	r0, [r0]
   1b878:	str	r0, [sp, #8]
   1b87c:	ldr	r0, [fp, #-4]
   1b880:	ldr	r1, [sp, #12]
   1b884:	cmp	r0, r1
   1b888:	bgt	1b8b4 <__assert_fail@plt+0xa2ac>
   1b88c:	ldr	r0, [sp, #8]
   1b890:	movw	r1, #0
   1b894:	str	r1, [r0, #24]
   1b898:	ldr	r0, [fp, #-4]
   1b89c:	add	r0, r0, #1
   1b8a0:	str	r0, [fp, #-4]
   1b8a4:	ldr	r0, [sp, #8]
   1b8a8:	add	r0, r0, #40	; 0x28
   1b8ac:	str	r0, [sp, #8]
   1b8b0:	b	1b87c <__assert_fail@plt+0xa274>
   1b8b4:	movw	r0, #1
   1b8b8:	str	r0, [fp, #-4]
   1b8bc:	movw	r0, #8788	; 0x2254
   1b8c0:	movt	r0, #4
   1b8c4:	ldr	r0, [r0]
   1b8c8:	str	r0, [sp, #8]
   1b8cc:	ldr	r0, [fp, #-4]
   1b8d0:	ldr	r1, [sp, #12]
   1b8d4:	cmp	r0, r1
   1b8d8:	movw	r0, #0
   1b8dc:	str	r0, [sp, #4]
   1b8e0:	bgt	1b900 <__assert_fail@plt+0xa2f8>
   1b8e4:	movw	r0, #8792	; 0x2258
   1b8e8:	movt	r0, #4
   1b8ec:	ldr	r0, [r0]
   1b8f0:	cmp	r0, #0
   1b8f4:	movw	r0, #0
   1b8f8:	movne	r0, #1
   1b8fc:	str	r0, [sp, #4]
   1b900:	ldr	r0, [sp, #4]
   1b904:	tst	r0, #1
   1b908:	beq	1ba64 <__assert_fail@plt+0xa45c>
   1b90c:	ldr	r0, [fp, #-12]
   1b910:	ldr	r1, [sp, #8]
   1b914:	str	r0, [r1, #20]
   1b918:	movw	r0, #8764	; 0x223c
   1b91c:	movt	r0, #4
   1b920:	ldr	r0, [r0]
   1b924:	str	r0, [fp, #-8]
   1b928:	ldr	r0, [fp, #-8]
   1b92c:	cmp	r0, #0
   1b930:	movw	r0, #0
   1b934:	str	r0, [sp]
   1b938:	beq	1b958 <__assert_fail@plt+0xa350>
   1b93c:	movw	r0, #8792	; 0x2258
   1b940:	movt	r0, #4
   1b944:	ldr	r0, [r0]
   1b948:	cmp	r0, #0
   1b94c:	movw	r0, #0
   1b950:	movne	r0, #1
   1b954:	str	r0, [sp]
   1b958:	ldr	r0, [sp]
   1b95c:	tst	r0, #1
   1b960:	beq	1ba44 <__assert_fail@plt+0xa43c>
   1b964:	ldr	r0, [sp, #8]
   1b968:	ldr	r0, [r0, #8]
   1b96c:	cmp	r0, #0
   1b970:	bne	1ba2c <__assert_fail@plt+0xa424>
   1b974:	movw	r0, #8860	; 0x229c
   1b978:	movt	r0, #4
   1b97c:	movw	r1, #0
   1b980:	str	r1, [r0]
   1b984:	ldr	r0, [sp, #8]
   1b988:	bl	1a320 <__assert_fail@plt+0x8d18>
   1b98c:	tst	r0, #1
   1b990:	bne	1b99c <__assert_fail@plt+0xa394>
   1b994:	ldr	r0, [sp, #8]
   1b998:	bl	1b6d8 <__assert_fail@plt+0xa0d0>
   1b99c:	ldr	r0, [sp, #8]
   1b9a0:	ldr	r0, [r0, #8]
   1b9a4:	cmp	r0, #0
   1b9a8:	beq	1b9c4 <__assert_fail@plt+0xa3bc>
   1b9ac:	ldr	r0, [sp, #16]
   1b9b0:	movw	r1, #8836	; 0x2284
   1b9b4:	movt	r1, #4
   1b9b8:	ldr	r1, [r1]
   1b9bc:	cmp	r0, r1
   1b9c0:	beq	1ba28 <__assert_fail@plt+0xa420>
   1b9c4:	ldr	r0, [sp, #8]
   1b9c8:	ldr	r1, [r0, #24]
   1b9cc:	add	r1, r1, #1
   1b9d0:	str	r1, [r0, #24]
   1b9d4:	ldr	r0, [sp, #16]
   1b9d8:	movw	r1, #8816	; 0x2270
   1b9dc:	movt	r1, #4
   1b9e0:	ldr	r1, [r1]
   1b9e4:	ldr	r2, [fp, #-12]
   1b9e8:	str	r0, [r1, r2, lsl #2]
   1b9ec:	movw	r0, #8860	; 0x229c
   1b9f0:	movt	r0, #4
   1b9f4:	ldr	r0, [r0]
   1b9f8:	movw	r1, #8820	; 0x2274
   1b9fc:	movt	r1, #4
   1ba00:	ldr	r1, [r1]
   1ba04:	ldr	r2, [fp, #-12]
   1ba08:	add	r3, r2, #1
   1ba0c:	str	r3, [fp, #-12]
   1ba10:	add	r1, r1, r2, lsl #2
   1ba14:	str	r0, [r1]
   1ba18:	movw	r0, #8836	; 0x2284
   1ba1c:	movt	r0, #4
   1ba20:	ldr	r0, [r0]
   1ba24:	str	r0, [sp, #16]
   1ba28:	b	1ba2c <__assert_fail@plt+0xa424>
   1ba2c:	b	1ba30 <__assert_fail@plt+0xa428>
   1ba30:	ldr	r0, [fp, #-8]
   1ba34:	mvn	r1, #0
   1ba38:	add	r0, r0, r1
   1ba3c:	str	r0, [fp, #-8]
   1ba40:	b	1b928 <__assert_fail@plt+0xa320>
   1ba44:	b	1ba48 <__assert_fail@plt+0xa440>
   1ba48:	ldr	r0, [fp, #-4]
   1ba4c:	add	r0, r0, #1
   1ba50:	str	r0, [fp, #-4]
   1ba54:	ldr	r0, [sp, #8]
   1ba58:	add	r0, r0, #40	; 0x28
   1ba5c:	str	r0, [sp, #8]
   1ba60:	b	1b8cc <__assert_fail@plt+0xa2c4>
   1ba64:	ldr	r0, [sp, #16]
   1ba68:	movw	r1, #8816	; 0x2270
   1ba6c:	movt	r1, #4
   1ba70:	ldr	r1, [r1]
   1ba74:	ldr	r2, [fp, #-12]
   1ba78:	add	r1, r1, r2, lsl #2
   1ba7c:	str	r0, [r1]
   1ba80:	movw	r0, #8705	; 0x2201
   1ba84:	movt	r0, #4
   1ba88:	ldrb	r0, [r0]
   1ba8c:	tst	r0, #1
   1ba90:	beq	1ba9c <__assert_fail@plt+0xa494>
   1ba94:	ldr	r0, [fp, #-12]
   1ba98:	bl	1baa4 <__assert_fail@plt+0xa49c>
   1ba9c:	mov	sp, fp
   1baa0:	pop	{fp, pc}
   1baa4:	sub	sp, sp, #20
   1baa8:	str	r0, [sp, #16]
   1baac:	movw	r0, #0
   1bab0:	str	r0, [sp]
   1bab4:	movw	r0, #1
   1bab8:	str	r0, [sp, #8]
   1babc:	movw	r0, #8788	; 0x2254
   1bac0:	movt	r0, #4
   1bac4:	ldr	r0, [r0]
   1bac8:	str	r0, [sp, #12]
   1bacc:	ldr	r0, [sp, #8]
   1bad0:	movw	r1, #8568	; 0x2178
   1bad4:	movt	r1, #4
   1bad8:	ldr	r1, [r1]
   1badc:	cmp	r0, r1
   1bae0:	bgt	1bb68 <__assert_fail@plt+0xa560>
   1bae4:	ldr	r0, [sp, #16]
   1bae8:	movw	r1, #8568	; 0x2178
   1baec:	movt	r1, #4
   1baf0:	ldr	r2, [r1]
   1baf4:	sdiv	r0, r0, r2
   1baf8:	str	r0, [sp, #4]
   1bafc:	ldr	r0, [sp, #8]
   1bb00:	ldr	r2, [sp, #16]
   1bb04:	ldr	r1, [r1]
   1bb08:	sdiv	r3, r2, r1
   1bb0c:	mls	r1, r3, r1, r2
   1bb10:	cmp	r0, r1
   1bb14:	bgt	1bb24 <__assert_fail@plt+0xa51c>
   1bb18:	ldr	r0, [sp, #4]
   1bb1c:	add	r0, r0, #1
   1bb20:	str	r0, [sp, #4]
   1bb24:	ldr	r0, [sp, #4]
   1bb28:	ldr	r1, [sp, #12]
   1bb2c:	str	r0, [r1, #24]
   1bb30:	ldr	r0, [sp]
   1bb34:	ldr	r1, [sp, #12]
   1bb38:	str	r0, [r1, #20]
   1bb3c:	ldr	r0, [sp, #4]
   1bb40:	ldr	r1, [sp]
   1bb44:	add	r0, r1, r0
   1bb48:	str	r0, [sp]
   1bb4c:	ldr	r0, [sp, #8]
   1bb50:	add	r0, r0, #1
   1bb54:	str	r0, [sp, #8]
   1bb58:	ldr	r0, [sp, #12]
   1bb5c:	add	r0, r0, #40	; 0x28
   1bb60:	str	r0, [sp, #12]
   1bb64:	b	1bacc <__assert_fail@plt+0xa4c4>
   1bb68:	add	sp, sp, #20
   1bb6c:	bx	lr
   1bb70:	sub	sp, sp, #4
   1bb74:	str	r0, [sp]
   1bb78:	ldr	r0, [sp]
   1bb7c:	movw	r1, #8868	; 0x22a4
   1bb80:	movt	r1, #4
   1bb84:	str	r0, [r1]
   1bb88:	add	sp, sp, #4
   1bb8c:	bx	lr
   1bb90:	sub	sp, sp, #4
   1bb94:	and	r0, r0, #1
   1bb98:	strb	r0, [sp, #3]
   1bb9c:	ldrb	r0, [sp, #3]
   1bba0:	and	r0, r0, #1
   1bba4:	movw	r1, #8872	; 0x22a8
   1bba8:	movt	r1, #4
   1bbac:	strb	r0, [r1]
   1bbb0:	add	sp, sp, #4
   1bbb4:	bx	lr
   1bbb8:	push	{fp, lr}
   1bbbc:	mov	fp, sp
   1bbc0:	sub	sp, sp, #24
   1bbc4:	movw	r0, #8684	; 0x21ec
   1bbc8:	movt	r0, #4
   1bbcc:	ldr	r0, [r0]
   1bbd0:	bl	2d574 <__assert_fail@plt+0x1bf6c>
   1bbd4:	cmp	r0, #0
   1bbd8:	beq	1bca8 <__assert_fail@plt+0xa6a0>
   1bbdc:	movw	r0, #8872	; 0x22a8
   1bbe0:	movt	r0, #4
   1bbe4:	ldrb	r0, [r0]
   1bbe8:	tst	r0, #1
   1bbec:	beq	1bc00 <__assert_fail@plt+0xa5f8>
   1bbf0:	bl	114e8 <__errno_location@plt>
   1bbf4:	ldr	r0, [r0]
   1bbf8:	cmp	r0, #32
   1bbfc:	beq	1bca8 <__assert_fail@plt+0xa6a0>
   1bc00:	movw	r0, #4319	; 0x10df
   1bc04:	movt	r0, #3
   1bc08:	bl	114a0 <gettext@plt>
   1bc0c:	str	r0, [fp, #-4]
   1bc10:	movw	r0, #8868	; 0x22a4
   1bc14:	movt	r0, #4
   1bc18:	ldr	r0, [r0]
   1bc1c:	movw	lr, #0
   1bc20:	cmp	r0, lr
   1bc24:	beq	1bc7c <__assert_fail@plt+0xa674>
   1bc28:	bl	114e8 <__errno_location@plt>
   1bc2c:	ldr	r1, [r0]
   1bc30:	movw	r0, #8868	; 0x22a4
   1bc34:	movt	r0, #4
   1bc38:	ldr	r0, [r0]
   1bc3c:	str	r1, [fp, #-8]
   1bc40:	bl	226cc <__assert_fail@plt+0x110c4>
   1bc44:	ldr	r1, [fp, #-4]
   1bc48:	movw	lr, #0
   1bc4c:	str	r0, [sp, #12]
   1bc50:	mov	r0, lr
   1bc54:	ldr	lr, [fp, #-8]
   1bc58:	str	r1, [sp, #8]
   1bc5c:	mov	r1, lr
   1bc60:	movw	r2, #4331	; 0x10eb
   1bc64:	movt	r2, #3
   1bc68:	ldr	r3, [sp, #12]
   1bc6c:	ldr	ip, [sp, #8]
   1bc70:	str	ip, [sp]
   1bc74:	bl	11428 <error@plt>
   1bc78:	b	1bc98 <__assert_fail@plt+0xa690>
   1bc7c:	bl	114e8 <__errno_location@plt>
   1bc80:	ldr	r1, [r0]
   1bc84:	ldr	r3, [fp, #-4]
   1bc88:	movw	r0, #0
   1bc8c:	movw	r2, #4335	; 0x10ef
   1bc90:	movt	r2, #3
   1bc94:	bl	11428 <error@plt>
   1bc98:	movw	r0, #8588	; 0x218c
   1bc9c:	movt	r0, #4
   1bca0:	ldr	r0, [r0]
   1bca4:	bl	11350 <_exit@plt>
   1bca8:	movw	r0, #8672	; 0x21e0
   1bcac:	movt	r0, #4
   1bcb0:	ldr	r0, [r0]
   1bcb4:	bl	2d574 <__assert_fail@plt+0x1bf6c>
   1bcb8:	cmp	r0, #0
   1bcbc:	beq	1bcd0 <__assert_fail@plt+0xa6c8>
   1bcc0:	movw	r0, #8588	; 0x218c
   1bcc4:	movt	r0, #4
   1bcc8:	ldr	r0, [r0]
   1bccc:	bl	11350 <_exit@plt>
   1bcd0:	mov	sp, fp
   1bcd4:	pop	{fp, pc}
   1bcd8:	push	{r4, r5, fp, lr}
   1bcdc:	add	fp, sp, #8
   1bce0:	sub	sp, sp, #48	; 0x30
   1bce4:	ldr	r1, [fp, #12]
   1bce8:	ldr	ip, [fp, #8]
   1bcec:	ldr	lr, [fp, #16]
   1bcf0:	str	r0, [fp, #-12]
   1bcf4:	str	r3, [fp, #-20]	; 0xffffffec
   1bcf8:	str	r2, [fp, #-24]	; 0xffffffe8
   1bcfc:	str	r1, [sp, #28]
   1bd00:	str	ip, [sp, #24]
   1bd04:	ldr	r0, [fp, #-12]
   1bd08:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd10:	ldr	r1, [sp, #24]
   1bd14:	ldr	ip, [sp, #28]
   1bd18:	ldr	r4, [fp, #16]
   1bd1c:	mov	r5, sp
   1bd20:	str	r4, [r5, #8]
   1bd24:	str	ip, [r5, #4]
   1bd28:	str	r1, [r5]
   1bd2c:	str	lr, [sp, #20]
   1bd30:	bl	112fc <posix_fadvise64@plt>
   1bd34:	str	r0, [sp, #16]
   1bd38:	sub	sp, fp, #8
   1bd3c:	pop	{r4, r5, fp, pc}
   1bd40:	push	{fp, lr}
   1bd44:	mov	fp, sp
   1bd48:	sub	sp, sp, #24
   1bd4c:	str	r0, [fp, #-4]
   1bd50:	str	r1, [fp, #-8]
   1bd54:	ldr	r0, [fp, #-4]
   1bd58:	movw	r1, #0
   1bd5c:	cmp	r0, r1
   1bd60:	beq	1bd90 <__assert_fail@plt+0xa788>
   1bd64:	ldr	r0, [fp, #-4]
   1bd68:	bl	1150c <fileno@plt>
   1bd6c:	ldr	lr, [fp, #-8]
   1bd70:	mov	r1, sp
   1bd74:	str	lr, [r1, #8]
   1bd78:	mov	lr, #0
   1bd7c:	str	lr, [r1, #4]
   1bd80:	str	lr, [r1]
   1bd84:	mov	r2, lr
   1bd88:	mov	r3, lr
   1bd8c:	bl	1bcd8 <__assert_fail@plt+0xa6d0>
   1bd90:	mov	sp, fp
   1bd94:	pop	{fp, pc}
   1bd98:	push	{fp, lr}
   1bd9c:	mov	fp, sp
   1bda0:	sub	sp, sp, #32
   1bda4:	str	r0, [fp, #-8]
   1bda8:	movw	r0, #0
   1bdac:	str	r0, [fp, #-12]
   1bdb0:	str	r0, [sp, #12]
   1bdb4:	ldr	r0, [fp, #-8]
   1bdb8:	bl	1150c <fileno@plt>
   1bdbc:	str	r0, [sp, #16]
   1bdc0:	ldr	r0, [sp, #16]
   1bdc4:	cmp	r0, #0
   1bdc8:	bge	1bddc <__assert_fail@plt+0xa7d4>
   1bdcc:	ldr	r0, [fp, #-8]
   1bdd0:	bl	11530 <fclose@plt>
   1bdd4:	str	r0, [fp, #-4]
   1bdd8:	b	1be78 <__assert_fail@plt+0xa870>
   1bddc:	ldr	r0, [fp, #-8]
   1bde0:	bl	11464 <__freading@plt>
   1bde4:	cmp	r0, #0
   1bde8:	beq	1be20 <__assert_fail@plt+0xa818>
   1bdec:	ldr	r0, [fp, #-8]
   1bdf0:	bl	1150c <fileno@plt>
   1bdf4:	mov	lr, sp
   1bdf8:	mov	r1, #1
   1bdfc:	str	r1, [lr]
   1be00:	mov	r1, #0
   1be04:	mov	r2, r1
   1be08:	mov	r3, r1
   1be0c:	bl	113ec <lseek64@plt>
   1be10:	and	r0, r0, r1
   1be14:	cmn	r0, #1
   1be18:	beq	1be3c <__assert_fail@plt+0xa834>
   1be1c:	b	1be20 <__assert_fail@plt+0xa818>
   1be20:	ldr	r0, [fp, #-8]
   1be24:	bl	1be84 <__assert_fail@plt+0xa87c>
   1be28:	cmp	r0, #0
   1be2c:	beq	1be3c <__assert_fail@plt+0xa834>
   1be30:	bl	114e8 <__errno_location@plt>
   1be34:	ldr	r0, [r0]
   1be38:	str	r0, [fp, #-12]
   1be3c:	ldr	r0, [fp, #-8]
   1be40:	bl	11530 <fclose@plt>
   1be44:	str	r0, [sp, #12]
   1be48:	ldr	r0, [fp, #-12]
   1be4c:	cmp	r0, #0
   1be50:	beq	1be70 <__assert_fail@plt+0xa868>
   1be54:	ldr	r0, [fp, #-12]
   1be58:	str	r0, [sp, #8]
   1be5c:	bl	114e8 <__errno_location@plt>
   1be60:	ldr	lr, [sp, #8]
   1be64:	str	lr, [r0]
   1be68:	mvn	r0, #0
   1be6c:	str	r0, [sp, #12]
   1be70:	ldr	r0, [sp, #12]
   1be74:	str	r0, [fp, #-4]
   1be78:	ldr	r0, [fp, #-4]
   1be7c:	mov	sp, fp
   1be80:	pop	{fp, pc}
   1be84:	push	{fp, lr}
   1be88:	mov	fp, sp
   1be8c:	sub	sp, sp, #8
   1be90:	str	r0, [sp]
   1be94:	ldr	r0, [sp]
   1be98:	movw	r1, #0
   1be9c:	cmp	r0, r1
   1bea0:	beq	1beb4 <__assert_fail@plt+0xa8ac>
   1bea4:	ldr	r0, [sp]
   1bea8:	bl	11464 <__freading@plt>
   1beac:	cmp	r0, #0
   1beb0:	bne	1bec4 <__assert_fail@plt+0xa8bc>
   1beb4:	ldr	r0, [sp]
   1beb8:	bl	11320 <fflush@plt>
   1bebc:	str	r0, [sp, #4]
   1bec0:	b	1bed8 <__assert_fail@plt+0xa8d0>
   1bec4:	ldr	r0, [sp]
   1bec8:	bl	1bee4 <__assert_fail@plt+0xa8dc>
   1becc:	ldr	r0, [sp]
   1bed0:	bl	11320 <fflush@plt>
   1bed4:	str	r0, [sp, #4]
   1bed8:	ldr	r0, [sp, #4]
   1bedc:	mov	sp, fp
   1bee0:	pop	{fp, pc}
   1bee4:	push	{fp, lr}
   1bee8:	mov	fp, sp
   1beec:	sub	sp, sp, #16
   1bef0:	str	r0, [fp, #-4]
   1bef4:	ldr	r0, [fp, #-4]
   1bef8:	ldr	r0, [r0]
   1befc:	and	r0, r0, #256	; 0x100
   1bf00:	cmp	r0, #0
   1bf04:	beq	1bf2c <__assert_fail@plt+0xa924>
   1bf08:	ldr	r0, [fp, #-4]
   1bf0c:	mov	r1, sp
   1bf10:	mov	r2, #1
   1bf14:	str	r2, [r1]
   1bf18:	mov	r1, #0
   1bf1c:	mov	r2, r1
   1bf20:	mov	r3, r1
   1bf24:	bl	1c0a0 <__assert_fail@plt+0xaa98>
   1bf28:	str	r0, [sp, #8]
   1bf2c:	mov	sp, fp
   1bf30:	pop	{fp, pc}
   1bf34:	push	{fp, lr}
   1bf38:	mov	fp, sp
   1bf3c:	sub	sp, sp, #48	; 0x30
   1bf40:	str	r0, [fp, #-8]
   1bf44:	str	r1, [fp, #-12]
   1bf48:	ldr	r0, [fp, #-8]
   1bf4c:	ldr	r1, [fp, #-12]
   1bf50:	bl	115a8 <fopen64@plt>
   1bf54:	str	r0, [fp, #-16]
   1bf58:	ldr	r0, [fp, #-16]
   1bf5c:	movw	r1, #0
   1bf60:	cmp	r0, r1
   1bf64:	beq	1c04c <__assert_fail@plt+0xaa44>
   1bf68:	ldr	r0, [fp, #-16]
   1bf6c:	bl	1150c <fileno@plt>
   1bf70:	str	r0, [fp, #-20]	; 0xffffffec
   1bf74:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bf78:	movw	lr, #0
   1bf7c:	cmp	lr, r0
   1bf80:	bgt	1c048 <__assert_fail@plt+0xaa40>
   1bf84:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bf88:	cmp	r0, #2
   1bf8c:	bgt	1c048 <__assert_fail@plt+0xaa40>
   1bf90:	ldr	r0, [fp, #-20]	; 0xffffffec
   1bf94:	bl	23538 <__assert_fail@plt+0x11f30>
   1bf98:	str	r0, [sp, #24]
   1bf9c:	ldr	r0, [sp, #24]
   1bfa0:	cmp	r0, #0
   1bfa4:	bge	1bfe0 <__assert_fail@plt+0xa9d8>
   1bfa8:	bl	114e8 <__errno_location@plt>
   1bfac:	ldr	r0, [r0]
   1bfb0:	str	r0, [sp, #20]
   1bfb4:	ldr	r0, [fp, #-16]
   1bfb8:	bl	1bd98 <__assert_fail@plt+0xa790>
   1bfbc:	ldr	lr, [sp, #20]
   1bfc0:	str	r0, [sp, #12]
   1bfc4:	str	lr, [sp, #8]
   1bfc8:	bl	114e8 <__errno_location@plt>
   1bfcc:	ldr	lr, [sp, #8]
   1bfd0:	str	lr, [r0]
   1bfd4:	movw	r0, #0
   1bfd8:	str	r0, [fp, #-4]
   1bfdc:	b	1c054 <__assert_fail@plt+0xaa4c>
   1bfe0:	ldr	r0, [fp, #-16]
   1bfe4:	bl	1bd98 <__assert_fail@plt+0xa790>
   1bfe8:	cmp	r0, #0
   1bfec:	bne	1c00c <__assert_fail@plt+0xaa04>
   1bff0:	ldr	r0, [sp, #24]
   1bff4:	ldr	r1, [fp, #-12]
   1bff8:	bl	112a8 <fdopen@plt>
   1bffc:	str	r0, [fp, #-16]
   1c000:	movw	r1, #0
   1c004:	cmp	r0, r1
   1c008:	bne	1c044 <__assert_fail@plt+0xaa3c>
   1c00c:	bl	114e8 <__errno_location@plt>
   1c010:	ldr	r0, [r0]
   1c014:	str	r0, [sp, #16]
   1c018:	ldr	r0, [sp, #24]
   1c01c:	bl	115f0 <close@plt>
   1c020:	ldr	lr, [sp, #16]
   1c024:	str	r0, [sp, #4]
   1c028:	str	lr, [sp]
   1c02c:	bl	114e8 <__errno_location@plt>
   1c030:	ldr	lr, [sp]
   1c034:	str	lr, [r0]
   1c038:	movw	r0, #0
   1c03c:	str	r0, [fp, #-4]
   1c040:	b	1c054 <__assert_fail@plt+0xaa4c>
   1c044:	b	1c048 <__assert_fail@plt+0xaa40>
   1c048:	b	1c04c <__assert_fail@plt+0xaa44>
   1c04c:	ldr	r0, [fp, #-16]
   1c050:	str	r0, [fp, #-4]
   1c054:	ldr	r0, [fp, #-4]
   1c058:	mov	sp, fp
   1c05c:	pop	{fp, pc}
   1c060:	push	{fp, lr}
   1c064:	mov	fp, sp
   1c068:	sub	sp, sp, #16
   1c06c:	str	r0, [fp, #-4]
   1c070:	bl	114e8 <__errno_location@plt>
   1c074:	ldr	r0, [r0]
   1c078:	str	r0, [sp, #8]
   1c07c:	ldr	r0, [fp, #-4]
   1c080:	bl	11338 <free@plt>
   1c084:	ldr	r0, [sp, #8]
   1c088:	str	r0, [sp, #4]
   1c08c:	bl	114e8 <__errno_location@plt>
   1c090:	ldr	lr, [sp, #4]
   1c094:	str	lr, [r0]
   1c098:	mov	sp, fp
   1c09c:	pop	{fp, pc}
   1c0a0:	push	{fp, lr}
   1c0a4:	mov	fp, sp
   1c0a8:	sub	sp, sp, #32
   1c0ac:	ldr	r1, [fp, #8]
   1c0b0:	str	r0, [fp, #-8]
   1c0b4:	str	r3, [sp, #20]
   1c0b8:	str	r2, [sp, #16]
   1c0bc:	ldr	r0, [fp, #-8]
   1c0c0:	ldr	r0, [r0, #8]
   1c0c4:	ldr	r2, [fp, #-8]
   1c0c8:	ldr	r2, [r2, #4]
   1c0cc:	cmp	r0, r2
   1c0d0:	str	r1, [sp, #4]
   1c0d4:	bne	1c180 <__assert_fail@plt+0xab78>
   1c0d8:	ldr	r0, [fp, #-8]
   1c0dc:	ldr	r0, [r0, #20]
   1c0e0:	ldr	r1, [fp, #-8]
   1c0e4:	ldr	r1, [r1, #16]
   1c0e8:	cmp	r0, r1
   1c0ec:	bne	1c180 <__assert_fail@plt+0xab78>
   1c0f0:	ldr	r0, [fp, #-8]
   1c0f4:	ldr	r0, [r0, #36]	; 0x24
   1c0f8:	movw	r1, #0
   1c0fc:	cmp	r0, r1
   1c100:	bne	1c180 <__assert_fail@plt+0xab78>
   1c104:	ldr	r0, [fp, #-8]
   1c108:	bl	1150c <fileno@plt>
   1c10c:	ldr	r2, [sp, #16]
   1c110:	ldr	r3, [sp, #20]
   1c114:	ldr	lr, [fp, #8]
   1c118:	mov	r1, sp
   1c11c:	str	lr, [r1]
   1c120:	bl	113ec <lseek64@plt>
   1c124:	str	r1, [sp, #12]
   1c128:	str	r0, [sp, #8]
   1c12c:	ldr	r0, [sp, #8]
   1c130:	ldr	r1, [sp, #12]
   1c134:	and	r0, r0, r1
   1c138:	cmn	r0, #1
   1c13c:	bne	1c150 <__assert_fail@plt+0xab48>
   1c140:	b	1c144 <__assert_fail@plt+0xab3c>
   1c144:	mvn	r0, #0
   1c148:	str	r0, [fp, #-4]
   1c14c:	b	1c1a0 <__assert_fail@plt+0xab98>
   1c150:	ldr	r0, [fp, #-8]
   1c154:	ldr	r1, [r0]
   1c158:	bic	r1, r1, #16
   1c15c:	str	r1, [r0]
   1c160:	ldr	r0, [sp, #8]
   1c164:	ldr	r1, [sp, #12]
   1c168:	ldr	r2, [fp, #-8]
   1c16c:	str	r1, [r2, #84]	; 0x54
   1c170:	str	r0, [r2, #80]	; 0x50
   1c174:	movw	r0, #0
   1c178:	str	r0, [fp, #-4]
   1c17c:	b	1c1a0 <__assert_fail@plt+0xab98>
   1c180:	ldr	r0, [fp, #-8]
   1c184:	ldr	r2, [sp, #16]
   1c188:	ldr	r3, [sp, #20]
   1c18c:	ldr	r1, [fp, #8]
   1c190:	mov	ip, sp
   1c194:	str	r1, [ip]
   1c198:	bl	1153c <fseeko64@plt>
   1c19c:	str	r0, [fp, #-4]
   1c1a0:	ldr	r0, [fp, #-4]
   1c1a4:	mov	sp, fp
   1c1a8:	pop	{fp, pc}
   1c1ac:	push	{fp, lr}
   1c1b0:	mov	fp, sp
   1c1b4:	sub	sp, sp, #8
   1c1b8:	str	r0, [sp, #4]
   1c1bc:	ldr	r1, [sp, #4]
   1c1c0:	movw	r0, #0
   1c1c4:	bl	11344 <clock_gettime@plt>
   1c1c8:	str	r0, [sp]
   1c1cc:	mov	sp, fp
   1c1d0:	pop	{fp, pc}
   1c1d4:	push	{fp, lr}
   1c1d8:	mov	fp, sp
   1c1dc:	bl	1c1ac <__assert_fail@plt+0xaba4>
   1c1e0:	pop	{fp, pc}
   1c1e4:	push	{r4, r5, fp, lr}
   1c1e8:	add	fp, sp, #8
   1c1ec:	sub	sp, sp, #272	; 0x110
   1c1f0:	add	r1, sp, #7
   1c1f4:	str	r0, [fp, #-16]
   1c1f8:	ldr	r0, [fp, #-16]
   1c1fc:	movw	r2, #257	; 0x101
   1c200:	bl	22aa0 <__assert_fail@plt+0x11498>
   1c204:	cmp	r0, #0
   1c208:	beq	1c21c <__assert_fail@plt+0xac14>
   1c20c:	movw	r0, #0
   1c210:	and	r0, r0, #1
   1c214:	strb	r0, [fp, #-9]
   1c218:	b	1c270 <__assert_fail@plt+0xac68>
   1c21c:	add	r0, sp, #7
   1c220:	movw	r1, #4338	; 0x10f2
   1c224:	movt	r1, #3
   1c228:	bl	112e4 <strcmp@plt>
   1c22c:	cmp	r0, #0
   1c230:	movw	r0, #1
   1c234:	str	r0, [sp]
   1c238:	beq	1c25c <__assert_fail@plt+0xac54>
   1c23c:	add	r0, sp, #7
   1c240:	movw	r1, #4340	; 0x10f4
   1c244:	movt	r1, #3
   1c248:	bl	112e4 <strcmp@plt>
   1c24c:	cmp	r0, #0
   1c250:	movw	r0, #0
   1c254:	moveq	r0, #1
   1c258:	str	r0, [sp]
   1c25c:	ldr	r0, [sp]
   1c260:	mvn	r1, #0
   1c264:	eor	r0, r0, r1
   1c268:	and	r0, r0, #1
   1c26c:	strb	r0, [fp, #-9]
   1c270:	ldrb	r0, [fp, #-9]
   1c274:	and	r0, r0, #1
   1c278:	sub	sp, fp, #8
   1c27c:	pop	{r4, r5, fp, pc}
   1c280:	push	{fp, lr}
   1c284:	mov	fp, sp
   1c288:	sub	sp, sp, #32
   1c28c:	str	r0, [fp, #-8]
   1c290:	str	r1, [fp, #-4]
   1c294:	str	r2, [fp, #-12]
   1c298:	ldr	r0, [fp, #-12]
   1c29c:	add	r0, r0, #20
   1c2a0:	str	r0, [sp, #16]
   1c2a4:	ldr	r0, [sp, #16]
   1c2a8:	mov	r1, #0
   1c2ac:	strb	r1, [r0]
   1c2b0:	ldr	r0, [fp, #-4]
   1c2b4:	cmn	r0, #1
   1c2b8:	bgt	1c348 <__assert_fail@plt+0xad40>
   1c2bc:	b	1c2c0 <__assert_fail@plt+0xacb8>
   1c2c0:	b	1c2c4 <__assert_fail@plt+0xacbc>
   1c2c4:	ldr	r0, [fp, #-8]
   1c2c8:	ldr	r1, [fp, #-4]
   1c2cc:	mov	r2, #10
   1c2d0:	mov	r3, #0
   1c2d4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1c2d8:	rsb	r2, r2, #48	; 0x30
   1c2dc:	ldr	r3, [sp, #16]
   1c2e0:	mvn	lr, #0
   1c2e4:	add	ip, r3, lr
   1c2e8:	str	ip, [sp, #16]
   1c2ec:	add	r3, r3, lr
   1c2f0:	strb	r2, [r3]
   1c2f4:	str	r0, [sp, #12]
   1c2f8:	str	r1, [sp, #8]
   1c2fc:	ldr	r0, [fp, #-8]
   1c300:	ldr	r1, [fp, #-4]
   1c304:	mov	r2, #10
   1c308:	mov	r3, #0
   1c30c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1c310:	str	r1, [fp, #-4]
   1c314:	str	r0, [fp, #-8]
   1c318:	orr	r0, r0, r1
   1c31c:	cmp	r0, #0
   1c320:	bne	1c2c4 <__assert_fail@plt+0xacbc>
   1c324:	b	1c328 <__assert_fail@plt+0xad20>
   1c328:	ldr	r0, [sp, #16]
   1c32c:	mvn	r1, #0
   1c330:	add	r2, r0, r1
   1c334:	str	r2, [sp, #16]
   1c338:	add	r0, r0, r1
   1c33c:	movw	r1, #45	; 0x2d
   1c340:	strb	r1, [r0]
   1c344:	b	1c3b4 <__assert_fail@plt+0xadac>
   1c348:	b	1c34c <__assert_fail@plt+0xad44>
   1c34c:	ldr	r0, [fp, #-8]
   1c350:	ldr	r1, [fp, #-4]
   1c354:	mov	r2, #10
   1c358:	mov	r3, #0
   1c35c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1c360:	add	r2, r2, #48	; 0x30
   1c364:	ldr	r3, [sp, #16]
   1c368:	mvn	lr, #0
   1c36c:	add	ip, r3, lr
   1c370:	str	ip, [sp, #16]
   1c374:	add	r3, r3, lr
   1c378:	strb	r2, [r3]
   1c37c:	str	r0, [sp, #4]
   1c380:	str	r1, [sp]
   1c384:	ldr	r0, [fp, #-8]
   1c388:	ldr	r1, [fp, #-4]
   1c38c:	mov	r2, #10
   1c390:	mov	r3, #0
   1c394:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1c398:	str	r1, [fp, #-4]
   1c39c:	str	r0, [fp, #-8]
   1c3a0:	orr	r0, r0, r1
   1c3a4:	cmp	r0, #0
   1c3a8:	bne	1c34c <__assert_fail@plt+0xad44>
   1c3ac:	b	1c3b0 <__assert_fail@plt+0xada8>
   1c3b0:	b	1c3b4 <__assert_fail@plt+0xadac>
   1c3b4:	ldr	r0, [sp, #16]
   1c3b8:	mov	sp, fp
   1c3bc:	pop	{fp, pc}
   1c3c0:	push	{fp, lr}
   1c3c4:	mov	fp, sp
   1c3c8:	sub	sp, sp, #16
   1c3cc:	str	r0, [fp, #-4]
   1c3d0:	str	r1, [sp, #8]
   1c3d4:	ldr	r0, [fp, #-4]
   1c3d8:	ldr	r1, [fp, #-4]
   1c3dc:	str	r0, [sp, #4]
   1c3e0:	mov	r0, r1
   1c3e4:	bl	114ac <strlen@plt>
   1c3e8:	ldr	r2, [sp, #8]
   1c3ec:	ldr	r1, [sp, #4]
   1c3f0:	str	r0, [sp]
   1c3f4:	mov	r0, r1
   1c3f8:	ldr	r1, [sp]
   1c3fc:	bl	1c408 <__assert_fail@plt+0xae00>
   1c400:	mov	sp, fp
   1c404:	pop	{fp, pc}
   1c408:	push	{fp, lr}
   1c40c:	mov	fp, sp
   1c410:	sub	sp, sp, #64	; 0x40
   1c414:	str	r0, [fp, #-8]
   1c418:	str	r1, [fp, #-12]
   1c41c:	str	r2, [fp, #-16]
   1c420:	ldr	r0, [fp, #-8]
   1c424:	str	r0, [fp, #-20]	; 0xffffffec
   1c428:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c42c:	ldr	r1, [fp, #-12]
   1c430:	add	r0, r0, r1
   1c434:	str	r0, [fp, #-24]	; 0xffffffe8
   1c438:	movw	r0, #0
   1c43c:	str	r0, [fp, #-28]	; 0xffffffe4
   1c440:	bl	113f8 <__ctype_get_mb_cur_max@plt>
   1c444:	cmp	r0, #1
   1c448:	bls	1c7d0 <__assert_fail@plt+0xb1c8>
   1c44c:	b	1c450 <__assert_fail@plt+0xae48>
   1c450:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c454:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c458:	cmp	r0, r1
   1c45c:	bcs	1c7c4 <__assert_fail@plt+0xb1bc>
   1c460:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c464:	ldrb	r0, [r0]
   1c468:	sub	r0, r0, #32
   1c46c:	cmp	r0, #94	; 0x5e
   1c470:	str	r0, [sp, #8]
   1c474:	bhi	1c620 <__assert_fail@plt+0xb018>
   1c478:	add	r0, pc, #8
   1c47c:	ldr	r1, [sp, #8]
   1c480:	ldr	r0, [r0, r1, lsl #2]
   1c484:	mov	pc, r0
   1c488:	andeq	ip, r1, r4, lsl #12
   1c48c:	andeq	ip, r1, r4, lsl #12
   1c490:	andeq	ip, r1, r4, lsl #12
   1c494:	andeq	ip, r1, r4, lsl #12
   1c498:	andeq	ip, r1, r0, lsr #12
   1c49c:	andeq	ip, r1, r4, lsl #12
   1c4a0:	andeq	ip, r1, r4, lsl #12
   1c4a4:	andeq	ip, r1, r4, lsl #12
   1c4a8:	andeq	ip, r1, r4, lsl #12
   1c4ac:	andeq	ip, r1, r4, lsl #12
   1c4b0:	andeq	ip, r1, r4, lsl #12
   1c4b4:	andeq	ip, r1, r4, lsl #12
   1c4b8:	andeq	ip, r1, r4, lsl #12
   1c4bc:	andeq	ip, r1, r4, lsl #12
   1c4c0:	andeq	ip, r1, r4, lsl #12
   1c4c4:	andeq	ip, r1, r4, lsl #12
   1c4c8:	andeq	ip, r1, r4, lsl #12
   1c4cc:	andeq	ip, r1, r4, lsl #12
   1c4d0:	andeq	ip, r1, r4, lsl #12
   1c4d4:	andeq	ip, r1, r4, lsl #12
   1c4d8:	andeq	ip, r1, r4, lsl #12
   1c4dc:	andeq	ip, r1, r4, lsl #12
   1c4e0:	andeq	ip, r1, r4, lsl #12
   1c4e4:	andeq	ip, r1, r4, lsl #12
   1c4e8:	andeq	ip, r1, r4, lsl #12
   1c4ec:	andeq	ip, r1, r4, lsl #12
   1c4f0:	andeq	ip, r1, r4, lsl #12
   1c4f4:	andeq	ip, r1, r4, lsl #12
   1c4f8:	andeq	ip, r1, r4, lsl #12
   1c4fc:	andeq	ip, r1, r4, lsl #12
   1c500:	andeq	ip, r1, r4, lsl #12
   1c504:	andeq	ip, r1, r4, lsl #12
   1c508:	andeq	ip, r1, r0, lsr #12
   1c50c:	andeq	ip, r1, r4, lsl #12
   1c510:	andeq	ip, r1, r4, lsl #12
   1c514:	andeq	ip, r1, r4, lsl #12
   1c518:	andeq	ip, r1, r4, lsl #12
   1c51c:	andeq	ip, r1, r4, lsl #12
   1c520:	andeq	ip, r1, r4, lsl #12
   1c524:	andeq	ip, r1, r4, lsl #12
   1c528:	andeq	ip, r1, r4, lsl #12
   1c52c:	andeq	ip, r1, r4, lsl #12
   1c530:	andeq	ip, r1, r4, lsl #12
   1c534:	andeq	ip, r1, r4, lsl #12
   1c538:	andeq	ip, r1, r4, lsl #12
   1c53c:	andeq	ip, r1, r4, lsl #12
   1c540:	andeq	ip, r1, r4, lsl #12
   1c544:	andeq	ip, r1, r4, lsl #12
   1c548:	andeq	ip, r1, r4, lsl #12
   1c54c:	andeq	ip, r1, r4, lsl #12
   1c550:	andeq	ip, r1, r4, lsl #12
   1c554:	andeq	ip, r1, r4, lsl #12
   1c558:	andeq	ip, r1, r4, lsl #12
   1c55c:	andeq	ip, r1, r4, lsl #12
   1c560:	andeq	ip, r1, r4, lsl #12
   1c564:	andeq	ip, r1, r4, lsl #12
   1c568:	andeq	ip, r1, r4, lsl #12
   1c56c:	andeq	ip, r1, r4, lsl #12
   1c570:	andeq	ip, r1, r4, lsl #12
   1c574:	andeq	ip, r1, r4, lsl #12
   1c578:	andeq	ip, r1, r4, lsl #12
   1c57c:	andeq	ip, r1, r4, lsl #12
   1c580:	andeq	ip, r1, r4, lsl #12
   1c584:	andeq	ip, r1, r4, lsl #12
   1c588:	andeq	ip, r1, r0, lsr #12
   1c58c:	andeq	ip, r1, r4, lsl #12
   1c590:	andeq	ip, r1, r4, lsl #12
   1c594:	andeq	ip, r1, r4, lsl #12
   1c598:	andeq	ip, r1, r4, lsl #12
   1c59c:	andeq	ip, r1, r4, lsl #12
   1c5a0:	andeq	ip, r1, r4, lsl #12
   1c5a4:	andeq	ip, r1, r4, lsl #12
   1c5a8:	andeq	ip, r1, r4, lsl #12
   1c5ac:	andeq	ip, r1, r4, lsl #12
   1c5b0:	andeq	ip, r1, r4, lsl #12
   1c5b4:	andeq	ip, r1, r4, lsl #12
   1c5b8:	andeq	ip, r1, r4, lsl #12
   1c5bc:	andeq	ip, r1, r4, lsl #12
   1c5c0:	andeq	ip, r1, r4, lsl #12
   1c5c4:	andeq	ip, r1, r4, lsl #12
   1c5c8:	andeq	ip, r1, r4, lsl #12
   1c5cc:	andeq	ip, r1, r4, lsl #12
   1c5d0:	andeq	ip, r1, r4, lsl #12
   1c5d4:	andeq	ip, r1, r4, lsl #12
   1c5d8:	andeq	ip, r1, r4, lsl #12
   1c5dc:	andeq	ip, r1, r4, lsl #12
   1c5e0:	andeq	ip, r1, r4, lsl #12
   1c5e4:	andeq	ip, r1, r4, lsl #12
   1c5e8:	andeq	ip, r1, r4, lsl #12
   1c5ec:	andeq	ip, r1, r4, lsl #12
   1c5f0:	andeq	ip, r1, r4, lsl #12
   1c5f4:	andeq	ip, r1, r4, lsl #12
   1c5f8:	andeq	ip, r1, r4, lsl #12
   1c5fc:	andeq	ip, r1, r4, lsl #12
   1c600:	andeq	ip, r1, r4, lsl #12
   1c604:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c608:	add	r0, r0, #1
   1c60c:	str	r0, [fp, #-20]	; 0xffffffec
   1c610:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c614:	add	r0, r0, #1
   1c618:	str	r0, [fp, #-28]	; 0xffffffe4
   1c61c:	b	1c7c0 <__assert_fail@plt+0xb1b8>
   1c620:	add	r0, sp, #28
   1c624:	movw	r1, #0
   1c628:	and	r1, r1, #255	; 0xff
   1c62c:	movw	r2, #8
   1c630:	bl	11500 <memset@plt>
   1c634:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c638:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c63c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c640:	sub	r2, r0, r2
   1c644:	add	r0, sp, #24
   1c648:	add	r3, sp, #28
   1c64c:	bl	2dc54 <__assert_fail@plt+0x1c64c>
   1c650:	str	r0, [sp, #20]
   1c654:	ldr	r0, [sp, #20]
   1c658:	cmn	r0, #1
   1c65c:	bne	1c698 <__assert_fail@plt+0xb090>
   1c660:	ldr	r0, [fp, #-16]
   1c664:	and	r0, r0, #1
   1c668:	cmp	r0, #0
   1c66c:	bne	1c68c <__assert_fail@plt+0xb084>
   1c670:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c674:	add	r0, r0, #1
   1c678:	str	r0, [fp, #-20]	; 0xffffffec
   1c67c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c680:	add	r0, r0, #1
   1c684:	str	r0, [fp, #-28]	; 0xffffffe4
   1c688:	b	1c7bc <__assert_fail@plt+0xb1b4>
   1c68c:	mvn	r0, #0
   1c690:	str	r0, [fp, #-4]
   1c694:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c698:	ldr	r0, [sp, #20]
   1c69c:	cmn	r0, #2
   1c6a0:	bne	1c6d8 <__assert_fail@plt+0xb0d0>
   1c6a4:	ldr	r0, [fp, #-16]
   1c6a8:	and	r0, r0, #1
   1c6ac:	cmp	r0, #0
   1c6b0:	bne	1c6cc <__assert_fail@plt+0xb0c4>
   1c6b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c6b8:	str	r0, [fp, #-20]	; 0xffffffec
   1c6bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c6c0:	add	r0, r0, #1
   1c6c4:	str	r0, [fp, #-28]	; 0xffffffe4
   1c6c8:	b	1c7bc <__assert_fail@plt+0xb1b4>
   1c6cc:	mvn	r0, #0
   1c6d0:	str	r0, [fp, #-4]
   1c6d4:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c6d8:	ldr	r0, [sp, #20]
   1c6dc:	cmp	r0, #0
   1c6e0:	bne	1c6ec <__assert_fail@plt+0xb0e4>
   1c6e4:	movw	r0, #1
   1c6e8:	str	r0, [sp, #20]
   1c6ec:	ldr	r0, [sp, #24]
   1c6f0:	bl	1132c <wcwidth@plt>
   1c6f4:	str	r0, [sp, #16]
   1c6f8:	ldr	r0, [sp, #16]
   1c6fc:	cmp	r0, #0
   1c700:	blt	1c734 <__assert_fail@plt+0xb12c>
   1c704:	ldr	r0, [pc, #456]	; 1c8d4 <__assert_fail@plt+0xb2cc>
   1c708:	ldr	r1, [sp, #16]
   1c70c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c710:	sub	r0, r0, r2
   1c714:	cmp	r1, r0
   1c718:	ble	1c720 <__assert_fail@plt+0xb118>
   1c71c:	b	1c8c0 <__assert_fail@plt+0xb2b8>
   1c720:	ldr	r0, [sp, #16]
   1c724:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c728:	add	r0, r1, r0
   1c72c:	str	r0, [fp, #-28]	; 0xffffffe4
   1c730:	b	1c788 <__assert_fail@plt+0xb180>
   1c734:	ldr	r0, [fp, #-16]
   1c738:	and	r0, r0, #2
   1c73c:	cmp	r0, #0
   1c740:	bne	1c778 <__assert_fail@plt+0xb170>
   1c744:	ldr	r0, [sp, #24]
   1c748:	bl	113bc <iswcntrl@plt>
   1c74c:	cmp	r0, #0
   1c750:	bne	1c774 <__assert_fail@plt+0xb16c>
   1c754:	ldr	r0, [pc, #376]	; 1c8d4 <__assert_fail@plt+0xb2cc>
   1c758:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c75c:	cmp	r1, r0
   1c760:	bne	1c768 <__assert_fail@plt+0xb160>
   1c764:	b	1c8c0 <__assert_fail@plt+0xb2b8>
   1c768:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c76c:	add	r0, r0, #1
   1c770:	str	r0, [fp, #-28]	; 0xffffffe4
   1c774:	b	1c784 <__assert_fail@plt+0xb17c>
   1c778:	mvn	r0, #0
   1c77c:	str	r0, [fp, #-4]
   1c780:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c784:	b	1c788 <__assert_fail@plt+0xb180>
   1c788:	ldr	r0, [sp, #20]
   1c78c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c790:	add	r0, r1, r0
   1c794:	str	r0, [fp, #-20]	; 0xffffffec
   1c798:	add	r0, sp, #28
   1c79c:	bl	11374 <mbsinit@plt>
   1c7a0:	cmp	r0, #0
   1c7a4:	movw	r0, #0
   1c7a8:	movne	r0, #1
   1c7ac:	mvn	lr, #0
   1c7b0:	eor	r0, r0, lr
   1c7b4:	tst	r0, #1
   1c7b8:	bne	1c634 <__assert_fail@plt+0xb02c>
   1c7bc:	b	1c7c0 <__assert_fail@plt+0xb1b8>
   1c7c0:	b	1c450 <__assert_fail@plt+0xae48>
   1c7c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c7c8:	str	r0, [fp, #-4]
   1c7cc:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c7d0:	b	1c7d4 <__assert_fail@plt+0xb1cc>
   1c7d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c7d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c7dc:	cmp	r0, r1
   1c7e0:	bcs	1c8b4 <__assert_fail@plt+0xb2ac>
   1c7e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c7e8:	add	r1, r0, #1
   1c7ec:	str	r1, [fp, #-20]	; 0xffffffec
   1c7f0:	ldrb	r0, [r0]
   1c7f4:	strb	r0, [sp, #15]
   1c7f8:	bl	11488 <__ctype_b_loc@plt>
   1c7fc:	ldr	r0, [r0]
   1c800:	ldrb	r1, [sp, #15]
   1c804:	mov	lr, r1
   1c808:	add	r0, r0, r1, lsl #1
   1c80c:	ldrh	r0, [r0]
   1c810:	and	r0, r0, #16384	; 0x4000
   1c814:	cmp	r0, #0
   1c818:	str	lr, [sp, #4]
   1c81c:	beq	1c844 <__assert_fail@plt+0xb23c>
   1c820:	ldr	r0, [pc, #172]	; 1c8d4 <__assert_fail@plt+0xb2cc>
   1c824:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c828:	cmp	r1, r0
   1c82c:	bne	1c834 <__assert_fail@plt+0xb22c>
   1c830:	b	1c8c0 <__assert_fail@plt+0xb2b8>
   1c834:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c838:	add	r0, r0, #1
   1c83c:	str	r0, [fp, #-28]	; 0xffffffe4
   1c840:	b	1c8b0 <__assert_fail@plt+0xb2a8>
   1c844:	ldr	r0, [fp, #-16]
   1c848:	and	r0, r0, #2
   1c84c:	cmp	r0, #0
   1c850:	bne	1c8a0 <__assert_fail@plt+0xb298>
   1c854:	bl	11488 <__ctype_b_loc@plt>
   1c858:	ldr	r0, [r0]
   1c85c:	ldrb	lr, [sp, #15]
   1c860:	mov	r1, lr
   1c864:	add	r0, r0, lr, lsl #1
   1c868:	ldrh	r0, [r0]
   1c86c:	and	r0, r0, #2
   1c870:	cmp	r0, #0
   1c874:	str	r1, [sp]
   1c878:	bne	1c89c <__assert_fail@plt+0xb294>
   1c87c:	ldr	r0, [pc, #80]	; 1c8d4 <__assert_fail@plt+0xb2cc>
   1c880:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c884:	cmp	r1, r0
   1c888:	bne	1c890 <__assert_fail@plt+0xb288>
   1c88c:	b	1c8c0 <__assert_fail@plt+0xb2b8>
   1c890:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c894:	add	r0, r0, #1
   1c898:	str	r0, [fp, #-28]	; 0xffffffe4
   1c89c:	b	1c8ac <__assert_fail@plt+0xb2a4>
   1c8a0:	mvn	r0, #0
   1c8a4:	str	r0, [fp, #-4]
   1c8a8:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c8ac:	b	1c8b0 <__assert_fail@plt+0xb2a8>
   1c8b0:	b	1c7d4 <__assert_fail@plt+0xb1cc>
   1c8b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c8b8:	str	r0, [fp, #-4]
   1c8bc:	b	1c8c8 <__assert_fail@plt+0xb2c0>
   1c8c0:	ldr	r0, [pc, #12]	; 1c8d4 <__assert_fail@plt+0xb2cc>
   1c8c4:	str	r0, [fp, #-4]
   1c8c8:	ldr	r0, [fp, #-4]
   1c8cc:	mov	sp, fp
   1c8d0:	pop	{fp, pc}
   1c8d4:	svcvc	0x00ffffff
   1c8d8:	push	{r4, r5, r6, sl, fp, lr}
   1c8dc:	add	fp, sp, #16
   1c8e0:	sub	sp, sp, #56	; 0x38
   1c8e4:	ldr	ip, [fp, #12]
   1c8e8:	ldr	lr, [fp, #8]
   1c8ec:	str	r0, [fp, #-20]	; 0xffffffec
   1c8f0:	str	r1, [fp, #-24]	; 0xffffffe8
   1c8f4:	str	r2, [fp, #-28]	; 0xffffffe4
   1c8f8:	str	r3, [fp, #-32]	; 0xffffffe0
   1c8fc:	movw	r0, #0
   1c900:	strb	r0, [fp, #-33]	; 0xffffffdf
   1c904:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c908:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c90c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c914:	ldr	r4, [fp, #8]
   1c918:	ldr	r5, [fp, #12]
   1c91c:	movw	r6, #0
   1c920:	and	r6, r6, #1
   1c924:	str	r6, [sp]
   1c928:	movw	r6, #0
   1c92c:	str	r6, [sp, #4]
   1c930:	mvn	r6, #0
   1c934:	str	r6, [sp, #8]
   1c938:	sub	r6, fp, #33	; 0x21
   1c93c:	str	r6, [sp, #12]
   1c940:	str	r4, [sp, #16]
   1c944:	str	r5, [sp, #20]
   1c948:	str	lr, [sp, #32]
   1c94c:	str	ip, [sp, #28]
   1c950:	bl	1c95c <__assert_fail@plt+0xb354>
   1c954:	sub	sp, fp, #16
   1c958:	pop	{r4, r5, r6, sl, fp, pc}
   1c95c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1c960:	add	fp, sp, #24
   1c964:	sub	sp, sp, #1872	; 0x750
   1c968:	ldr	ip, [fp, #28]
   1c96c:	ldr	lr, [fp, #24]
   1c970:	ldr	r4, [fp, #20]
   1c974:	ldr	r5, [fp, #16]
   1c978:	ldr	r6, [fp, #12]
   1c97c:	ldr	r7, [fp, #8]
   1c980:	str	r0, [fp, #-32]	; 0xffffffe0
   1c984:	str	r1, [fp, #-36]	; 0xffffffdc
   1c988:	str	r2, [fp, #-40]	; 0xffffffd8
   1c98c:	str	r3, [fp, #-44]	; 0xffffffd4
   1c990:	and	r0, r7, #1
   1c994:	strb	r0, [fp, #-45]	; 0xffffffd3
   1c998:	str	lr, [sp, #380]	; 0x17c
   1c99c:	str	r4, [sp, #376]	; 0x178
   1c9a0:	str	r5, [sp, #372]	; 0x174
   1c9a4:	str	r6, [sp, #368]	; 0x170
   1c9a8:	str	ip, [sp, #364]	; 0x16c
   1c9ac:	bl	114e8 <__errno_location@plt>
   1c9b0:	ldr	r0, [r0]
   1c9b4:	str	r0, [fp, #-52]	; 0xffffffcc
   1c9b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c9bc:	ldr	r0, [r0, #8]
   1c9c0:	str	r0, [fp, #-56]	; 0xffffffc8
   1c9c4:	movw	r0, #0
   1c9c8:	str	r0, [fp, #-64]	; 0xffffffc0
   1c9cc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c9d0:	str	r1, [fp, #-68]	; 0xffffffbc
   1c9d4:	str	r0, [fp, #-60]	; 0xffffffc4
   1c9d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c9dc:	ldr	r1, [r1, #40]	; 0x28
   1c9e0:	str	r1, [fp, #-60]	; 0xffffffc4
   1c9e4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c9e8:	cmp	r1, r0
   1c9ec:	bne	1c9fc <__assert_fail@plt+0xb3f4>
   1c9f0:	movw	r0, #3196	; 0xc7c
   1c9f4:	movt	r0, #3
   1c9f8:	str	r0, [fp, #-60]	; 0xffffffc4
   1c9fc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ca00:	cmp	r0, #12
   1ca04:	ble	1ca18 <__assert_fail@plt+0xb410>
   1ca08:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ca0c:	sub	r0, r0, #12
   1ca10:	str	r0, [fp, #-56]	; 0xffffffc8
   1ca14:	b	1ca30 <__assert_fail@plt+0xb428>
   1ca18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ca1c:	cmp	r0, #0
   1ca20:	bne	1ca2c <__assert_fail@plt+0xb424>
   1ca24:	movw	r0, #12
   1ca28:	str	r0, [fp, #-56]	; 0xffffffc8
   1ca2c:	b	1ca30 <__assert_fail@plt+0xb428>
   1ca30:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ca34:	str	r0, [fp, #-72]	; 0xffffffb8
   1ca38:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca3c:	ldrb	r0, [r0]
   1ca40:	cmp	r0, #0
   1ca44:	beq	20194 <__assert_fail@plt+0xeb8c>
   1ca48:	movw	r0, #0
   1ca4c:	str	r0, [fp, #-76]	; 0xffffffb4
   1ca50:	str	r0, [fp, #-84]	; 0xffffffac
   1ca54:	movw	r0, #0
   1ca58:	strb	r0, [fp, #-123]	; 0xffffff85
   1ca5c:	ldrb	r1, [fp, #-45]	; 0xffffffd3
   1ca60:	and	r1, r1, #1
   1ca64:	strb	r1, [fp, #-124]	; 0xffffff84
   1ca68:	strb	r0, [fp, #-129]	; 0xffffff7f
   1ca6c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ca70:	ldrb	r0, [r0]
   1ca74:	cmp	r0, #37	; 0x25
   1ca78:	beq	1cbe4 <__assert_fail@plt+0xb5dc>
   1ca7c:	b	1ca80 <__assert_fail@plt+0xb478>
   1ca80:	movw	r0, #1
   1ca84:	str	r0, [fp, #-144]	; 0xffffff70
   1ca88:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ca8c:	cmp	r0, #45	; 0x2d
   1ca90:	beq	1caa0 <__assert_fail@plt+0xb498>
   1ca94:	ldr	r0, [fp, #16]
   1ca98:	cmp	r0, #0
   1ca9c:	bge	1caac <__assert_fail@plt+0xb4a4>
   1caa0:	movw	r0, #0
   1caa4:	str	r0, [sp, #360]	; 0x168
   1caa8:	b	1cab4 <__assert_fail@plt+0xb4ac>
   1caac:	ldr	r0, [fp, #16]
   1cab0:	str	r0, [sp, #360]	; 0x168
   1cab4:	ldr	r0, [sp, #360]	; 0x168
   1cab8:	str	r0, [fp, #-148]	; 0xffffff6c
   1cabc:	ldr	r0, [fp, #-144]	; 0xffffff70
   1cac0:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1cac4:	cmp	r0, r1
   1cac8:	bcs	1cad8 <__assert_fail@plt+0xb4d0>
   1cacc:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1cad0:	str	r0, [sp, #356]	; 0x164
   1cad4:	b	1cae0 <__assert_fail@plt+0xb4d8>
   1cad8:	ldr	r0, [fp, #-144]	; 0xffffff70
   1cadc:	str	r0, [sp, #356]	; 0x164
   1cae0:	ldr	r0, [sp, #356]	; 0x164
   1cae4:	str	r0, [fp, #-152]	; 0xffffff68
   1cae8:	ldr	r0, [fp, #-152]	; 0xffffff68
   1caec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1caf0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1caf4:	sub	r1, r1, r2
   1caf8:	cmp	r0, r1
   1cafc:	bcc	1cb18 <__assert_fail@plt+0xb510>
   1cb00:	bl	114e8 <__errno_location@plt>
   1cb04:	movw	lr, #34	; 0x22
   1cb08:	str	lr, [r0]
   1cb0c:	movw	r0, #0
   1cb10:	str	r0, [fp, #-28]	; 0xffffffe4
   1cb14:	b	201d8 <__assert_fail@plt+0xebd0>
   1cb18:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cb1c:	movw	r1, #0
   1cb20:	cmp	r0, r1
   1cb24:	beq	1cbd0 <__assert_fail@plt+0xb5c8>
   1cb28:	ldr	r0, [fp, #-144]	; 0xffffff70
   1cb2c:	ldr	r1, [fp, #-148]	; 0xffffff6c
   1cb30:	cmp	r0, r1
   1cb34:	bcs	1cbb0 <__assert_fail@plt+0xb5a8>
   1cb38:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1cb3c:	ldr	r1, [fp, #-144]	; 0xffffff70
   1cb40:	sub	r0, r0, r1
   1cb44:	str	r0, [fp, #-156]	; 0xffffff64
   1cb48:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1cb4c:	cmp	r0, #48	; 0x30
   1cb50:	beq	1cb60 <__assert_fail@plt+0xb558>
   1cb54:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1cb58:	cmp	r0, #43	; 0x2b
   1cb5c:	bne	1cb88 <__assert_fail@plt+0xb580>
   1cb60:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cb64:	ldr	r2, [fp, #-156]	; 0xffffff64
   1cb68:	movw	r1, #48	; 0x30
   1cb6c:	and	r1, r1, #255	; 0xff
   1cb70:	bl	11500 <memset@plt>
   1cb74:	ldr	r0, [fp, #-156]	; 0xffffff64
   1cb78:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1cb7c:	add	r0, r1, r0
   1cb80:	str	r0, [fp, #-68]	; 0xffffffbc
   1cb84:	b	1cbac <__assert_fail@plt+0xb5a4>
   1cb88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1cb8c:	ldr	r2, [fp, #-156]	; 0xffffff64
   1cb90:	movw	r1, #32
   1cb94:	and	r1, r1, #255	; 0xff
   1cb98:	bl	11500 <memset@plt>
   1cb9c:	ldr	r0, [fp, #-156]	; 0xffffff64
   1cba0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1cba4:	add	r0, r1, r0
   1cba8:	str	r0, [fp, #-68]	; 0xffffffbc
   1cbac:	b	1cbb0 <__assert_fail@plt+0xb5a8>
   1cbb0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cbb4:	ldrb	r0, [r0]
   1cbb8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1cbbc:	strb	r0, [r1]
   1cbc0:	ldr	r0, [fp, #-144]	; 0xffffff70
   1cbc4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1cbc8:	add	r0, r1, r0
   1cbcc:	str	r0, [fp, #-68]	; 0xffffffbc
   1cbd0:	ldr	r0, [fp, #-152]	; 0xffffff68
   1cbd4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1cbd8:	add	r0, r1, r0
   1cbdc:	str	r0, [fp, #-64]	; 0xffffffc0
   1cbe0:	b	2017c <__assert_fail@plt+0xeb74>
   1cbe4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cbe8:	str	r0, [fp, #-160]	; 0xffffff60
   1cbec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cbf0:	add	r1, r0, #1
   1cbf4:	str	r1, [fp, #-72]	; 0xffffffb8
   1cbf8:	ldrb	r0, [r0, #1]
   1cbfc:	mov	r1, r0
   1cc00:	cmp	r0, #35	; 0x23
   1cc04:	str	r1, [sp, #352]	; 0x160
   1cc08:	beq	1cc7c <__assert_fail@plt+0xb674>
   1cc0c:	b	1cc10 <__assert_fail@plt+0xb608>
   1cc10:	ldr	r0, [sp, #352]	; 0x160
   1cc14:	cmp	r0, #43	; 0x2b
   1cc18:	beq	1cc60 <__assert_fail@plt+0xb658>
   1cc1c:	b	1cc20 <__assert_fail@plt+0xb618>
   1cc20:	ldr	r0, [sp, #352]	; 0x160
   1cc24:	cmp	r0, #45	; 0x2d
   1cc28:	beq	1cc60 <__assert_fail@plt+0xb658>
   1cc2c:	b	1cc30 <__assert_fail@plt+0xb628>
   1cc30:	ldr	r0, [sp, #352]	; 0x160
   1cc34:	cmp	r0, #48	; 0x30
   1cc38:	beq	1cc60 <__assert_fail@plt+0xb658>
   1cc3c:	b	1cc40 <__assert_fail@plt+0xb638>
   1cc40:	ldr	r0, [sp, #352]	; 0x160
   1cc44:	cmp	r0, #94	; 0x5e
   1cc48:	beq	1cc70 <__assert_fail@plt+0xb668>
   1cc4c:	b	1cc50 <__assert_fail@plt+0xb648>
   1cc50:	ldr	r0, [sp, #352]	; 0x160
   1cc54:	cmp	r0, #95	; 0x5f
   1cc58:	bne	1cc88 <__assert_fail@plt+0xb680>
   1cc5c:	b	1cc60 <__assert_fail@plt+0xb658>
   1cc60:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cc64:	ldrb	r0, [r0]
   1cc68:	str	r0, [fp, #-76]	; 0xffffffb4
   1cc6c:	b	1cbec <__assert_fail@plt+0xb5e4>
   1cc70:	movw	r0, #1
   1cc74:	strb	r0, [fp, #-124]	; 0xffffff84
   1cc78:	b	1cbec <__assert_fail@plt+0xb5e4>
   1cc7c:	movw	r0, #1
   1cc80:	strb	r0, [fp, #-129]	; 0xffffff7f
   1cc84:	b	1cbec <__assert_fail@plt+0xb5e4>
   1cc88:	b	1cc8c <__assert_fail@plt+0xb684>
   1cc8c:	b	1cc90 <__assert_fail@plt+0xb688>
   1cc90:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1cc94:	ldrb	r0, [r0]
   1cc98:	sub	r0, r0, #48	; 0x30
   1cc9c:	cmp	r0, #9
   1cca0:	bhi	1d9b4 <__assert_fail@plt+0xc3ac>
   1cca4:	movw	r0, #0
   1cca8:	str	r0, [fp, #16]
   1ccac:	b	1cf28 <__assert_fail@plt+0xb920>
   1ccb0:	b	1ccb4 <__assert_fail@plt+0xb6ac>
   1ccb4:	b	1cd60 <__assert_fail@plt+0xb758>
   1ccb8:	ldr	r0, [fp, #16]
   1ccbc:	cmp	r0, #0
   1ccc0:	bge	1ccf4 <__assert_fail@plt+0xb6ec>
   1ccc4:	b	1ccc8 <__assert_fail@plt+0xb6c0>
   1ccc8:	ldr	r0, [fp, #16]
   1cccc:	cmp	r0, #12
   1ccd0:	blt	1cdc0 <__assert_fail@plt+0xb7b8>
   1ccd4:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1ccd8:	ldr	r0, [fp, #16]
   1ccdc:	mvn	r1, #0
   1cce0:	sub	r0, r1, r0
   1cce4:	mvn	r1, #11
   1cce8:	cmp	r1, r0
   1ccec:	ble	1cdc0 <__assert_fail@plt+0xb7b8>
   1ccf0:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1ccf4:	b	1ccf8 <__assert_fail@plt+0xb6f0>
   1ccf8:	b	1cd4c <__assert_fail@plt+0xb744>
   1ccfc:	b	1cd4c <__assert_fail@plt+0xb744>
   1cd00:	b	1cd4c <__assert_fail@plt+0xb744>
   1cd04:	b	1cd08 <__assert_fail@plt+0xb700>
   1cd08:	ldr	r0, [fp, #16]
   1cd0c:	mvn	r1, #127	; 0x7f
   1cd10:	add	r0, r0, r1
   1cd14:	movw	r1, #0
   1cd18:	cmp	r1, r0
   1cd1c:	blt	1cdc0 <__assert_fail@plt+0xb7b8>
   1cd20:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd24:	ldr	r0, [fp, #16]
   1cd28:	movw	r1, #0
   1cd2c:	cmp	r1, r0
   1cd30:	bge	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd34:	ldr	r0, [fp, #16]
   1cd38:	sub	r0, r0, #1
   1cd3c:	movw	r1, #127	; 0x7f
   1cd40:	cmp	r1, r0
   1cd44:	blt	1cdc0 <__assert_fail@plt+0xb7b8>
   1cd48:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd4c:	ldr	r0, [fp, #16]
   1cd50:	mvn	r1, #11
   1cd54:	cmp	r1, r0
   1cd58:	blt	1cdc0 <__assert_fail@plt+0xb7b8>
   1cd5c:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd60:	b	1cd68 <__assert_fail@plt+0xb760>
   1cd64:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd68:	ldr	r0, [fp, #16]
   1cd6c:	cmp	r0, #0
   1cd70:	bge	1cdb0 <__assert_fail@plt+0xb7a8>
   1cd74:	b	1cd78 <__assert_fail@plt+0xb770>
   1cd78:	b	1cd98 <__assert_fail@plt+0xb790>
   1cd7c:	b	1cd98 <__assert_fail@plt+0xb790>
   1cd80:	ldr	r0, [fp, #16]
   1cd84:	cmn	r0, #1
   1cd88:	bne	1cd98 <__assert_fail@plt+0xb790>
   1cd8c:	b	1cd90 <__assert_fail@plt+0xb788>
   1cd90:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd94:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cd98:	ldr	r0, [fp, #16]
   1cd9c:	mvn	r1, #127	; 0x7f
   1cda0:	sdiv	r0, r1, r0
   1cda4:	cmp	r0, #10
   1cda8:	blt	1cdc0 <__assert_fail@plt+0xb7b8>
   1cdac:	b	1cdd8 <__assert_fail@plt+0xb7d0>
   1cdb0:	ldr	r0, [fp, #16]
   1cdb4:	movw	r1, #12
   1cdb8:	cmp	r1, r0
   1cdbc:	bge	1cdd8 <__assert_fail@plt+0xb7d0>
   1cdc0:	ldr	r0, [fp, #16]
   1cdc4:	movw	r1, #10
   1cdc8:	mul	r0, r0, r1
   1cdcc:	sxtb	r0, r0
   1cdd0:	str	r0, [fp, #16]
   1cdd4:	b	1d988 <__assert_fail@plt+0xc380>
   1cdd8:	ldr	r0, [fp, #16]
   1cddc:	movw	r1, #10
   1cde0:	mul	r0, r0, r1
   1cde4:	sxtb	r0, r0
   1cde8:	str	r0, [fp, #16]
   1cdec:	b	1d95c <__assert_fail@plt+0xc354>
   1cdf0:	b	1ce98 <__assert_fail@plt+0xb890>
   1cdf4:	ldr	r0, [fp, #16]
   1cdf8:	cmp	r0, #0
   1cdfc:	bge	1ce30 <__assert_fail@plt+0xb828>
   1ce00:	b	1ce04 <__assert_fail@plt+0xb7fc>
   1ce04:	ldr	r0, [fp, #16]
   1ce08:	cmp	r0, #25
   1ce0c:	blt	1cef8 <__assert_fail@plt+0xb8f0>
   1ce10:	b	1cf10 <__assert_fail@plt+0xb908>
   1ce14:	ldr	r0, [fp, #16]
   1ce18:	mvn	r1, #0
   1ce1c:	sub	r0, r1, r0
   1ce20:	mvn	r1, #24
   1ce24:	cmp	r1, r0
   1ce28:	ble	1cef8 <__assert_fail@plt+0xb8f0>
   1ce2c:	b	1cf10 <__assert_fail@plt+0xb908>
   1ce30:	b	1ce34 <__assert_fail@plt+0xb82c>
   1ce34:	b	1ce84 <__assert_fail@plt+0xb87c>
   1ce38:	b	1ce84 <__assert_fail@plt+0xb87c>
   1ce3c:	b	1ce84 <__assert_fail@plt+0xb87c>
   1ce40:	b	1ce44 <__assert_fail@plt+0xb83c>
   1ce44:	ldr	r0, [fp, #16]
   1ce48:	add	r0, r0, #0
   1ce4c:	movw	r1, #0
   1ce50:	cmp	r1, r0
   1ce54:	blt	1cef8 <__assert_fail@plt+0xb8f0>
   1ce58:	b	1cf10 <__assert_fail@plt+0xb908>
   1ce5c:	ldr	r0, [fp, #16]
   1ce60:	movw	r1, #0
   1ce64:	cmp	r1, r0
   1ce68:	bge	1cf10 <__assert_fail@plt+0xb908>
   1ce6c:	ldr	r0, [fp, #16]
   1ce70:	sub	r0, r0, #1
   1ce74:	mvn	r1, #0
   1ce78:	cmp	r1, r0
   1ce7c:	blt	1cef8 <__assert_fail@plt+0xb8f0>
   1ce80:	b	1cf10 <__assert_fail@plt+0xb908>
   1ce84:	ldr	r0, [fp, #16]
   1ce88:	movw	r1, #0
   1ce8c:	cmp	r1, r0
   1ce90:	blt	1cef8 <__assert_fail@plt+0xb8f0>
   1ce94:	b	1cf10 <__assert_fail@plt+0xb908>
   1ce98:	b	1cea0 <__assert_fail@plt+0xb898>
   1ce9c:	b	1cf10 <__assert_fail@plt+0xb908>
   1cea0:	ldr	r0, [fp, #16]
   1cea4:	cmp	r0, #0
   1cea8:	bge	1cee8 <__assert_fail@plt+0xb8e0>
   1ceac:	b	1ceb0 <__assert_fail@plt+0xb8a8>
   1ceb0:	b	1ced0 <__assert_fail@plt+0xb8c8>
   1ceb4:	b	1ced0 <__assert_fail@plt+0xb8c8>
   1ceb8:	ldr	r0, [fp, #16]
   1cebc:	cmn	r0, #1
   1cec0:	bne	1ced0 <__assert_fail@plt+0xb8c8>
   1cec4:	b	1cec8 <__assert_fail@plt+0xb8c0>
   1cec8:	b	1cef8 <__assert_fail@plt+0xb8f0>
   1cecc:	b	1cef8 <__assert_fail@plt+0xb8f0>
   1ced0:	ldr	r0, [fp, #16]
   1ced4:	movw	r1, #0
   1ced8:	sdiv	r0, r1, r0
   1cedc:	cmp	r0, #10
   1cee0:	blt	1cef8 <__assert_fail@plt+0xb8f0>
   1cee4:	b	1cf10 <__assert_fail@plt+0xb908>
   1cee8:	ldr	r0, [fp, #16]
   1ceec:	movw	r1, #25
   1cef0:	cmp	r1, r0
   1cef4:	bge	1cf10 <__assert_fail@plt+0xb908>
   1cef8:	ldr	r0, [fp, #16]
   1cefc:	movw	r1, #10
   1cf00:	mul	r0, r0, r1
   1cf04:	and	r0, r0, #255	; 0xff
   1cf08:	str	r0, [fp, #16]
   1cf0c:	b	1d988 <__assert_fail@plt+0xc380>
   1cf10:	ldr	r0, [fp, #16]
   1cf14:	movw	r1, #10
   1cf18:	mul	r0, r0, r1
   1cf1c:	and	r0, r0, #255	; 0xff
   1cf20:	str	r0, [fp, #16]
   1cf24:	b	1d95c <__assert_fail@plt+0xc354>
   1cf28:	b	1d1ac <__assert_fail@plt+0xbba4>
   1cf2c:	b	1cf30 <__assert_fail@plt+0xb928>
   1cf30:	b	1cfe0 <__assert_fail@plt+0xb9d8>
   1cf34:	ldr	r0, [fp, #16]
   1cf38:	cmp	r0, #0
   1cf3c:	bge	1cf74 <__assert_fail@plt+0xb96c>
   1cf40:	b	1cf44 <__assert_fail@plt+0xb93c>
   1cf44:	ldr	r0, [fp, #16]
   1cf48:	movw	r1, #3276	; 0xccc
   1cf4c:	cmp	r0, r1
   1cf50:	blt	1d040 <__assert_fail@plt+0xba38>
   1cf54:	b	1d058 <__assert_fail@plt+0xba50>
   1cf58:	ldr	r0, [pc, #4052]	; 1df34 <__assert_fail@plt+0xc92c>
   1cf5c:	ldr	r1, [fp, #16]
   1cf60:	mvn	r2, #0
   1cf64:	sub	r1, r2, r1
   1cf68:	cmp	r0, r1
   1cf6c:	ble	1d040 <__assert_fail@plt+0xba38>
   1cf70:	b	1d058 <__assert_fail@plt+0xba50>
   1cf74:	b	1cf78 <__assert_fail@plt+0xb970>
   1cf78:	b	1cfcc <__assert_fail@plt+0xb9c4>
   1cf7c:	b	1cfcc <__assert_fail@plt+0xb9c4>
   1cf80:	b	1cfcc <__assert_fail@plt+0xb9c4>
   1cf84:	b	1cf88 <__assert_fail@plt+0xb980>
   1cf88:	ldr	r0, [pc, #4072]	; 1df78 <__assert_fail@plt+0xc970>
   1cf8c:	ldr	r1, [fp, #16]
   1cf90:	add	r0, r1, r0
   1cf94:	movw	r1, #0
   1cf98:	cmp	r1, r0
   1cf9c:	blt	1d040 <__assert_fail@plt+0xba38>
   1cfa0:	b	1d058 <__assert_fail@plt+0xba50>
   1cfa4:	ldr	r0, [fp, #16]
   1cfa8:	movw	r1, #0
   1cfac:	cmp	r1, r0
   1cfb0:	bge	1d058 <__assert_fail@plt+0xba50>
   1cfb4:	ldr	r0, [fp, #16]
   1cfb8:	sub	r0, r0, #1
   1cfbc:	movw	r1, #32767	; 0x7fff
   1cfc0:	cmp	r1, r0
   1cfc4:	blt	1d040 <__assert_fail@plt+0xba38>
   1cfc8:	b	1d058 <__assert_fail@plt+0xba50>
   1cfcc:	ldr	r0, [pc, #3936]	; 1df34 <__assert_fail@plt+0xc92c>
   1cfd0:	ldr	r1, [fp, #16]
   1cfd4:	cmp	r0, r1
   1cfd8:	blt	1d040 <__assert_fail@plt+0xba38>
   1cfdc:	b	1d058 <__assert_fail@plt+0xba50>
   1cfe0:	b	1cfe8 <__assert_fail@plt+0xb9e0>
   1cfe4:	b	1d058 <__assert_fail@plt+0xba50>
   1cfe8:	ldr	r0, [fp, #16]
   1cfec:	cmp	r0, #0
   1cff0:	bge	1d030 <__assert_fail@plt+0xba28>
   1cff4:	b	1cff8 <__assert_fail@plt+0xb9f0>
   1cff8:	b	1d018 <__assert_fail@plt+0xba10>
   1cffc:	b	1d018 <__assert_fail@plt+0xba10>
   1d000:	ldr	r0, [fp, #16]
   1d004:	cmn	r0, #1
   1d008:	bne	1d018 <__assert_fail@plt+0xba10>
   1d00c:	b	1d010 <__assert_fail@plt+0xba08>
   1d010:	b	1d058 <__assert_fail@plt+0xba50>
   1d014:	b	1d058 <__assert_fail@plt+0xba50>
   1d018:	ldr	r0, [pc, #3928]	; 1df78 <__assert_fail@plt+0xc970>
   1d01c:	ldr	r1, [fp, #16]
   1d020:	sdiv	r0, r0, r1
   1d024:	cmp	r0, #10
   1d028:	blt	1d040 <__assert_fail@plt+0xba38>
   1d02c:	b	1d058 <__assert_fail@plt+0xba50>
   1d030:	ldr	r0, [fp, #16]
   1d034:	movw	r1, #3276	; 0xccc
   1d038:	cmp	r1, r0
   1d03c:	bge	1d058 <__assert_fail@plt+0xba50>
   1d040:	ldr	r0, [fp, #16]
   1d044:	movw	r1, #10
   1d048:	mul	r0, r0, r1
   1d04c:	sxth	r0, r0
   1d050:	str	r0, [fp, #16]
   1d054:	b	1d988 <__assert_fail@plt+0xc380>
   1d058:	ldr	r0, [fp, #16]
   1d05c:	movw	r1, #10
   1d060:	mul	r0, r0, r1
   1d064:	sxth	r0, r0
   1d068:	str	r0, [fp, #16]
   1d06c:	b	1d95c <__assert_fail@plt+0xc354>
   1d070:	b	1d11c <__assert_fail@plt+0xbb14>
   1d074:	ldr	r0, [fp, #16]
   1d078:	cmp	r0, #0
   1d07c:	bge	1d0b4 <__assert_fail@plt+0xbaac>
   1d080:	b	1d084 <__assert_fail@plt+0xba7c>
   1d084:	ldr	r0, [fp, #16]
   1d088:	movw	r1, #6553	; 0x1999
   1d08c:	cmp	r0, r1
   1d090:	blt	1d17c <__assert_fail@plt+0xbb74>
   1d094:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d098:	ldr	r0, [pc, #4076]	; 1e08c <__assert_fail@plt+0xca84>
   1d09c:	ldr	r1, [fp, #16]
   1d0a0:	mvn	r2, #0
   1d0a4:	sub	r1, r2, r1
   1d0a8:	cmp	r0, r1
   1d0ac:	ble	1d17c <__assert_fail@plt+0xbb74>
   1d0b0:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d0b4:	b	1d0b8 <__assert_fail@plt+0xbab0>
   1d0b8:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0bc:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0c0:	b	1d108 <__assert_fail@plt+0xbb00>
   1d0c4:	b	1d0c8 <__assert_fail@plt+0xbac0>
   1d0c8:	ldr	r0, [fp, #16]
   1d0cc:	add	r0, r0, #0
   1d0d0:	movw	r1, #0
   1d0d4:	cmp	r1, r0
   1d0d8:	blt	1d17c <__assert_fail@plt+0xbb74>
   1d0dc:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d0e0:	ldr	r0, [fp, #16]
   1d0e4:	movw	r1, #0
   1d0e8:	cmp	r1, r0
   1d0ec:	bge	1d194 <__assert_fail@plt+0xbb8c>
   1d0f0:	ldr	r0, [fp, #16]
   1d0f4:	sub	r0, r0, #1
   1d0f8:	mvn	r1, #0
   1d0fc:	cmp	r1, r0
   1d100:	blt	1d17c <__assert_fail@plt+0xbb74>
   1d104:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d108:	ldr	r0, [fp, #16]
   1d10c:	movw	r1, #0
   1d110:	cmp	r1, r0
   1d114:	blt	1d17c <__assert_fail@plt+0xbb74>
   1d118:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d11c:	b	1d124 <__assert_fail@plt+0xbb1c>
   1d120:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d124:	ldr	r0, [fp, #16]
   1d128:	cmp	r0, #0
   1d12c:	bge	1d16c <__assert_fail@plt+0xbb64>
   1d130:	b	1d134 <__assert_fail@plt+0xbb2c>
   1d134:	b	1d154 <__assert_fail@plt+0xbb4c>
   1d138:	b	1d154 <__assert_fail@plt+0xbb4c>
   1d13c:	ldr	r0, [fp, #16]
   1d140:	cmn	r0, #1
   1d144:	bne	1d154 <__assert_fail@plt+0xbb4c>
   1d148:	b	1d14c <__assert_fail@plt+0xbb44>
   1d14c:	b	1d17c <__assert_fail@plt+0xbb74>
   1d150:	b	1d17c <__assert_fail@plt+0xbb74>
   1d154:	ldr	r0, [fp, #16]
   1d158:	movw	r1, #0
   1d15c:	sdiv	r0, r1, r0
   1d160:	cmp	r0, #10
   1d164:	blt	1d17c <__assert_fail@plt+0xbb74>
   1d168:	b	1d194 <__assert_fail@plt+0xbb8c>
   1d16c:	ldr	r0, [fp, #16]
   1d170:	movw	r1, #6553	; 0x1999
   1d174:	cmp	r1, r0
   1d178:	bge	1d194 <__assert_fail@plt+0xbb8c>
   1d17c:	ldr	r0, [fp, #16]
   1d180:	movw	r1, #10
   1d184:	mul	r0, r0, r1
   1d188:	uxth	r0, r0
   1d18c:	str	r0, [fp, #16]
   1d190:	b	1d988 <__assert_fail@plt+0xc380>
   1d194:	ldr	r0, [fp, #16]
   1d198:	movw	r1, #10
   1d19c:	mul	r0, r0, r1
   1d1a0:	uxth	r0, r0
   1d1a4:	str	r0, [fp, #16]
   1d1a8:	b	1d95c <__assert_fail@plt+0xc354>
   1d1ac:	b	1d1b0 <__assert_fail@plt+0xbba8>
   1d1b0:	b	1d1b4 <__assert_fail@plt+0xbbac>
   1d1b4:	b	1d254 <__assert_fail@plt+0xbc4c>
   1d1b8:	ldr	r0, [fp, #16]
   1d1bc:	cmp	r0, #0
   1d1c0:	bge	1d1f8 <__assert_fail@plt+0xbbf0>
   1d1c4:	b	1d1c8 <__assert_fail@plt+0xbbc0>
   1d1c8:	ldr	r0, [pc, #4084]	; 1e1c4 <__assert_fail@plt+0xcbbc>
   1d1cc:	ldr	r1, [fp, #16]
   1d1d0:	cmp	r1, r0
   1d1d4:	blt	1d2a8 <__assert_fail@plt+0xbca0>
   1d1d8:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d1dc:	ldr	r0, [pc, #4068]	; 1e1c8 <__assert_fail@plt+0xcbc0>
   1d1e0:	ldr	r1, [fp, #16]
   1d1e4:	mvn	r2, #0
   1d1e8:	sub	r1, r2, r1
   1d1ec:	cmp	r0, r1
   1d1f0:	ble	1d2a8 <__assert_fail@plt+0xbca0>
   1d1f4:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d1f8:	b	1d240 <__assert_fail@plt+0xbc38>
   1d1fc:	b	1d200 <__assert_fail@plt+0xbbf8>
   1d200:	ldr	r0, [fp, #16]
   1d204:	add	r0, r0, #-2147483648	; 0x80000000
   1d208:	movw	r1, #0
   1d20c:	cmp	r1, r0
   1d210:	blt	1d2a8 <__assert_fail@plt+0xbca0>
   1d214:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d218:	ldr	r0, [fp, #16]
   1d21c:	movw	r1, #0
   1d220:	cmp	r1, r0
   1d224:	bge	1d2bc <__assert_fail@plt+0xbcb4>
   1d228:	ldr	r0, [pc, #3996]	; 1e1cc <__assert_fail@plt+0xcbc4>
   1d22c:	ldr	r1, [fp, #16]
   1d230:	sub	r1, r1, #1
   1d234:	cmp	r0, r1
   1d238:	blt	1d2a8 <__assert_fail@plt+0xbca0>
   1d23c:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d240:	ldr	r0, [pc, #3968]	; 1e1c8 <__assert_fail@plt+0xcbc0>
   1d244:	ldr	r1, [fp, #16]
   1d248:	cmp	r0, r1
   1d24c:	blt	1d2a8 <__assert_fail@plt+0xbca0>
   1d250:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d254:	b	1d25c <__assert_fail@plt+0xbc54>
   1d258:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d25c:	ldr	r0, [fp, #16]
   1d260:	cmp	r0, #0
   1d264:	bge	1d298 <__assert_fail@plt+0xbc90>
   1d268:	ldr	r0, [fp, #16]
   1d26c:	cmn	r0, #1
   1d270:	bne	1d280 <__assert_fail@plt+0xbc78>
   1d274:	b	1d278 <__assert_fail@plt+0xbc70>
   1d278:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d27c:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d280:	ldr	r0, [pc, #4024]	; 1e240 <__assert_fail@plt+0xcc38>
   1d284:	ldr	r1, [fp, #16]
   1d288:	sdiv	r0, r0, r1
   1d28c:	cmp	r0, #10
   1d290:	blt	1d2a8 <__assert_fail@plt+0xbca0>
   1d294:	b	1d2bc <__assert_fail@plt+0xbcb4>
   1d298:	ldr	r0, [pc, #3876]	; 1e1c4 <__assert_fail@plt+0xcbbc>
   1d29c:	ldr	r1, [fp, #16]
   1d2a0:	cmp	r0, r1
   1d2a4:	bge	1d2bc <__assert_fail@plt+0xbcb4>
   1d2a8:	ldr	r0, [fp, #16]
   1d2ac:	movw	r1, #10
   1d2b0:	mul	r0, r0, r1
   1d2b4:	str	r0, [fp, #16]
   1d2b8:	b	1d988 <__assert_fail@plt+0xc380>
   1d2bc:	ldr	r0, [fp, #16]
   1d2c0:	movw	r1, #10
   1d2c4:	mul	r0, r0, r1
   1d2c8:	str	r0, [fp, #16]
   1d2cc:	b	1d95c <__assert_fail@plt+0xc354>
   1d2d0:	b	1d37c <__assert_fail@plt+0xbd74>
   1d2d4:	ldr	r0, [fp, #16]
   1d2d8:	cmp	r0, #0
   1d2dc:	bge	1d314 <__assert_fail@plt+0xbd0c>
   1d2e0:	b	1d2f8 <__assert_fail@plt+0xbcf0>
   1d2e4:	ldr	r0, [pc, #4072]	; 1e2d4 <__assert_fail@plt+0xcccc>
   1d2e8:	ldr	r1, [fp, #16]
   1d2ec:	cmp	r1, r0
   1d2f0:	bcc	1d3dc <__assert_fail@plt+0xbdd4>
   1d2f4:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d2f8:	ldr	r0, [fp, #16]
   1d2fc:	mvn	r1, #0
   1d300:	sub	r0, r1, r0
   1d304:	movw	r1, #1
   1d308:	cmp	r1, r0
   1d30c:	bls	1d3dc <__assert_fail@plt+0xbdd4>
   1d310:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d314:	b	1d318 <__assert_fail@plt+0xbd10>
   1d318:	b	1d368 <__assert_fail@plt+0xbd60>
   1d31c:	b	1d368 <__assert_fail@plt+0xbd60>
   1d320:	b	1d368 <__assert_fail@plt+0xbd60>
   1d324:	b	1d328 <__assert_fail@plt+0xbd20>
   1d328:	ldr	r0, [fp, #16]
   1d32c:	add	r0, r0, #0
   1d330:	movw	r1, #0
   1d334:	cmp	r1, r0
   1d338:	blt	1d3dc <__assert_fail@plt+0xbdd4>
   1d33c:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d340:	ldr	r0, [fp, #16]
   1d344:	movw	r1, #0
   1d348:	cmp	r1, r0
   1d34c:	bge	1d3f0 <__assert_fail@plt+0xbde8>
   1d350:	ldr	r0, [fp, #16]
   1d354:	sub	r0, r0, #1
   1d358:	mvn	r1, #0
   1d35c:	cmp	r1, r0
   1d360:	blt	1d3dc <__assert_fail@plt+0xbdd4>
   1d364:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d368:	ldr	r0, [fp, #16]
   1d36c:	movw	r1, #0
   1d370:	cmp	r1, r0
   1d374:	blt	1d3dc <__assert_fail@plt+0xbdd4>
   1d378:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d37c:	b	1d384 <__assert_fail@plt+0xbd7c>
   1d380:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d384:	ldr	r0, [fp, #16]
   1d388:	cmp	r0, #0
   1d38c:	bge	1d3cc <__assert_fail@plt+0xbdc4>
   1d390:	b	1d394 <__assert_fail@plt+0xbd8c>
   1d394:	b	1d3b4 <__assert_fail@plt+0xbdac>
   1d398:	b	1d3b4 <__assert_fail@plt+0xbdac>
   1d39c:	ldr	r0, [fp, #16]
   1d3a0:	cmn	r0, #1
   1d3a4:	bne	1d3b4 <__assert_fail@plt+0xbdac>
   1d3a8:	b	1d3ac <__assert_fail@plt+0xbda4>
   1d3ac:	b	1d3dc <__assert_fail@plt+0xbdd4>
   1d3b0:	b	1d3dc <__assert_fail@plt+0xbdd4>
   1d3b4:	ldr	r0, [fp, #16]
   1d3b8:	movw	r1, #0
   1d3bc:	sdiv	r0, r1, r0
   1d3c0:	cmp	r0, #10
   1d3c4:	blt	1d3dc <__assert_fail@plt+0xbdd4>
   1d3c8:	b	1d3f0 <__assert_fail@plt+0xbde8>
   1d3cc:	ldr	r0, [pc, #3840]	; 1e2d4 <__assert_fail@plt+0xcccc>
   1d3d0:	ldr	r1, [fp, #16]
   1d3d4:	cmp	r0, r1
   1d3d8:	bcs	1d3f0 <__assert_fail@plt+0xbde8>
   1d3dc:	ldr	r0, [fp, #16]
   1d3e0:	movw	r1, #10
   1d3e4:	mul	r0, r0, r1
   1d3e8:	str	r0, [fp, #16]
   1d3ec:	b	1d988 <__assert_fail@plt+0xc380>
   1d3f0:	ldr	r0, [fp, #16]
   1d3f4:	movw	r1, #10
   1d3f8:	mul	r0, r0, r1
   1d3fc:	str	r0, [fp, #16]
   1d400:	b	1d95c <__assert_fail@plt+0xc354>
   1d404:	b	1d408 <__assert_fail@plt+0xbe00>
   1d408:	b	1d40c <__assert_fail@plt+0xbe04>
   1d40c:	b	1d4ac <__assert_fail@plt+0xbea4>
   1d410:	ldr	r0, [fp, #16]
   1d414:	cmp	r0, #0
   1d418:	bge	1d450 <__assert_fail@plt+0xbe48>
   1d41c:	b	1d420 <__assert_fail@plt+0xbe18>
   1d420:	ldr	r0, [pc, #3484]	; 1e1c4 <__assert_fail@plt+0xcbbc>
   1d424:	ldr	r1, [fp, #16]
   1d428:	cmp	r1, r0
   1d42c:	blt	1d500 <__assert_fail@plt+0xbef8>
   1d430:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d434:	ldr	r0, [pc, #3468]	; 1e1c8 <__assert_fail@plt+0xcbc0>
   1d438:	ldr	r1, [fp, #16]
   1d43c:	mvn	r2, #0
   1d440:	sub	r1, r2, r1
   1d444:	cmp	r0, r1
   1d448:	ble	1d500 <__assert_fail@plt+0xbef8>
   1d44c:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d450:	b	1d498 <__assert_fail@plt+0xbe90>
   1d454:	b	1d458 <__assert_fail@plt+0xbe50>
   1d458:	ldr	r0, [fp, #16]
   1d45c:	add	r0, r0, #-2147483648	; 0x80000000
   1d460:	movw	r1, #0
   1d464:	cmp	r1, r0
   1d468:	blt	1d500 <__assert_fail@plt+0xbef8>
   1d46c:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d470:	ldr	r0, [fp, #16]
   1d474:	movw	r1, #0
   1d478:	cmp	r1, r0
   1d47c:	bge	1d514 <__assert_fail@plt+0xbf0c>
   1d480:	ldr	r0, [pc, #3396]	; 1e1cc <__assert_fail@plt+0xcbc4>
   1d484:	ldr	r1, [fp, #16]
   1d488:	sub	r1, r1, #1
   1d48c:	cmp	r0, r1
   1d490:	blt	1d500 <__assert_fail@plt+0xbef8>
   1d494:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d498:	ldr	r0, [pc, #3368]	; 1e1c8 <__assert_fail@plt+0xcbc0>
   1d49c:	ldr	r1, [fp, #16]
   1d4a0:	cmp	r0, r1
   1d4a4:	blt	1d500 <__assert_fail@plt+0xbef8>
   1d4a8:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d4ac:	b	1d4b4 <__assert_fail@plt+0xbeac>
   1d4b0:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d4b4:	ldr	r0, [fp, #16]
   1d4b8:	cmp	r0, #0
   1d4bc:	bge	1d4f0 <__assert_fail@plt+0xbee8>
   1d4c0:	ldr	r0, [fp, #16]
   1d4c4:	cmn	r0, #1
   1d4c8:	bne	1d4d8 <__assert_fail@plt+0xbed0>
   1d4cc:	b	1d4d0 <__assert_fail@plt+0xbec8>
   1d4d0:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d4d4:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d4d8:	ldr	r0, [pc, #3424]	; 1e240 <__assert_fail@plt+0xcc38>
   1d4dc:	ldr	r1, [fp, #16]
   1d4e0:	sdiv	r0, r0, r1
   1d4e4:	cmp	r0, #10
   1d4e8:	blt	1d500 <__assert_fail@plt+0xbef8>
   1d4ec:	b	1d514 <__assert_fail@plt+0xbf0c>
   1d4f0:	ldr	r0, [pc, #3276]	; 1e1c4 <__assert_fail@plt+0xcbbc>
   1d4f4:	ldr	r1, [fp, #16]
   1d4f8:	cmp	r0, r1
   1d4fc:	bge	1d514 <__assert_fail@plt+0xbf0c>
   1d500:	ldr	r0, [fp, #16]
   1d504:	movw	r1, #10
   1d508:	mul	r0, r0, r1
   1d50c:	str	r0, [fp, #16]
   1d510:	b	1d988 <__assert_fail@plt+0xc380>
   1d514:	ldr	r0, [fp, #16]
   1d518:	movw	r1, #10
   1d51c:	mul	r0, r0, r1
   1d520:	str	r0, [fp, #16]
   1d524:	b	1d95c <__assert_fail@plt+0xc354>
   1d528:	b	1d5d4 <__assert_fail@plt+0xbfcc>
   1d52c:	ldr	r0, [fp, #16]
   1d530:	cmp	r0, #0
   1d534:	bge	1d56c <__assert_fail@plt+0xbf64>
   1d538:	b	1d550 <__assert_fail@plt+0xbf48>
   1d53c:	ldr	r0, [pc, #3472]	; 1e2d4 <__assert_fail@plt+0xcccc>
   1d540:	ldr	r1, [fp, #16]
   1d544:	cmp	r1, r0
   1d548:	bcc	1d634 <__assert_fail@plt+0xc02c>
   1d54c:	b	1d648 <__assert_fail@plt+0xc040>
   1d550:	ldr	r0, [fp, #16]
   1d554:	mvn	r1, #0
   1d558:	sub	r0, r1, r0
   1d55c:	movw	r1, #1
   1d560:	cmp	r1, r0
   1d564:	bls	1d634 <__assert_fail@plt+0xc02c>
   1d568:	b	1d648 <__assert_fail@plt+0xc040>
   1d56c:	b	1d570 <__assert_fail@plt+0xbf68>
   1d570:	b	1d5c0 <__assert_fail@plt+0xbfb8>
   1d574:	b	1d5c0 <__assert_fail@plt+0xbfb8>
   1d578:	b	1d5c0 <__assert_fail@plt+0xbfb8>
   1d57c:	b	1d580 <__assert_fail@plt+0xbf78>
   1d580:	ldr	r0, [fp, #16]
   1d584:	add	r0, r0, #0
   1d588:	movw	r1, #0
   1d58c:	cmp	r1, r0
   1d590:	blt	1d634 <__assert_fail@plt+0xc02c>
   1d594:	b	1d648 <__assert_fail@plt+0xc040>
   1d598:	ldr	r0, [fp, #16]
   1d59c:	movw	r1, #0
   1d5a0:	cmp	r1, r0
   1d5a4:	bge	1d648 <__assert_fail@plt+0xc040>
   1d5a8:	ldr	r0, [fp, #16]
   1d5ac:	sub	r0, r0, #1
   1d5b0:	mvn	r1, #0
   1d5b4:	cmp	r1, r0
   1d5b8:	blt	1d634 <__assert_fail@plt+0xc02c>
   1d5bc:	b	1d648 <__assert_fail@plt+0xc040>
   1d5c0:	ldr	r0, [fp, #16]
   1d5c4:	movw	r1, #0
   1d5c8:	cmp	r1, r0
   1d5cc:	blt	1d634 <__assert_fail@plt+0xc02c>
   1d5d0:	b	1d648 <__assert_fail@plt+0xc040>
   1d5d4:	b	1d5dc <__assert_fail@plt+0xbfd4>
   1d5d8:	b	1d648 <__assert_fail@plt+0xc040>
   1d5dc:	ldr	r0, [fp, #16]
   1d5e0:	cmp	r0, #0
   1d5e4:	bge	1d624 <__assert_fail@plt+0xc01c>
   1d5e8:	b	1d5ec <__assert_fail@plt+0xbfe4>
   1d5ec:	b	1d60c <__assert_fail@plt+0xc004>
   1d5f0:	b	1d60c <__assert_fail@plt+0xc004>
   1d5f4:	ldr	r0, [fp, #16]
   1d5f8:	cmn	r0, #1
   1d5fc:	bne	1d60c <__assert_fail@plt+0xc004>
   1d600:	b	1d604 <__assert_fail@plt+0xbffc>
   1d604:	b	1d634 <__assert_fail@plt+0xc02c>
   1d608:	b	1d634 <__assert_fail@plt+0xc02c>
   1d60c:	ldr	r0, [fp, #16]
   1d610:	movw	r1, #0
   1d614:	sdiv	r0, r1, r0
   1d618:	cmp	r0, #10
   1d61c:	blt	1d634 <__assert_fail@plt+0xc02c>
   1d620:	b	1d648 <__assert_fail@plt+0xc040>
   1d624:	ldr	r0, [pc, #3240]	; 1e2d4 <__assert_fail@plt+0xcccc>
   1d628:	ldr	r1, [fp, #16]
   1d62c:	cmp	r0, r1
   1d630:	bcs	1d648 <__assert_fail@plt+0xc040>
   1d634:	ldr	r0, [fp, #16]
   1d638:	movw	r1, #10
   1d63c:	mul	r0, r0, r1
   1d640:	str	r0, [fp, #16]
   1d644:	b	1d988 <__assert_fail@plt+0xc380>
   1d648:	ldr	r0, [fp, #16]
   1d64c:	movw	r1, #10
   1d650:	mul	r0, r0, r1
   1d654:	str	r0, [fp, #16]
   1d658:	b	1d95c <__assert_fail@plt+0xc354>
   1d65c:	b	1d660 <__assert_fail@plt+0xc058>
   1d660:	b	1d748 <__assert_fail@plt+0xc140>
   1d664:	ldr	r0, [fp, #16]
   1d668:	cmp	r0, #0
   1d66c:	bge	1d6d0 <__assert_fail@plt+0xc0c8>
   1d670:	b	1d674 <__assert_fail@plt+0xc06c>
   1d674:	ldr	r0, [fp, #16]
   1d678:	movw	r1, #52428	; 0xcccc
   1d67c:	movt	r1, #52428	; 0xcccc
   1d680:	subs	r1, r0, r1
   1d684:	movw	r2, #52428	; 0xcccc
   1d688:	movt	r2, #3276	; 0xccc
   1d68c:	rscs	r0, r2, r0, asr #31
   1d690:	str	r1, [sp, #348]	; 0x15c
   1d694:	str	r0, [sp, #344]	; 0x158
   1d698:	blt	1d7dc <__assert_fail@plt+0xc1d4>
   1d69c:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d6a0:	ldr	r0, [fp, #16]
   1d6a4:	mvn	r0, r0
   1d6a8:	movw	r1, #13107	; 0x3333
   1d6ac:	movt	r1, #13107	; 0x3333
   1d6b0:	subs	r1, r1, r0
   1d6b4:	movw	r2, #13107	; 0x3333
   1d6b8:	movt	r2, #62259	; 0xf333
   1d6bc:	sbcs	r0, r2, r0, asr #31
   1d6c0:	str	r1, [sp, #340]	; 0x154
   1d6c4:	str	r0, [sp, #336]	; 0x150
   1d6c8:	blt	1d7dc <__assert_fail@plt+0xc1d4>
   1d6cc:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d6d0:	b	1d71c <__assert_fail@plt+0xc114>
   1d6d4:	b	1d6d8 <__assert_fail@plt+0xc0d0>
   1d6d8:	ldr	r0, [fp, #16]
   1d6dc:	mov	r1, #-2147483648	; 0x80000000
   1d6e0:	add	r1, r1, r0, asr #31
   1d6e4:	rsbs	r0, r0, #0
   1d6e8:	rscs	r1, r1, #0
   1d6ec:	str	r0, [sp, #332]	; 0x14c
   1d6f0:	str	r1, [sp, #328]	; 0x148
   1d6f4:	blt	1d7dc <__assert_fail@plt+0xc1d4>
   1d6f8:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d6fc:	ldr	r0, [fp, #16]
   1d700:	movw	r1, #0
   1d704:	cmp	r1, r0
   1d708:	bge	1d7f0 <__assert_fail@plt+0xc1e8>
   1d70c:	mov	r0, #0
   1d710:	cmp	r0, #0
   1d714:	bne	1d7dc <__assert_fail@plt+0xc1d4>
   1d718:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d71c:	ldr	r0, [fp, #16]
   1d720:	movw	r1, #13108	; 0x3334
   1d724:	movt	r1, #13107	; 0x3333
   1d728:	subs	r1, r1, r0
   1d72c:	movw	r2, #13107	; 0x3333
   1d730:	movt	r2, #62259	; 0xf333
   1d734:	sbcs	r0, r2, r0, asr #31
   1d738:	str	r1, [sp, #324]	; 0x144
   1d73c:	str	r0, [sp, #320]	; 0x140
   1d740:	blt	1d7dc <__assert_fail@plt+0xc1d4>
   1d744:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d748:	b	1d750 <__assert_fail@plt+0xc148>
   1d74c:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d750:	ldr	r0, [fp, #16]
   1d754:	cmp	r0, #0
   1d758:	bge	1d7b0 <__assert_fail@plt+0xc1a8>
   1d75c:	ldr	r0, [fp, #16]
   1d760:	cmn	r0, #1
   1d764:	bne	1d774 <__assert_fail@plt+0xc16c>
   1d768:	b	1d76c <__assert_fail@plt+0xc164>
   1d76c:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d770:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d774:	ldr	r0, [fp, #16]
   1d778:	asr	r3, r0, #31
   1d77c:	mov	r1, #0
   1d780:	mov	r2, #-2147483648	; 0x80000000
   1d784:	str	r0, [sp, #316]	; 0x13c
   1d788:	mov	r0, r1
   1d78c:	mov	r1, r2
   1d790:	ldr	r2, [sp, #316]	; 0x13c
   1d794:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   1d798:	subs	r0, r0, #10
   1d79c:	sbcs	r1, r1, #0
   1d7a0:	str	r0, [sp, #312]	; 0x138
   1d7a4:	str	r1, [sp, #308]	; 0x134
   1d7a8:	blt	1d7dc <__assert_fail@plt+0xc1d4>
   1d7ac:	b	1d7f0 <__assert_fail@plt+0xc1e8>
   1d7b0:	ldr	r0, [fp, #16]
   1d7b4:	movw	r1, #52429	; 0xcccd
   1d7b8:	movt	r1, #52428	; 0xcccc
   1d7bc:	subs	r1, r0, r1
   1d7c0:	movw	r2, #52428	; 0xcccc
   1d7c4:	movt	r2, #3276	; 0xccc
   1d7c8:	rscs	r0, r2, r0, asr #31
   1d7cc:	str	r1, [sp, #304]	; 0x130
   1d7d0:	str	r0, [sp, #300]	; 0x12c
   1d7d4:	blt	1d7f0 <__assert_fail@plt+0xc1e8>
   1d7d8:	b	1d7dc <__assert_fail@plt+0xc1d4>
   1d7dc:	ldr	r0, [fp, #16]
   1d7e0:	add	r0, r0, r0, lsl #2
   1d7e4:	lsl	r0, r0, #1
   1d7e8:	str	r0, [fp, #16]
   1d7ec:	b	1d988 <__assert_fail@plt+0xc380>
   1d7f0:	ldr	r0, [fp, #16]
   1d7f4:	add	r0, r0, r0, lsl #2
   1d7f8:	lsl	r0, r0, #1
   1d7fc:	str	r0, [fp, #16]
   1d800:	b	1d95c <__assert_fail@plt+0xc354>
   1d804:	b	1d8bc <__assert_fail@plt+0xc2b4>
   1d808:	ldr	r0, [fp, #16]
   1d80c:	cmp	r0, #0
   1d810:	bge	1d854 <__assert_fail@plt+0xc24c>
   1d814:	b	1d844 <__assert_fail@plt+0xc23c>
   1d818:	ldr	r0, [fp, #16]
   1d81c:	movw	r1, #39321	; 0x9999
   1d820:	movt	r1, #39321	; 0x9999
   1d824:	subs	r1, r0, r1
   1d828:	movw	r2, #39321	; 0x9999
   1d82c:	movt	r2, #6553	; 0x1999
   1d830:	rscs	r0, r2, r0, asr #31
   1d834:	str	r1, [sp, #296]	; 0x128
   1d838:	str	r0, [sp, #292]	; 0x124
   1d83c:	bcc	1d938 <__assert_fail@plt+0xc330>
   1d840:	b	1d94c <__assert_fail@plt+0xc344>
   1d844:	ldr	r0, [fp, #16]
   1d848:	cmn	r0, #1
   1d84c:	bne	1d938 <__assert_fail@plt+0xc330>
   1d850:	b	1d94c <__assert_fail@plt+0xc344>
   1d854:	b	1d858 <__assert_fail@plt+0xc250>
   1d858:	b	1d8a8 <__assert_fail@plt+0xc2a0>
   1d85c:	b	1d8a8 <__assert_fail@plt+0xc2a0>
   1d860:	b	1d8a8 <__assert_fail@plt+0xc2a0>
   1d864:	b	1d868 <__assert_fail@plt+0xc260>
   1d868:	ldr	r0, [fp, #16]
   1d86c:	add	r0, r0, #0
   1d870:	movw	r1, #0
   1d874:	cmp	r1, r0
   1d878:	blt	1d938 <__assert_fail@plt+0xc330>
   1d87c:	b	1d94c <__assert_fail@plt+0xc344>
   1d880:	ldr	r0, [fp, #16]
   1d884:	movw	r1, #0
   1d888:	cmp	r1, r0
   1d88c:	bge	1d94c <__assert_fail@plt+0xc344>
   1d890:	ldr	r0, [fp, #16]
   1d894:	sub	r0, r0, #1
   1d898:	mvn	r1, #0
   1d89c:	cmp	r1, r0
   1d8a0:	blt	1d938 <__assert_fail@plt+0xc330>
   1d8a4:	b	1d94c <__assert_fail@plt+0xc344>
   1d8a8:	ldr	r0, [fp, #16]
   1d8ac:	movw	r1, #0
   1d8b0:	cmp	r1, r0
   1d8b4:	blt	1d938 <__assert_fail@plt+0xc330>
   1d8b8:	b	1d94c <__assert_fail@plt+0xc344>
   1d8bc:	b	1d8c4 <__assert_fail@plt+0xc2bc>
   1d8c0:	b	1d94c <__assert_fail@plt+0xc344>
   1d8c4:	ldr	r0, [fp, #16]
   1d8c8:	cmp	r0, #0
   1d8cc:	bge	1d90c <__assert_fail@plt+0xc304>
   1d8d0:	b	1d8d4 <__assert_fail@plt+0xc2cc>
   1d8d4:	b	1d8f4 <__assert_fail@plt+0xc2ec>
   1d8d8:	b	1d8f4 <__assert_fail@plt+0xc2ec>
   1d8dc:	ldr	r0, [fp, #16]
   1d8e0:	cmn	r0, #1
   1d8e4:	bne	1d8f4 <__assert_fail@plt+0xc2ec>
   1d8e8:	b	1d8ec <__assert_fail@plt+0xc2e4>
   1d8ec:	b	1d938 <__assert_fail@plt+0xc330>
   1d8f0:	b	1d938 <__assert_fail@plt+0xc330>
   1d8f4:	ldr	r0, [fp, #16]
   1d8f8:	movw	r1, #0
   1d8fc:	sdiv	r0, r1, r0
   1d900:	cmp	r0, #10
   1d904:	blt	1d938 <__assert_fail@plt+0xc330>
   1d908:	b	1d94c <__assert_fail@plt+0xc344>
   1d90c:	ldr	r0, [fp, #16]
   1d910:	movw	r1, #39322	; 0x999a
   1d914:	movt	r1, #39321	; 0x9999
   1d918:	subs	r1, r0, r1
   1d91c:	movw	r2, #39321	; 0x9999
   1d920:	movt	r2, #6553	; 0x1999
   1d924:	rscs	r0, r2, r0, asr #31
   1d928:	str	r1, [sp, #288]	; 0x120
   1d92c:	str	r0, [sp, #284]	; 0x11c
   1d930:	bcc	1d94c <__assert_fail@plt+0xc344>
   1d934:	b	1d938 <__assert_fail@plt+0xc330>
   1d938:	ldr	r0, [fp, #16]
   1d93c:	add	r0, r0, r0, lsl #2
   1d940:	lsl	r0, r0, #1
   1d944:	str	r0, [fp, #16]
   1d948:	b	1d988 <__assert_fail@plt+0xc380>
   1d94c:	ldr	r0, [fp, #16]
   1d950:	add	r0, r0, r0, lsl #2
   1d954:	lsl	r0, r0, #1
   1d958:	str	r0, [fp, #16]
   1d95c:	ldr	r0, [fp, #16]
   1d960:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1d964:	ldrb	r1, [r1]
   1d968:	sub	r1, r1, #48	; 0x30
   1d96c:	add	r1, r0, r1
   1d970:	mov	r2, #1
   1d974:	cmp	r1, r0
   1d978:	movwvc	r2, #0
   1d97c:	str	r1, [fp, #16]
   1d980:	tst	r2, #1
   1d984:	beq	1d990 <__assert_fail@plt+0xc388>
   1d988:	ldr	r0, [pc, #2108]	; 1e1cc <__assert_fail@plt+0xcbc4>
   1d98c:	str	r0, [fp, #16]
   1d990:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d994:	add	r0, r0, #1
   1d998:	str	r0, [fp, #-72]	; 0xffffffb8
   1d99c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d9a0:	ldrb	r0, [r0]
   1d9a4:	sub	r0, r0, #48	; 0x30
   1d9a8:	cmp	r0, #9
   1d9ac:	bls	1ccac <__assert_fail@plt+0xb6a4>
   1d9b0:	b	1d9b4 <__assert_fail@plt+0xc3ac>
   1d9b4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d9b8:	ldrb	r0, [r0]
   1d9bc:	mov	r1, r0
   1d9c0:	cmp	r0, #69	; 0x45
   1d9c4:	str	r1, [sp, #280]	; 0x118
   1d9c8:	beq	1d9e0 <__assert_fail@plt+0xc3d8>
   1d9cc:	b	1d9d0 <__assert_fail@plt+0xc3c8>
   1d9d0:	ldr	r0, [sp, #280]	; 0x118
   1d9d4:	cmp	r0, #79	; 0x4f
   1d9d8:	bne	1d9f8 <__assert_fail@plt+0xc3f0>
   1d9dc:	b	1d9e0 <__assert_fail@plt+0xc3d8>
   1d9e0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1d9e4:	add	r1, r0, #1
   1d9e8:	str	r1, [fp, #-72]	; 0xffffffb8
   1d9ec:	ldrb	r0, [r0]
   1d9f0:	str	r0, [fp, #-80]	; 0xffffffb0
   1d9f4:	b	1da00 <__assert_fail@plt+0xc3f8>
   1d9f8:	movw	r0, #0
   1d9fc:	str	r0, [fp, #-80]	; 0xffffffb0
   1da00:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1da04:	ldrb	r0, [r0]
   1da08:	str	r0, [fp, #-136]	; 0xffffff78
   1da0c:	ldr	r0, [fp, #-136]	; 0xffffff78
   1da10:	cmp	r0, #122	; 0x7a
   1da14:	str	r0, [sp, #276]	; 0x114
   1da18:	bhi	1ffb4 <__assert_fail@plt+0xe9ac>
   1da1c:	add	r0, pc, #8
   1da20:	ldr	r1, [sp, #276]	; 0x114
   1da24:	ldr	r0, [r0, r1, lsl #2]
   1da28:	mov	pc, r0
   1da2c:	andeq	pc, r1, r0, lsr #31
   1da30:			; <UNDEFINED> instruction: 0x0001ffb4
   1da34:			; <UNDEFINED> instruction: 0x0001ffb4
   1da38:			; <UNDEFINED> instruction: 0x0001ffb4
   1da3c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da40:			; <UNDEFINED> instruction: 0x0001ffb4
   1da44:			; <UNDEFINED> instruction: 0x0001ffb4
   1da48:			; <UNDEFINED> instruction: 0x0001ffb4
   1da4c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da50:			; <UNDEFINED> instruction: 0x0001ffb4
   1da54:			; <UNDEFINED> instruction: 0x0001ffb4
   1da58:			; <UNDEFINED> instruction: 0x0001ffb4
   1da5c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da60:			; <UNDEFINED> instruction: 0x0001ffb4
   1da64:			; <UNDEFINED> instruction: 0x0001ffb4
   1da68:			; <UNDEFINED> instruction: 0x0001ffb4
   1da6c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da70:			; <UNDEFINED> instruction: 0x0001ffb4
   1da74:			; <UNDEFINED> instruction: 0x0001ffb4
   1da78:			; <UNDEFINED> instruction: 0x0001ffb4
   1da7c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da80:			; <UNDEFINED> instruction: 0x0001ffb4
   1da84:			; <UNDEFINED> instruction: 0x0001ffb4
   1da88:			; <UNDEFINED> instruction: 0x0001ffb4
   1da8c:			; <UNDEFINED> instruction: 0x0001ffb4
   1da90:			; <UNDEFINED> instruction: 0x0001ffb4
   1da94:			; <UNDEFINED> instruction: 0x0001ffb4
   1da98:			; <UNDEFINED> instruction: 0x0001ffb4
   1da9c:			; <UNDEFINED> instruction: 0x0001ffb4
   1daa0:			; <UNDEFINED> instruction: 0x0001ffb4
   1daa4:			; <UNDEFINED> instruction: 0x0001ffb4
   1daa8:			; <UNDEFINED> instruction: 0x0001ffb4
   1daac:			; <UNDEFINED> instruction: 0x0001ffb4
   1dab0:			; <UNDEFINED> instruction: 0x0001ffb4
   1dab4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dab8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dabc:			; <UNDEFINED> instruction: 0x0001ffb4
   1dac0:	andeq	sp, r1, r8, lsl ip
   1dac4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dac8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dacc:			; <UNDEFINED> instruction: 0x0001ffb4
   1dad0:			; <UNDEFINED> instruction: 0x0001ffb4
   1dad4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dad8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dadc:			; <UNDEFINED> instruction: 0x0001ffb4
   1dae0:			; <UNDEFINED> instruction: 0x0001ffb4
   1dae4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dae8:			; <UNDEFINED> instruction: 0x0001ffb4
   1daec:			; <UNDEFINED> instruction: 0x0001ffb4
   1daf0:			; <UNDEFINED> instruction: 0x0001ffb4
   1daf4:			; <UNDEFINED> instruction: 0x0001ffb4
   1daf8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dafc:			; <UNDEFINED> instruction: 0x0001ffb4
   1db00:			; <UNDEFINED> instruction: 0x0001ffb4
   1db04:			; <UNDEFINED> instruction: 0x0001ffb4
   1db08:			; <UNDEFINED> instruction: 0x0001ffb4
   1db0c:			; <UNDEFINED> instruction: 0x0001ffb4
   1db10:			; <UNDEFINED> instruction: 0x0001ffb4
   1db14:	andeq	pc, r1, r8, lsr sp	; <UNPREDICTABLE>
   1db18:			; <UNDEFINED> instruction: 0x0001ffb4
   1db1c:			; <UNDEFINED> instruction: 0x0001ffb4
   1db20:			; <UNDEFINED> instruction: 0x0001ffb4
   1db24:			; <UNDEFINED> instruction: 0x0001ffb4
   1db28:			; <UNDEFINED> instruction: 0x0001ffb4
   1db2c:			; <UNDEFINED> instruction: 0x0001ffb4
   1db30:	andeq	sp, r1, ip, asr #27
   1db34:	andeq	sp, r1, ip, lsr #28
   1db38:	andeq	lr, r1, r4, lsr #6
   1db3c:	strdeq	lr, [r1], -r4
   1db40:			; <UNDEFINED> instruction: 0x0001ffb4
   1db44:	andeq	lr, r1, r0, asr #21
   1db48:	andeq	pc, r1, ip, asr #12
   1db4c:	andeq	lr, r1, r0, lsr fp
   1db50:	andeq	lr, r1, ip, asr fp
   1db54:			; <UNDEFINED> instruction: 0x0001ffb4
   1db58:			; <UNDEFINED> instruction: 0x0001ffb4
   1db5c:			; <UNDEFINED> instruction: 0x0001ffb4
   1db60:	andeq	lr, r1, r4, lsr #24
   1db64:	muleq	r1, ip, ip
   1db68:			; <UNDEFINED> instruction: 0x0001ffb4
   1db6c:	andeq	pc, r1, r4, ror r2	; <UNPREDICTABLE>
   1db70:			; <UNDEFINED> instruction: 0x0001ffb4
   1db74:	ldrdeq	pc, [r1], -r8
   1db78:	andeq	pc, r1, ip, ror #5
   1db7c:	andeq	pc, r1, r4, asr r4	; <UNPREDICTABLE>
   1db80:	andeq	pc, r1, r8, lsl #12
   1db84:	andeq	pc, r1, ip, asr #12
   1db88:	ldrdeq	pc, [r1], -r4
   1db8c:	andeq	pc, r1, r0, asr #8
   1db90:	andeq	pc, r1, r0, ror #20
   1db94:	andeq	pc, r1, r4, ror #22
   1db98:			; <UNDEFINED> instruction: 0x0001ffb4
   1db9c:			; <UNDEFINED> instruction: 0x0001ffb4
   1dba0:			; <UNDEFINED> instruction: 0x0001ffb4
   1dba4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dba8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dbac:			; <UNDEFINED> instruction: 0x0001ffb4
   1dbb0:	muleq	r1, ip, sp
   1dbb4:	strdeq	sp, [r1], -ip
   1dbb8:	andeq	sp, r1, ip, asr lr
   1dbbc:	andeq	lr, r1, r4, lsl r4
   1dbc0:	andeq	lr, r1, r0, asr #8
   1dbc4:			; <UNDEFINED> instruction: 0x0001ffb4
   1dbc8:	andeq	pc, r1, ip, asr #12
   1dbcc:	strdeq	sp, [r1], -ip
   1dbd0:			; <UNDEFINED> instruction: 0x0001ffb4
   1dbd4:	ldrdeq	lr, [r1], -r8
   1dbd8:	andeq	lr, r1, r4, lsl #23
   1dbdc:			; <UNDEFINED> instruction: 0x0001ebb0
   1dbe0:	andeq	lr, r1, r0, asr ip
   1dbe4:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
   1dbe8:			; <UNDEFINED> instruction: 0x0001ffb4
   1dbec:	andeq	pc, r1, r4, lsl #5
   1dbf0:	andeq	pc, r1, r4, lsr #5
   1dbf4:	andeq	pc, r1, r8, ror #5
   1dbf8:	andeq	pc, r1, ip, lsl r3	; <UNPREDICTABLE>
   1dbfc:	andeq	pc, r1, r4, ror #8
   1dc00:	andeq	pc, r1, r8, asr #11
   1dc04:			; <UNDEFINED> instruction: 0x0001ffb4
   1dc08:	andeq	pc, r1, r4, lsr sl	; <UNPREDICTABLE>
   1dc0c:	andeq	lr, r1, r0, ror #7
   1dc10:	andeq	pc, r1, r4, asr #21
   1dc14:	muleq	r1, ip, sp
   1dc18:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1dc1c:	mvn	r1, #0
   1dc20:	add	r0, r0, r1
   1dc24:	ldr	r1, [fp, #-160]	; 0xffffff60
   1dc28:	cmp	r0, r1
   1dc2c:	beq	1dc34 <__assert_fail@plt+0xc62c>
   1dc30:	b	1ffa4 <__assert_fail@plt+0xe99c>
   1dc34:	b	1dc38 <__assert_fail@plt+0xc630>
   1dc38:	movw	r0, #1
   1dc3c:	str	r0, [fp, #-164]	; 0xffffff5c
   1dc40:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dc44:	cmp	r0, #45	; 0x2d
   1dc48:	beq	1dc58 <__assert_fail@plt+0xc650>
   1dc4c:	ldr	r0, [fp, #16]
   1dc50:	cmp	r0, #0
   1dc54:	bge	1dc64 <__assert_fail@plt+0xc65c>
   1dc58:	movw	r0, #0
   1dc5c:	str	r0, [sp, #272]	; 0x110
   1dc60:	b	1dc6c <__assert_fail@plt+0xc664>
   1dc64:	ldr	r0, [fp, #16]
   1dc68:	str	r0, [sp, #272]	; 0x110
   1dc6c:	ldr	r0, [sp, #272]	; 0x110
   1dc70:	str	r0, [fp, #-168]	; 0xffffff58
   1dc74:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1dc78:	ldr	r1, [fp, #-168]	; 0xffffff58
   1dc7c:	cmp	r0, r1
   1dc80:	bcs	1dc90 <__assert_fail@plt+0xc688>
   1dc84:	ldr	r0, [fp, #-168]	; 0xffffff58
   1dc88:	str	r0, [sp, #268]	; 0x10c
   1dc8c:	b	1dc98 <__assert_fail@plt+0xc690>
   1dc90:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1dc94:	str	r0, [sp, #268]	; 0x10c
   1dc98:	ldr	r0, [sp, #268]	; 0x10c
   1dc9c:	str	r0, [fp, #-172]	; 0xffffff54
   1dca0:	ldr	r0, [fp, #-172]	; 0xffffff54
   1dca4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dca8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1dcac:	sub	r1, r1, r2
   1dcb0:	cmp	r0, r1
   1dcb4:	bcc	1dcd0 <__assert_fail@plt+0xc6c8>
   1dcb8:	bl	114e8 <__errno_location@plt>
   1dcbc:	movw	lr, #34	; 0x22
   1dcc0:	str	lr, [r0]
   1dcc4:	movw	r0, #0
   1dcc8:	str	r0, [fp, #-28]	; 0xffffffe4
   1dccc:	b	201d8 <__assert_fail@plt+0xebd0>
   1dcd0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dcd4:	movw	r1, #0
   1dcd8:	cmp	r0, r1
   1dcdc:	beq	1dd88 <__assert_fail@plt+0xc780>
   1dce0:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1dce4:	ldr	r1, [fp, #-168]	; 0xffffff58
   1dce8:	cmp	r0, r1
   1dcec:	bcs	1dd68 <__assert_fail@plt+0xc760>
   1dcf0:	ldr	r0, [fp, #-168]	; 0xffffff58
   1dcf4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   1dcf8:	sub	r0, r0, r1
   1dcfc:	str	r0, [fp, #-176]	; 0xffffff50
   1dd00:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dd04:	cmp	r0, #48	; 0x30
   1dd08:	beq	1dd18 <__assert_fail@plt+0xc710>
   1dd0c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dd10:	cmp	r0, #43	; 0x2b
   1dd14:	bne	1dd40 <__assert_fail@plt+0xc738>
   1dd18:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dd1c:	ldr	r2, [fp, #-176]	; 0xffffff50
   1dd20:	movw	r1, #48	; 0x30
   1dd24:	and	r1, r1, #255	; 0xff
   1dd28:	bl	11500 <memset@plt>
   1dd2c:	ldr	r0, [fp, #-176]	; 0xffffff50
   1dd30:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1dd34:	add	r0, r1, r0
   1dd38:	str	r0, [fp, #-68]	; 0xffffffbc
   1dd3c:	b	1dd64 <__assert_fail@plt+0xc75c>
   1dd40:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dd44:	ldr	r2, [fp, #-176]	; 0xffffff50
   1dd48:	movw	r1, #32
   1dd4c:	and	r1, r1, #255	; 0xff
   1dd50:	bl	11500 <memset@plt>
   1dd54:	ldr	r0, [fp, #-176]	; 0xffffff50
   1dd58:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1dd5c:	add	r0, r1, r0
   1dd60:	str	r0, [fp, #-68]	; 0xffffffbc
   1dd64:	b	1dd68 <__assert_fail@plt+0xc760>
   1dd68:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1dd6c:	ldrb	r0, [r0]
   1dd70:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1dd74:	strb	r0, [r1]
   1dd78:	ldr	r0, [fp, #-164]	; 0xffffff5c
   1dd7c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1dd80:	add	r0, r1, r0
   1dd84:	str	r0, [fp, #-68]	; 0xffffffbc
   1dd88:	ldr	r0, [fp, #-172]	; 0xffffff54
   1dd8c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1dd90:	add	r0, r1, r0
   1dd94:	str	r0, [fp, #-64]	; 0xffffffc0
   1dd98:	b	20178 <__assert_fail@plt+0xeb70>
   1dd9c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1dda0:	cmp	r0, #0
   1dda4:	beq	1ddac <__assert_fail@plt+0xc7a4>
   1dda8:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ddac:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1ddb0:	tst	r0, #1
   1ddb4:	beq	1ddc8 <__assert_fail@plt+0xc7c0>
   1ddb8:	movw	r0, #1
   1ddbc:	strb	r0, [fp, #-124]	; 0xffffff84
   1ddc0:	movw	r0, #0
   1ddc4:	strb	r0, [fp, #-123]	; 0xffffff85
   1ddc8:	b	1e090 <__assert_fail@plt+0xca88>
   1ddcc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ddd0:	cmp	r0, #0
   1ddd4:	beq	1dddc <__assert_fail@plt+0xc7d4>
   1ddd8:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1dddc:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1dde0:	tst	r0, #1
   1dde4:	beq	1ddf8 <__assert_fail@plt+0xc7f0>
   1dde8:	movw	r0, #1
   1ddec:	strb	r0, [fp, #-124]	; 0xffffff84
   1ddf0:	movw	r0, #0
   1ddf4:	strb	r0, [fp, #-123]	; 0xffffff85
   1ddf8:	b	1e090 <__assert_fail@plt+0xca88>
   1ddfc:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1de00:	tst	r0, #1
   1de04:	beq	1de18 <__assert_fail@plt+0xc810>
   1de08:	movw	r0, #1
   1de0c:	strb	r0, [fp, #-124]	; 0xffffff84
   1de10:	movw	r0, #0
   1de14:	strb	r0, [fp, #-123]	; 0xffffff85
   1de18:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1de1c:	cmp	r0, #69	; 0x45
   1de20:	bne	1de28 <__assert_fail@plt+0xc820>
   1de24:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1de28:	b	1e090 <__assert_fail@plt+0xca88>
   1de2c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1de30:	cmp	r0, #69	; 0x45
   1de34:	bne	1de3c <__assert_fail@plt+0xc834>
   1de38:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1de3c:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1de40:	tst	r0, #1
   1de44:	beq	1de58 <__assert_fail@plt+0xc850>
   1de48:	movw	r0, #1
   1de4c:	strb	r0, [fp, #-124]	; 0xffffff84
   1de50:	movw	r0, #0
   1de54:	strb	r0, [fp, #-123]	; 0xffffff85
   1de58:	b	1e090 <__assert_fail@plt+0xca88>
   1de5c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1de60:	cmp	r0, #79	; 0x4f
   1de64:	bne	1de6c <__assert_fail@plt+0xc864>
   1de68:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1de6c:	b	1e090 <__assert_fail@plt+0xca88>
   1de70:	mvn	r0, #0
   1de74:	str	r0, [fp, #-140]	; 0xffffff74
   1de78:	ldr	r2, [fp, #-104]	; 0xffffff98
   1de7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1de80:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1de84:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1de88:	ldr	ip, [fp, #-140]	; 0xffffff74
   1de8c:	ldr	lr, [fp, #20]
   1de90:	ldr	r4, [fp, #24]
   1de94:	ldr	r5, [fp, #28]
   1de98:	movw	r6, #0
   1de9c:	str	r0, [sp, #264]	; 0x108
   1dea0:	mov	r0, r6
   1dea4:	mvn	r6, #0
   1dea8:	str	r1, [sp, #260]	; 0x104
   1deac:	mov	r1, r6
   1deb0:	ldr	r6, [sp, #264]	; 0x108
   1deb4:	and	r7, r6, #1
   1deb8:	str	r7, [sp]
   1debc:	ldr	r7, [sp, #260]	; 0x104
   1dec0:	str	r7, [sp, #4]
   1dec4:	str	ip, [sp, #8]
   1dec8:	str	lr, [sp, #12]
   1decc:	str	r4, [sp, #16]
   1ded0:	str	r5, [sp, #20]
   1ded4:	bl	1c95c <__assert_fail@plt+0xb354>
   1ded8:	str	r0, [fp, #-180]	; 0xffffff4c
   1dedc:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1dee0:	str	r0, [fp, #-184]	; 0xffffff48
   1dee4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dee8:	cmp	r0, #45	; 0x2d
   1deec:	beq	1defc <__assert_fail@plt+0xc8f4>
   1def0:	ldr	r0, [fp, #16]
   1def4:	cmp	r0, #0
   1def8:	bge	1df08 <__assert_fail@plt+0xc900>
   1defc:	movw	r0, #0
   1df00:	str	r0, [sp, #256]	; 0x100
   1df04:	b	1df10 <__assert_fail@plt+0xc908>
   1df08:	ldr	r0, [fp, #16]
   1df0c:	str	r0, [sp, #256]	; 0x100
   1df10:	ldr	r0, [sp, #256]	; 0x100
   1df14:	str	r0, [fp, #-188]	; 0xffffff44
   1df18:	ldr	r0, [fp, #-184]	; 0xffffff48
   1df1c:	ldr	r1, [fp, #-188]	; 0xffffff44
   1df20:	cmp	r0, r1
   1df24:	bcs	1df38 <__assert_fail@plt+0xc930>
   1df28:	ldr	r0, [fp, #-188]	; 0xffffff44
   1df2c:	str	r0, [sp, #252]	; 0xfc
   1df30:	b	1df40 <__assert_fail@plt+0xc938>
   1df34:			; <UNDEFINED> instruction: 0xfffff334
   1df38:	ldr	r0, [fp, #-184]	; 0xffffff48
   1df3c:	str	r0, [sp, #252]	; 0xfc
   1df40:	ldr	r0, [sp, #252]	; 0xfc
   1df44:	str	r0, [fp, #-192]	; 0xffffff40
   1df48:	ldr	r0, [fp, #-192]	; 0xffffff40
   1df4c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1df50:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1df54:	sub	r1, r1, r2
   1df58:	cmp	r0, r1
   1df5c:	bcc	1df7c <__assert_fail@plt+0xc974>
   1df60:	bl	114e8 <__errno_location@plt>
   1df64:	movw	lr, #34	; 0x22
   1df68:	str	lr, [r0]
   1df6c:	movw	r0, #0
   1df70:	str	r0, [fp, #-28]	; 0xffffffe4
   1df74:	b	201d8 <__assert_fail@plt+0xebd0>
   1df78:			; <UNDEFINED> instruction: 0xffff8000
   1df7c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1df80:	movw	r1, #0
   1df84:	cmp	r0, r1
   1df88:	beq	1e078 <__assert_fail@plt+0xca70>
   1df8c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1df90:	ldr	r1, [fp, #-188]	; 0xffffff44
   1df94:	cmp	r0, r1
   1df98:	bcs	1e014 <__assert_fail@plt+0xca0c>
   1df9c:	ldr	r0, [fp, #-188]	; 0xffffff44
   1dfa0:	ldr	r1, [fp, #-184]	; 0xffffff48
   1dfa4:	sub	r0, r0, r1
   1dfa8:	str	r0, [fp, #-196]	; 0xffffff3c
   1dfac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dfb0:	cmp	r0, #48	; 0x30
   1dfb4:	beq	1dfc4 <__assert_fail@plt+0xc9bc>
   1dfb8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1dfbc:	cmp	r0, #43	; 0x2b
   1dfc0:	bne	1dfec <__assert_fail@plt+0xc9e4>
   1dfc4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dfc8:	ldr	r2, [fp, #-196]	; 0xffffff3c
   1dfcc:	movw	r1, #48	; 0x30
   1dfd0:	and	r1, r1, #255	; 0xff
   1dfd4:	bl	11500 <memset@plt>
   1dfd8:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1dfdc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1dfe0:	add	r0, r1, r0
   1dfe4:	str	r0, [fp, #-68]	; 0xffffffbc
   1dfe8:	b	1e010 <__assert_fail@plt+0xca08>
   1dfec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1dff0:	ldr	r2, [fp, #-196]	; 0xffffff3c
   1dff4:	movw	r1, #32
   1dff8:	and	r1, r1, #255	; 0xff
   1dffc:	bl	11500 <memset@plt>
   1e000:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1e004:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e008:	add	r0, r1, r0
   1e00c:	str	r0, [fp, #-68]	; 0xffffffbc
   1e010:	b	1e014 <__assert_fail@plt+0xca0c>
   1e014:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e018:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e01c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e020:	sub	r1, r1, r2
   1e024:	ldr	r2, [fp, #-104]	; 0xffffff98
   1e028:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1e02c:	ldrb	ip, [fp, #-124]	; 0xffffff84
   1e030:	ldr	lr, [fp, #-76]	; 0xffffffb4
   1e034:	ldr	r4, [fp, #-140]	; 0xffffff74
   1e038:	ldr	r5, [fp, #20]
   1e03c:	ldr	r6, [fp, #24]
   1e040:	ldr	r7, [fp, #28]
   1e044:	and	ip, ip, #1
   1e048:	str	ip, [sp]
   1e04c:	str	lr, [sp, #4]
   1e050:	str	r4, [sp, #8]
   1e054:	str	r5, [sp, #12]
   1e058:	str	r6, [sp, #16]
   1e05c:	str	r7, [sp, #20]
   1e060:	bl	1c95c <__assert_fail@plt+0xb354>
   1e064:	ldr	r1, [fp, #-184]	; 0xffffff48
   1e068:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1e06c:	add	r1, r2, r1
   1e070:	str	r1, [fp, #-68]	; 0xffffffbc
   1e074:	str	r0, [sp, #248]	; 0xf8
   1e078:	ldr	r0, [fp, #-192]	; 0xffffff40
   1e07c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e080:	add	r0, r1, r0
   1e084:	str	r0, [fp, #-64]	; 0xffffffc0
   1e088:	b	20178 <__assert_fail@plt+0xeb70>
   1e08c:			; <UNDEFINED> instruction: 0xffffe667
   1e090:	sub	r0, fp, #201	; 0xc9
   1e094:	str	r0, [fp, #-208]	; 0xffffff30
   1e098:	ldr	r0, [fp, #-208]	; 0xffffff30
   1e09c:	add	r1, r0, #1
   1e0a0:	str	r1, [fp, #-208]	; 0xffffff30
   1e0a4:	movw	r1, #32
   1e0a8:	strb	r1, [r0]
   1e0ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   1e0b0:	add	r1, r0, #1
   1e0b4:	str	r1, [fp, #-208]	; 0xffffff30
   1e0b8:	movw	r1, #37	; 0x25
   1e0bc:	strb	r1, [r0]
   1e0c0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e0c4:	cmp	r0, #0
   1e0c8:	beq	1e0e0 <__assert_fail@plt+0xcad8>
   1e0cc:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e0d0:	ldr	r1, [fp, #-208]	; 0xffffff30
   1e0d4:	add	r2, r1, #1
   1e0d8:	str	r2, [fp, #-208]	; 0xffffff30
   1e0dc:	strb	r0, [r1]
   1e0e0:	sub	r2, fp, #201	; 0xc9
   1e0e4:	add	r0, sp, #664	; 0x298
   1e0e8:	ldr	r1, [fp, #-136]	; 0xffffff78
   1e0ec:	ldr	r3, [fp, #-208]	; 0xffffff30
   1e0f0:	add	ip, r3, #1
   1e0f4:	str	ip, [fp, #-208]	; 0xffffff30
   1e0f8:	strb	r1, [r3]
   1e0fc:	ldr	r1, [fp, #-208]	; 0xffffff30
   1e100:	movw	r3, #0
   1e104:	strb	r3, [r1]
   1e108:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1e10c:	movw	r1, #1024	; 0x400
   1e110:	bl	11458 <strftime@plt>
   1e114:	str	r0, [sp, #660]	; 0x294
   1e118:	ldr	r0, [sp, #660]	; 0x294
   1e11c:	cmp	r0, #0
   1e120:	beq	1e320 <__assert_fail@plt+0xcd18>
   1e124:	b	1e128 <__assert_fail@plt+0xcb20>
   1e128:	ldr	r0, [sp, #660]	; 0x294
   1e12c:	sub	r0, r0, #1
   1e130:	str	r0, [sp, #656]	; 0x290
   1e134:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e138:	cmp	r0, #45	; 0x2d
   1e13c:	beq	1e14c <__assert_fail@plt+0xcb44>
   1e140:	ldr	r0, [fp, #16]
   1e144:	cmp	r0, #0
   1e148:	bge	1e158 <__assert_fail@plt+0xcb50>
   1e14c:	movw	r0, #0
   1e150:	str	r0, [sp, #244]	; 0xf4
   1e154:	b	1e160 <__assert_fail@plt+0xcb58>
   1e158:	ldr	r0, [fp, #16]
   1e15c:	str	r0, [sp, #244]	; 0xf4
   1e160:	ldr	r0, [sp, #244]	; 0xf4
   1e164:	str	r0, [sp, #652]	; 0x28c
   1e168:	ldr	r0, [sp, #656]	; 0x290
   1e16c:	ldr	r1, [sp, #652]	; 0x28c
   1e170:	cmp	r0, r1
   1e174:	bcs	1e184 <__assert_fail@plt+0xcb7c>
   1e178:	ldr	r0, [sp, #652]	; 0x28c
   1e17c:	str	r0, [sp, #240]	; 0xf0
   1e180:	b	1e18c <__assert_fail@plt+0xcb84>
   1e184:	ldr	r0, [sp, #656]	; 0x290
   1e188:	str	r0, [sp, #240]	; 0xf0
   1e18c:	ldr	r0, [sp, #240]	; 0xf0
   1e190:	str	r0, [sp, #648]	; 0x288
   1e194:	ldr	r0, [sp, #648]	; 0x288
   1e198:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e19c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e1a0:	sub	r1, r1, r2
   1e1a4:	cmp	r0, r1
   1e1a8:	bcc	1e1d0 <__assert_fail@plt+0xcbc8>
   1e1ac:	bl	114e8 <__errno_location@plt>
   1e1b0:	movw	lr, #34	; 0x22
   1e1b4:	str	lr, [r0]
   1e1b8:	movw	r0, #0
   1e1bc:	str	r0, [fp, #-28]	; 0xffffffe4
   1e1c0:	b	201d8 <__assert_fail@plt+0xebd0>
   1e1c4:	stcleq	12, cr12, [ip], {204}	; 0xcc
   1e1c8:	vcge.u<illegal width 64>	d3, d3, d20
   1e1cc:	svcvc	0x00ffffff
   1e1d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e1d4:	movw	r1, #0
   1e1d8:	cmp	r0, r1
   1e1dc:	beq	1e30c <__assert_fail@plt+0xcd04>
   1e1e0:	ldr	r0, [sp, #656]	; 0x290
   1e1e4:	ldr	r1, [sp, #652]	; 0x28c
   1e1e8:	cmp	r0, r1
   1e1ec:	bcs	1e26c <__assert_fail@plt+0xcc64>
   1e1f0:	ldr	r0, [sp, #652]	; 0x28c
   1e1f4:	ldr	r1, [sp, #656]	; 0x290
   1e1f8:	sub	r0, r0, r1
   1e1fc:	str	r0, [sp, #644]	; 0x284
   1e200:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e204:	cmp	r0, #48	; 0x30
   1e208:	beq	1e218 <__assert_fail@plt+0xcc10>
   1e20c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e210:	cmp	r0, #43	; 0x2b
   1e214:	bne	1e244 <__assert_fail@plt+0xcc3c>
   1e218:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e21c:	ldr	r2, [sp, #644]	; 0x284
   1e220:	movw	r1, #48	; 0x30
   1e224:	and	r1, r1, #255	; 0xff
   1e228:	bl	11500 <memset@plt>
   1e22c:	ldr	r0, [sp, #644]	; 0x284
   1e230:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e234:	add	r0, r1, r0
   1e238:	str	r0, [fp, #-68]	; 0xffffffbc
   1e23c:	b	1e268 <__assert_fail@plt+0xcc60>
   1e240:	andhi	r0, r0, r0
   1e244:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e248:	ldr	r2, [sp, #644]	; 0x284
   1e24c:	movw	r1, #32
   1e250:	and	r1, r1, #255	; 0xff
   1e254:	bl	11500 <memset@plt>
   1e258:	ldr	r0, [sp, #644]	; 0x284
   1e25c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e260:	add	r0, r1, r0
   1e264:	str	r0, [fp, #-68]	; 0xffffffbc
   1e268:	b	1e26c <__assert_fail@plt+0xcc64>
   1e26c:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1e270:	tst	r0, #1
   1e274:	beq	1e2a0 <__assert_fail@plt+0xcc98>
   1e278:	add	r0, sp, #664	; 0x298
   1e27c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e280:	add	r0, r0, #1
   1e284:	ldr	r2, [sp, #656]	; 0x290
   1e288:	str	r0, [sp, #236]	; 0xec
   1e28c:	mov	r0, r1
   1e290:	ldr	r1, [sp, #236]	; 0xec
   1e294:	bl	201e8 <__assert_fail@plt+0xebe0>
   1e298:	str	r0, [sp, #232]	; 0xe8
   1e29c:	b	1e2fc <__assert_fail@plt+0xccf4>
   1e2a0:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1e2a4:	tst	r0, #1
   1e2a8:	beq	1e2d8 <__assert_fail@plt+0xccd0>
   1e2ac:	add	r0, sp, #664	; 0x298
   1e2b0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e2b4:	add	r0, r0, #1
   1e2b8:	ldr	r2, [sp, #656]	; 0x290
   1e2bc:	str	r0, [sp, #228]	; 0xe4
   1e2c0:	mov	r0, r1
   1e2c4:	ldr	r1, [sp, #228]	; 0xe4
   1e2c8:	bl	2024c <__assert_fail@plt+0xec44>
   1e2cc:	str	r0, [sp, #224]	; 0xe0
   1e2d0:	b	1e2f8 <__assert_fail@plt+0xccf0>
   1e2d4:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   1e2d8:	add	r0, sp, #664	; 0x298
   1e2dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e2e0:	add	r0, r0, #1
   1e2e4:	ldr	r2, [sp, #656]	; 0x290
   1e2e8:	str	r0, [sp, #220]	; 0xdc
   1e2ec:	mov	r0, r1
   1e2f0:	ldr	r1, [sp, #220]	; 0xdc
   1e2f4:	bl	1135c <memcpy@plt>
   1e2f8:	b	1e2fc <__assert_fail@plt+0xccf4>
   1e2fc:	ldr	r0, [sp, #656]	; 0x290
   1e300:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e304:	add	r0, r1, r0
   1e308:	str	r0, [fp, #-68]	; 0xffffffbc
   1e30c:	ldr	r0, [sp, #648]	; 0x288
   1e310:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e314:	add	r0, r1, r0
   1e318:	str	r0, [fp, #-64]	; 0xffffffc0
   1e31c:	b	1e320 <__assert_fail@plt+0xcd18>
   1e320:	b	20178 <__assert_fail@plt+0xeb70>
   1e324:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e328:	cmp	r0, #69	; 0x45
   1e32c:	bne	1e334 <__assert_fail@plt+0xcd2c>
   1e330:	b	1e090 <__assert_fail@plt+0xca88>
   1e334:	ldr	r0, [pc, #4060]	; 1f318 <__assert_fail@plt+0xdd10>
   1e338:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1e33c:	ldr	r1, [r1, #20]
   1e340:	cmp	r1, r0
   1e344:	movw	r0, #0
   1e348:	movlt	r0, #1
   1e34c:	and	r0, r0, #1
   1e350:	strb	r0, [sp, #643]	; 0x283
   1e354:	ldrb	r0, [sp, #643]	; 0x283
   1e358:	mvn	r1, #0
   1e35c:	eor	r0, r0, r1
   1e360:	and	r0, r0, #1
   1e364:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1e368:	ldr	r1, [r1, #20]
   1e36c:	cmp	r1, #0
   1e370:	movw	r1, #0
   1e374:	movlt	r1, #1
   1e378:	and	r1, r1, #1
   1e37c:	and	r0, r0, r1
   1e380:	cmp	r0, #0
   1e384:	movw	r0, #0
   1e388:	movne	r0, #1
   1e38c:	and	r0, r0, #1
   1e390:	strb	r0, [sp, #642]	; 0x282
   1e394:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e398:	ldr	r0, [r0, #20]
   1e39c:	ldrb	r1, [sp, #642]	; 0x282
   1e3a0:	and	r1, r1, #1
   1e3a4:	movw	r2, #99	; 0x63
   1e3a8:	mul	r1, r1, r2
   1e3ac:	sub	r0, r0, r1
   1e3b0:	movw	r1, #100	; 0x64
   1e3b4:	sdiv	r0, r0, r1
   1e3b8:	add	r0, r0, #19
   1e3bc:	str	r0, [sp, #636]	; 0x27c
   1e3c0:	movw	r0, #2
   1e3c4:	str	r0, [fp, #-84]	; 0xffffffac
   1e3c8:	ldrb	r0, [sp, #643]	; 0x283
   1e3cc:	and	r0, r0, #1
   1e3d0:	strb	r0, [fp, #-93]	; 0xffffffa3
   1e3d4:	ldr	r0, [sp, #636]	; 0x27c
   1e3d8:	str	r0, [fp, #-92]	; 0xffffffa4
   1e3dc:	b	1e478 <__assert_fail@plt+0xce70>
   1e3e0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e3e4:	cmp	r0, #79	; 0x4f
   1e3e8:	bne	1e3f0 <__assert_fail@plt+0xcde8>
   1e3ec:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1e3f0:	b	1e090 <__assert_fail@plt+0xca88>
   1e3f4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e3f8:	cmp	r0, #0
   1e3fc:	beq	1e404 <__assert_fail@plt+0xcdfc>
   1e400:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1e404:	movw	r0, #4346	; 0x10fa
   1e408:	movt	r0, #3
   1e40c:	str	r0, [fp, #-104]	; 0xffffff98
   1e410:	b	1de70 <__assert_fail@plt+0xc868>
   1e414:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e418:	cmp	r0, #69	; 0x45
   1e41c:	bne	1e424 <__assert_fail@plt+0xce1c>
   1e420:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1e424:	b	1e428 <__assert_fail@plt+0xce20>
   1e428:	movw	r0, #2
   1e42c:	str	r0, [fp, #-84]	; 0xffffffac
   1e430:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e434:	ldr	r0, [r0, #12]
   1e438:	str	r0, [fp, #-88]	; 0xffffffa8
   1e43c:	b	1e51c <__assert_fail@plt+0xcf14>
   1e440:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e444:	cmp	r0, #69	; 0x45
   1e448:	bne	1e450 <__assert_fail@plt+0xce48>
   1e44c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1e450:	b	1e454 <__assert_fail@plt+0xce4c>
   1e454:	movw	r0, #2
   1e458:	str	r0, [fp, #-84]	; 0xffffffac
   1e45c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e460:	ldr	r0, [r0, #12]
   1e464:	str	r0, [fp, #-88]	; 0xffffffa8
   1e468:	b	1e504 <__assert_fail@plt+0xcefc>
   1e46c:	movw	r0, #1
   1e470:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e474:	b	1e54c <__assert_fail@plt+0xcf44>
   1e478:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e47c:	cmp	r0, #0
   1e480:	bne	1e48c <__assert_fail@plt+0xce84>
   1e484:	ldr	r0, [fp, #12]
   1e488:	str	r0, [fp, #-76]	; 0xffffffb4
   1e48c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e490:	cmp	r0, #43	; 0x2b
   1e494:	movw	r0, #0
   1e498:	str	r0, [sp, #216]	; 0xd8
   1e49c:	bne	1e4f4 <__assert_fail@plt+0xceec>
   1e4a0:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e4a4:	cmp	r0, #2
   1e4a8:	movw	r0, #0
   1e4ac:	moveq	r0, #1
   1e4b0:	tst	r0, #1
   1e4b4:	movw	r0, #9999	; 0x270f
   1e4b8:	movw	r1, #99	; 0x63
   1e4bc:	movne	r0, r1
   1e4c0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1e4c4:	cmp	r0, r1
   1e4c8:	movw	r0, #1
   1e4cc:	str	r0, [sp, #212]	; 0xd4
   1e4d0:	bcc	1e4ec <__assert_fail@plt+0xcee4>
   1e4d4:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e4d8:	ldr	r1, [fp, #16]
   1e4dc:	cmp	r0, r1
   1e4e0:	movw	r0, #0
   1e4e4:	movlt	r0, #1
   1e4e8:	str	r0, [sp, #212]	; 0xd4
   1e4ec:	ldr	r0, [sp, #212]	; 0xd4
   1e4f0:	str	r0, [sp, #216]	; 0xd8
   1e4f4:	ldr	r0, [sp, #216]	; 0xd8
   1e4f8:	and	r0, r0, #1
   1e4fc:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e500:	b	1e544 <__assert_fail@plt+0xcf3c>
   1e504:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e508:	cmp	r0, #0
   1e50c:	bne	1e518 <__assert_fail@plt+0xcf10>
   1e510:	movw	r0, #95	; 0x5f
   1e514:	str	r0, [fp, #-76]	; 0xffffffb4
   1e518:	b	1e51c <__assert_fail@plt+0xcf14>
   1e51c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1e520:	cmp	r0, #0
   1e524:	movw	r0, #0
   1e528:	movlt	r0, #1
   1e52c:	and	r0, r0, #1
   1e530:	strb	r0, [fp, #-93]	; 0xffffffa3
   1e534:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1e538:	str	r0, [fp, #-92]	; 0xffffffa4
   1e53c:	movw	r0, #0
   1e540:	strb	r0, [fp, #-94]	; 0xffffffa2
   1e544:	movw	r0, #0
   1e548:	str	r0, [fp, #-100]	; 0xffffff9c
   1e54c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1e550:	cmp	r0, #79	; 0x4f
   1e554:	bne	1e568 <__assert_fail@plt+0xcf60>
   1e558:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e55c:	tst	r0, #1
   1e560:	bne	1e568 <__assert_fail@plt+0xcf60>
   1e564:	b	1e090 <__assert_fail@plt+0xca88>
   1e568:	sub	r0, fp, #122	; 0x7a
   1e56c:	add	r0, r0, #14
   1e570:	str	r0, [fp, #-108]	; 0xffffff94
   1e574:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e578:	tst	r0, #1
   1e57c:	beq	1e590 <__assert_fail@plt+0xcf88>
   1e580:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e584:	movw	r1, #0
   1e588:	sub	r0, r1, r0
   1e58c:	str	r0, [fp, #-92]	; 0xffffffa4
   1e590:	b	1e594 <__assert_fail@plt+0xcf8c>
   1e594:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e598:	and	r0, r0, #1
   1e59c:	cmp	r0, #0
   1e5a0:	beq	1e5c0 <__assert_fail@plt+0xcfb8>
   1e5a4:	ldr	r0, [fp, #-108]	; 0xffffff94
   1e5a8:	mvn	r1, #0
   1e5ac:	add	r2, r0, r1
   1e5b0:	str	r2, [fp, #-108]	; 0xffffff94
   1e5b4:	add	r0, r0, r1
   1e5b8:	movw	r1, #58	; 0x3a
   1e5bc:	strb	r1, [r0]
   1e5c0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e5c4:	asr	r0, r0, #1
   1e5c8:	str	r0, [fp, #-100]	; 0xffffff9c
   1e5cc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e5d0:	movw	r1, #52429	; 0xcccd
   1e5d4:	movt	r1, #52428	; 0xcccc
   1e5d8:	umull	r1, r2, r0, r1
   1e5dc:	lsr	r2, r2, #3
   1e5e0:	add	r2, r2, r2, lsl #2
   1e5e4:	sub	r0, r0, r2, lsl #1
   1e5e8:	add	r0, r0, #48	; 0x30
   1e5ec:	ldr	r2, [fp, #-108]	; 0xffffff94
   1e5f0:	mvn	r3, #0
   1e5f4:	add	ip, r2, r3
   1e5f8:	str	ip, [fp, #-108]	; 0xffffff94
   1e5fc:	add	r2, r2, r3
   1e600:	strb	r0, [r2]
   1e604:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e608:	movw	r2, #10
   1e60c:	udiv	r0, r0, r2
   1e610:	str	r0, [fp, #-92]	; 0xffffffa4
   1e614:	str	r1, [sp, #208]	; 0xd0
   1e618:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1e61c:	cmp	r0, #0
   1e620:	movw	r0, #1
   1e624:	str	r0, [sp, #204]	; 0xcc
   1e628:	bne	1e640 <__assert_fail@plt+0xd038>
   1e62c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1e630:	cmp	r0, #0
   1e634:	movw	r0, #0
   1e638:	movne	r0, #1
   1e63c:	str	r0, [sp, #204]	; 0xcc
   1e640:	ldr	r0, [sp, #204]	; 0xcc
   1e644:	tst	r0, #1
   1e648:	bne	1e594 <__assert_fail@plt+0xcf8c>
   1e64c:	b	1e650 <__assert_fail@plt+0xd048>
   1e650:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e654:	cmp	r0, #0
   1e658:	bne	1e664 <__assert_fail@plt+0xd05c>
   1e65c:	movw	r0, #48	; 0x30
   1e660:	str	r0, [fp, #-76]	; 0xffffffb4
   1e664:	ldr	r0, [fp, #16]
   1e668:	cmp	r0, #0
   1e66c:	bge	1e678 <__assert_fail@plt+0xd070>
   1e670:	ldr	r0, [fp, #-84]	; 0xffffffac
   1e674:	str	r0, [fp, #16]
   1e678:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1e67c:	tst	r0, #1
   1e680:	beq	1e690 <__assert_fail@plt+0xd088>
   1e684:	movw	r0, #45	; 0x2d
   1e688:	str	r0, [sp, #200]	; 0xc8
   1e68c:	b	1e6a4 <__assert_fail@plt+0xd09c>
   1e690:	ldrb	r0, [fp, #-94]	; 0xffffffa2
   1e694:	tst	r0, #1
   1e698:	movw	r0, #43	; 0x2b
   1e69c:	moveq	r0, #0
   1e6a0:	str	r0, [sp, #200]	; 0xc8
   1e6a4:	ldr	r0, [sp, #200]	; 0xc8
   1e6a8:	sub	r1, fp, #122	; 0x7a
   1e6ac:	strb	r0, [sp, #635]	; 0x27b
   1e6b0:	add	r0, r1, #14
   1e6b4:	ldr	r1, [fp, #-108]	; 0xffffff94
   1e6b8:	sub	r0, r0, r1
   1e6bc:	str	r0, [sp, #628]	; 0x274
   1e6c0:	ldr	r0, [fp, #16]
   1e6c4:	add	lr, sp, #512	; 0x200
   1e6c8:	ldrsb	r1, [lr, #123]	; 0x7b
   1e6cc:	cmp	r1, #0
   1e6d0:	movw	r1, #0
   1e6d4:	movne	r1, #1
   1e6d8:	mvn	r2, #0
   1e6dc:	eor	r1, r1, r2
   1e6e0:	eor	r1, r1, r2
   1e6e4:	and	r1, r1, #1
   1e6e8:	sub	r0, r0, r1
   1e6ec:	ldr	r1, [sp, #628]	; 0x274
   1e6f0:	sub	r0, r0, r1
   1e6f4:	str	r0, [sp, #624]	; 0x270
   1e6f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e6fc:	cmp	r0, #45	; 0x2d
   1e700:	beq	1e710 <__assert_fail@plt+0xd108>
   1e704:	ldr	r0, [sp, #624]	; 0x270
   1e708:	cmp	r0, #0
   1e70c:	bgt	1e71c <__assert_fail@plt+0xd114>
   1e710:	movw	r0, #0
   1e714:	str	r0, [sp, #196]	; 0xc4
   1e718:	b	1e724 <__assert_fail@plt+0xd11c>
   1e71c:	ldr	r0, [sp, #624]	; 0x270
   1e720:	str	r0, [sp, #196]	; 0xc4
   1e724:	ldr	r0, [sp, #196]	; 0xc4
   1e728:	str	r0, [sp, #620]	; 0x26c
   1e72c:	add	lr, sp, #512	; 0x200
   1e730:	ldrsb	r0, [lr, #123]	; 0x7b
   1e734:	cmp	r0, #0
   1e738:	beq	1e90c <__assert_fail@plt+0xd304>
   1e73c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e740:	cmp	r0, #95	; 0x5f
   1e744:	bne	1e79c <__assert_fail@plt+0xd194>
   1e748:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e74c:	movw	r1, #0
   1e750:	cmp	r0, r1
   1e754:	beq	1e77c <__assert_fail@plt+0xd174>
   1e758:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e75c:	ldr	r2, [sp, #620]	; 0x26c
   1e760:	movw	r1, #32
   1e764:	and	r1, r1, #255	; 0xff
   1e768:	bl	11500 <memset@plt>
   1e76c:	ldr	r0, [sp, #620]	; 0x26c
   1e770:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e774:	add	r0, r1, r0
   1e778:	str	r0, [fp, #-68]	; 0xffffffbc
   1e77c:	ldr	r0, [sp, #620]	; 0x26c
   1e780:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e784:	add	r0, r1, r0
   1e788:	str	r0, [fp, #-64]	; 0xffffffc0
   1e78c:	ldr	r0, [sp, #620]	; 0x26c
   1e790:	ldr	r1, [fp, #16]
   1e794:	sub	r0, r1, r0
   1e798:	str	r0, [fp, #16]
   1e79c:	b	1e7a0 <__assert_fail@plt+0xd198>
   1e7a0:	movw	r0, #1
   1e7a4:	str	r0, [sp, #616]	; 0x268
   1e7a8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e7ac:	cmp	r0, #45	; 0x2d
   1e7b0:	movw	r0, #1
   1e7b4:	str	r0, [sp, #192]	; 0xc0
   1e7b8:	beq	1e7c8 <__assert_fail@plt+0xd1c0>
   1e7bc:	movw	r0, #0
   1e7c0:	str	r0, [sp, #192]	; 0xc0
   1e7c4:	b	1e7c8 <__assert_fail@plt+0xd1c0>
   1e7c8:	ldr	r0, [sp, #192]	; 0xc0
   1e7cc:	tst	r0, #1
   1e7d0:	movw	r0, #0
   1e7d4:	moveq	r0, #0
   1e7d8:	str	r0, [sp, #612]	; 0x264
   1e7dc:	ldr	r0, [sp, #616]	; 0x268
   1e7e0:	ldr	r1, [sp, #612]	; 0x264
   1e7e4:	cmp	r0, r1
   1e7e8:	bcs	1e7f8 <__assert_fail@plt+0xd1f0>
   1e7ec:	ldr	r0, [sp, #612]	; 0x264
   1e7f0:	str	r0, [sp, #188]	; 0xbc
   1e7f4:	b	1e800 <__assert_fail@plt+0xd1f8>
   1e7f8:	ldr	r0, [sp, #616]	; 0x268
   1e7fc:	str	r0, [sp, #188]	; 0xbc
   1e800:	ldr	r0, [sp, #188]	; 0xbc
   1e804:	str	r0, [sp, #608]	; 0x260
   1e808:	ldr	r0, [sp, #608]	; 0x260
   1e80c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e810:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e814:	sub	r1, r1, r2
   1e818:	cmp	r0, r1
   1e81c:	bcc	1e838 <__assert_fail@plt+0xd230>
   1e820:	bl	114e8 <__errno_location@plt>
   1e824:	movw	lr, #34	; 0x22
   1e828:	str	lr, [r0]
   1e82c:	movw	r0, #0
   1e830:	str	r0, [fp, #-28]	; 0xffffffe4
   1e834:	b	201d8 <__assert_fail@plt+0xebd0>
   1e838:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e83c:	movw	r1, #0
   1e840:	cmp	r0, r1
   1e844:	beq	1e8ec <__assert_fail@plt+0xd2e4>
   1e848:	ldr	r0, [sp, #616]	; 0x268
   1e84c:	ldr	r1, [sp, #612]	; 0x264
   1e850:	cmp	r0, r1
   1e854:	bcs	1e8d0 <__assert_fail@plt+0xd2c8>
   1e858:	ldr	r0, [sp, #612]	; 0x264
   1e85c:	ldr	r1, [sp, #616]	; 0x268
   1e860:	sub	r0, r0, r1
   1e864:	str	r0, [sp, #604]	; 0x25c
   1e868:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e86c:	cmp	r0, #48	; 0x30
   1e870:	beq	1e880 <__assert_fail@plt+0xd278>
   1e874:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e878:	cmp	r0, #43	; 0x2b
   1e87c:	bne	1e8a8 <__assert_fail@plt+0xd2a0>
   1e880:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e884:	ldr	r2, [sp, #604]	; 0x25c
   1e888:	movw	r1, #48	; 0x30
   1e88c:	and	r1, r1, #255	; 0xff
   1e890:	bl	11500 <memset@plt>
   1e894:	ldr	r0, [sp, #604]	; 0x25c
   1e898:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e89c:	add	r0, r1, r0
   1e8a0:	str	r0, [fp, #-68]	; 0xffffffbc
   1e8a4:	b	1e8cc <__assert_fail@plt+0xd2c4>
   1e8a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e8ac:	ldr	r2, [sp, #604]	; 0x25c
   1e8b0:	movw	r1, #32
   1e8b4:	and	r1, r1, #255	; 0xff
   1e8b8:	bl	11500 <memset@plt>
   1e8bc:	ldr	r0, [sp, #604]	; 0x25c
   1e8c0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e8c4:	add	r0, r1, r0
   1e8c8:	str	r0, [fp, #-68]	; 0xffffffbc
   1e8cc:	b	1e8d0 <__assert_fail@plt+0xd2c8>
   1e8d0:	ldrb	r0, [sp, #635]	; 0x27b
   1e8d4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e8d8:	strb	r0, [r1]
   1e8dc:	ldr	r0, [sp, #616]	; 0x268
   1e8e0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1e8e4:	add	r0, r1, r0
   1e8e8:	str	r0, [fp, #-68]	; 0xffffffbc
   1e8ec:	ldr	r0, [sp, #608]	; 0x260
   1e8f0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1e8f4:	add	r0, r1, r0
   1e8f8:	str	r0, [fp, #-64]	; 0xffffffc0
   1e8fc:	ldr	r0, [fp, #16]
   1e900:	mvn	r1, #0
   1e904:	add	r0, r0, r1
   1e908:	str	r0, [fp, #16]
   1e90c:	b	1e910 <__assert_fail@plt+0xd308>
   1e910:	ldr	r0, [sp, #628]	; 0x274
   1e914:	str	r0, [sp, #600]	; 0x258
   1e918:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e91c:	cmp	r0, #45	; 0x2d
   1e920:	beq	1e930 <__assert_fail@plt+0xd328>
   1e924:	ldr	r0, [fp, #16]
   1e928:	cmp	r0, #0
   1e92c:	bge	1e93c <__assert_fail@plt+0xd334>
   1e930:	movw	r0, #0
   1e934:	str	r0, [sp, #184]	; 0xb8
   1e938:	b	1e944 <__assert_fail@plt+0xd33c>
   1e93c:	ldr	r0, [fp, #16]
   1e940:	str	r0, [sp, #184]	; 0xb8
   1e944:	ldr	r0, [sp, #184]	; 0xb8
   1e948:	str	r0, [sp, #596]	; 0x254
   1e94c:	ldr	r0, [sp, #600]	; 0x258
   1e950:	ldr	r1, [sp, #596]	; 0x254
   1e954:	cmp	r0, r1
   1e958:	bcs	1e968 <__assert_fail@plt+0xd360>
   1e95c:	ldr	r0, [sp, #596]	; 0x254
   1e960:	str	r0, [sp, #180]	; 0xb4
   1e964:	b	1e970 <__assert_fail@plt+0xd368>
   1e968:	ldr	r0, [sp, #600]	; 0x258
   1e96c:	str	r0, [sp, #180]	; 0xb4
   1e970:	ldr	r0, [sp, #180]	; 0xb4
   1e974:	str	r0, [sp, #592]	; 0x250
   1e978:	ldr	r0, [sp, #592]	; 0x250
   1e97c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1e980:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1e984:	sub	r1, r1, r2
   1e988:	cmp	r0, r1
   1e98c:	bcc	1e9a8 <__assert_fail@plt+0xd3a0>
   1e990:	bl	114e8 <__errno_location@plt>
   1e994:	movw	lr, #34	; 0x22
   1e998:	str	lr, [r0]
   1e99c:	movw	r0, #0
   1e9a0:	str	r0, [fp, #-28]	; 0xffffffe4
   1e9a4:	b	201d8 <__assert_fail@plt+0xebd0>
   1e9a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e9ac:	movw	r1, #0
   1e9b0:	cmp	r0, r1
   1e9b4:	beq	1eaac <__assert_fail@plt+0xd4a4>
   1e9b8:	ldr	r0, [sp, #600]	; 0x258
   1e9bc:	ldr	r1, [sp, #596]	; 0x254
   1e9c0:	cmp	r0, r1
   1e9c4:	bcs	1ea40 <__assert_fail@plt+0xd438>
   1e9c8:	ldr	r0, [sp, #596]	; 0x254
   1e9cc:	ldr	r1, [sp, #600]	; 0x258
   1e9d0:	sub	r0, r0, r1
   1e9d4:	str	r0, [sp, #588]	; 0x24c
   1e9d8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e9dc:	cmp	r0, #48	; 0x30
   1e9e0:	beq	1e9f0 <__assert_fail@plt+0xd3e8>
   1e9e4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1e9e8:	cmp	r0, #43	; 0x2b
   1e9ec:	bne	1ea18 <__assert_fail@plt+0xd410>
   1e9f0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1e9f4:	ldr	r2, [sp, #588]	; 0x24c
   1e9f8:	movw	r1, #48	; 0x30
   1e9fc:	and	r1, r1, #255	; 0xff
   1ea00:	bl	11500 <memset@plt>
   1ea04:	ldr	r0, [sp, #588]	; 0x24c
   1ea08:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ea0c:	add	r0, r1, r0
   1ea10:	str	r0, [fp, #-68]	; 0xffffffbc
   1ea14:	b	1ea3c <__assert_fail@plt+0xd434>
   1ea18:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ea1c:	ldr	r2, [sp, #588]	; 0x24c
   1ea20:	movw	r1, #32
   1ea24:	and	r1, r1, #255	; 0xff
   1ea28:	bl	11500 <memset@plt>
   1ea2c:	ldr	r0, [sp, #588]	; 0x24c
   1ea30:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ea34:	add	r0, r1, r0
   1ea38:	str	r0, [fp, #-68]	; 0xffffffbc
   1ea3c:	b	1ea40 <__assert_fail@plt+0xd438>
   1ea40:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1ea44:	tst	r0, #1
   1ea48:	beq	1ea64 <__assert_fail@plt+0xd45c>
   1ea4c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ea50:	ldr	r1, [fp, #-108]	; 0xffffff94
   1ea54:	ldr	r2, [sp, #600]	; 0x258
   1ea58:	bl	201e8 <__assert_fail@plt+0xebe0>
   1ea5c:	str	r0, [sp, #176]	; 0xb0
   1ea60:	b	1ea9c <__assert_fail@plt+0xd494>
   1ea64:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1ea68:	tst	r0, #1
   1ea6c:	beq	1ea88 <__assert_fail@plt+0xd480>
   1ea70:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ea74:	ldr	r1, [fp, #-108]	; 0xffffff94
   1ea78:	ldr	r2, [sp, #600]	; 0x258
   1ea7c:	bl	2024c <__assert_fail@plt+0xec44>
   1ea80:	str	r0, [sp, #172]	; 0xac
   1ea84:	b	1ea98 <__assert_fail@plt+0xd490>
   1ea88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ea8c:	ldr	r1, [fp, #-108]	; 0xffffff94
   1ea90:	ldr	r2, [sp, #600]	; 0x258
   1ea94:	bl	1135c <memcpy@plt>
   1ea98:	b	1ea9c <__assert_fail@plt+0xd494>
   1ea9c:	ldr	r0, [sp, #600]	; 0x258
   1eaa0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1eaa4:	add	r0, r1, r0
   1eaa8:	str	r0, [fp, #-68]	; 0xffffffbc
   1eaac:	ldr	r0, [sp, #592]	; 0x250
   1eab0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1eab4:	add	r0, r1, r0
   1eab8:	str	r0, [fp, #-64]	; 0xffffffc0
   1eabc:	b	20178 <__assert_fail@plt+0xeb70>
   1eac0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1eac4:	cmp	r0, #0
   1eac8:	beq	1ead0 <__assert_fail@plt+0xd4c8>
   1eacc:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ead0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ead4:	cmp	r0, #0
   1ead8:	bne	1eafc <__assert_fail@plt+0xd4f4>
   1eadc:	ldr	r0, [fp, #16]
   1eae0:	cmp	r0, #0
   1eae4:	bge	1eafc <__assert_fail@plt+0xd4f4>
   1eae8:	movw	r0, #43	; 0x2b
   1eaec:	str	r0, [fp, #-76]	; 0xffffffb4
   1eaf0:	movw	r0, #4
   1eaf4:	str	r0, [fp, #-140]	; 0xffffff74
   1eaf8:	b	1eb20 <__assert_fail@plt+0xd518>
   1eafc:	ldr	r0, [fp, #16]
   1eb00:	sub	r0, r0, #6
   1eb04:	str	r0, [fp, #-140]	; 0xffffff74
   1eb08:	ldr	r0, [fp, #-140]	; 0xffffff74
   1eb0c:	cmp	r0, #0
   1eb10:	bge	1eb1c <__assert_fail@plt+0xd514>
   1eb14:	movw	r0, #0
   1eb18:	str	r0, [fp, #-140]	; 0xffffff74
   1eb1c:	b	1eb20 <__assert_fail@plt+0xd518>
   1eb20:	movw	r0, #4355	; 0x1103
   1eb24:	movt	r0, #3
   1eb28:	str	r0, [fp, #-104]	; 0xffffff98
   1eb2c:	b	1de78 <__assert_fail@plt+0xc870>
   1eb30:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1eb34:	cmp	r0, #69	; 0x45
   1eb38:	bne	1eb40 <__assert_fail@plt+0xd538>
   1eb3c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1eb40:	b	1eb44 <__assert_fail@plt+0xd53c>
   1eb44:	movw	r0, #2
   1eb48:	str	r0, [fp, #-84]	; 0xffffffac
   1eb4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1eb50:	ldr	r0, [r0, #8]
   1eb54:	str	r0, [fp, #-88]	; 0xffffffa8
   1eb58:	b	1e51c <__assert_fail@plt+0xcf14>
   1eb5c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1eb60:	cmp	r0, #69	; 0x45
   1eb64:	bne	1eb6c <__assert_fail@plt+0xd564>
   1eb68:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1eb6c:	b	1eb70 <__assert_fail@plt+0xd568>
   1eb70:	movw	r0, #2
   1eb74:	str	r0, [fp, #-84]	; 0xffffffac
   1eb78:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1eb7c:	str	r0, [fp, #-88]	; 0xffffffa8
   1eb80:	b	1e51c <__assert_fail@plt+0xcf14>
   1eb84:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1eb88:	cmp	r0, #69	; 0x45
   1eb8c:	bne	1eb94 <__assert_fail@plt+0xd58c>
   1eb90:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1eb94:	b	1eb98 <__assert_fail@plt+0xd590>
   1eb98:	movw	r0, #2
   1eb9c:	str	r0, [fp, #-84]	; 0xffffffac
   1eba0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1eba4:	ldr	r0, [r0, #8]
   1eba8:	str	r0, [fp, #-88]	; 0xffffffa8
   1ebac:	b	1e504 <__assert_fail@plt+0xcefc>
   1ebb0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ebb4:	cmp	r0, #69	; 0x45
   1ebb8:	bne	1ebc0 <__assert_fail@plt+0xd5b8>
   1ebbc:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ebc0:	b	1ebc4 <__assert_fail@plt+0xd5bc>
   1ebc4:	movw	r0, #2
   1ebc8:	str	r0, [fp, #-84]	; 0xffffffac
   1ebcc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ebd0:	str	r0, [fp, #-88]	; 0xffffffa8
   1ebd4:	b	1e504 <__assert_fail@plt+0xcefc>
   1ebd8:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ebdc:	cmp	r0, #69	; 0x45
   1ebe0:	bne	1ebe8 <__assert_fail@plt+0xd5e0>
   1ebe4:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ebe8:	b	1ebec <__assert_fail@plt+0xd5e4>
   1ebec:	movw	r0, #3
   1ebf0:	str	r0, [fp, #-84]	; 0xffffffac
   1ebf4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ebf8:	ldr	r0, [r0, #28]
   1ebfc:	cmn	r0, #1
   1ec00:	movw	r0, #0
   1ec04:	movlt	r0, #1
   1ec08:	and	r0, r0, #1
   1ec0c:	strb	r0, [fp, #-93]	; 0xffffffa3
   1ec10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ec14:	ldr	r0, [r0, #28]
   1ec18:	add	r0, r0, #1
   1ec1c:	str	r0, [fp, #-92]	; 0xffffffa4
   1ec20:	b	1e53c <__assert_fail@plt+0xcf34>
   1ec24:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ec28:	cmp	r0, #69	; 0x45
   1ec2c:	bne	1ec34 <__assert_fail@plt+0xd62c>
   1ec30:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ec34:	b	1ec38 <__assert_fail@plt+0xd630>
   1ec38:	movw	r0, #2
   1ec3c:	str	r0, [fp, #-84]	; 0xffffffac
   1ec40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ec44:	ldr	r0, [r0, #4]
   1ec48:	str	r0, [fp, #-88]	; 0xffffffa8
   1ec4c:	b	1e51c <__assert_fail@plt+0xcf14>
   1ec50:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1ec54:	cmp	r0, #69	; 0x45
   1ec58:	bne	1ec60 <__assert_fail@plt+0xd658>
   1ec5c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ec60:	b	1ec64 <__assert_fail@plt+0xd65c>
   1ec64:	movw	r0, #2
   1ec68:	str	r0, [fp, #-84]	; 0xffffffac
   1ec6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ec70:	ldr	r0, [r0, #16]
   1ec74:	cmn	r0, #1
   1ec78:	movw	r0, #0
   1ec7c:	movlt	r0, #1
   1ec80:	and	r0, r0, #1
   1ec84:	strb	r0, [fp, #-93]	; 0xffffffa3
   1ec88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ec8c:	ldr	r0, [r0, #16]
   1ec90:	add	r0, r0, #1
   1ec94:	str	r0, [fp, #-92]	; 0xffffffa4
   1ec98:	b	1e53c <__assert_fail@plt+0xcf34>
   1ec9c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1eca0:	cmp	r0, #69	; 0x45
   1eca4:	bne	1ecac <__assert_fail@plt+0xd6a4>
   1eca8:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ecac:	ldr	r0, [fp, #28]
   1ecb0:	str	r0, [sp, #584]	; 0x248
   1ecb4:	movw	r0, #9
   1ecb8:	str	r0, [sp, #580]	; 0x244
   1ecbc:	ldr	r0, [fp, #16]
   1ecc0:	cmp	r0, #0
   1ecc4:	bgt	1ecd0 <__assert_fail@plt+0xd6c8>
   1ecc8:	ldr	r0, [sp, #580]	; 0x244
   1eccc:	str	r0, [fp, #16]
   1ecd0:	ldr	r0, [sp, #580]	; 0x244
   1ecd4:	str	r0, [sp, #576]	; 0x240
   1ecd8:	ldr	r0, [fp, #16]
   1ecdc:	ldr	r1, [sp, #576]	; 0x240
   1ece0:	cmp	r0, r1
   1ece4:	movw	r0, #1
   1ece8:	str	r0, [sp, #168]	; 0xa8
   1ecec:	blt	1ed40 <__assert_fail@plt+0xd738>
   1ecf0:	ldr	r0, [sp, #576]	; 0x240
   1ecf4:	movw	r1, #1
   1ecf8:	cmp	r1, r0
   1ecfc:	movw	r0, #0
   1ed00:	str	r0, [sp, #164]	; 0xa4
   1ed04:	bge	1ed38 <__assert_fail@plt+0xd730>
   1ed08:	ldr	r0, [sp, #584]	; 0x248
   1ed0c:	movw	r1, #26215	; 0x6667
   1ed10:	movt	r1, #26214	; 0x6666
   1ed14:	smmul	r1, r0, r1
   1ed18:	asr	r2, r1, #2
   1ed1c:	add	r1, r2, r1, lsr #31
   1ed20:	add	r1, r1, r1, lsl #2
   1ed24:	sub	r0, r0, r1, lsl #1
   1ed28:	cmp	r0, #0
   1ed2c:	movw	r0, #0
   1ed30:	moveq	r0, #1
   1ed34:	str	r0, [sp, #164]	; 0xa4
   1ed38:	ldr	r0, [sp, #164]	; 0xa4
   1ed3c:	str	r0, [sp, #168]	; 0xa8
   1ed40:	ldr	r0, [sp, #168]	; 0xa8
   1ed44:	tst	r0, #1
   1ed48:	beq	1ed70 <__assert_fail@plt+0xd768>
   1ed4c:	ldr	r0, [sp, #576]	; 0x240
   1ed50:	mvn	r1, #0
   1ed54:	add	r0, r0, r1
   1ed58:	str	r0, [sp, #576]	; 0x240
   1ed5c:	ldr	r0, [sp, #584]	; 0x248
   1ed60:	movw	r1, #10
   1ed64:	sdiv	r0, r0, r1
   1ed68:	str	r0, [sp, #584]	; 0x248
   1ed6c:	b	1ecd8 <__assert_fail@plt+0xd6d0>
   1ed70:	ldr	r0, [sp, #576]	; 0x240
   1ed74:	str	r0, [sp, #572]	; 0x23c
   1ed78:	ldr	r0, [sp, #572]	; 0x23c
   1ed7c:	movw	r1, #0
   1ed80:	cmp	r1, r0
   1ed84:	bge	1ede4 <__assert_fail@plt+0xd7dc>
   1ed88:	ldr	r0, [sp, #584]	; 0x248
   1ed8c:	movw	r1, #26215	; 0x6667
   1ed90:	movt	r1, #26214	; 0x6666
   1ed94:	smmul	r1, r0, r1
   1ed98:	asr	r2, r1, #2
   1ed9c:	add	r1, r2, r1, lsr #31
   1eda0:	add	r1, r1, r1, lsl #2
   1eda4:	sub	r0, r0, r1, lsl #1
   1eda8:	add	r0, r0, #48	; 0x30
   1edac:	ldr	r1, [sp, #572]	; 0x23c
   1edb0:	sub	r1, r1, #1
   1edb4:	sub	r2, fp, #122	; 0x7a
   1edb8:	add	r1, r2, r1
   1edbc:	strb	r0, [r1]
   1edc0:	ldr	r0, [sp, #584]	; 0x248
   1edc4:	movw	r1, #10
   1edc8:	sdiv	r0, r0, r1
   1edcc:	str	r0, [sp, #584]	; 0x248
   1edd0:	ldr	r0, [sp, #572]	; 0x23c
   1edd4:	mvn	r1, #0
   1edd8:	add	r0, r0, r1
   1eddc:	str	r0, [sp, #572]	; 0x23c
   1ede0:	b	1ed78 <__assert_fail@plt+0xd770>
   1ede4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ede8:	cmp	r0, #0
   1edec:	bne	1edf8 <__assert_fail@plt+0xd7f0>
   1edf0:	movw	r0, #48	; 0x30
   1edf4:	str	r0, [fp, #-76]	; 0xffffffb4
   1edf8:	b	1edfc <__assert_fail@plt+0xd7f4>
   1edfc:	ldr	r0, [sp, #576]	; 0x240
   1ee00:	str	r0, [sp, #568]	; 0x238
   1ee04:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ee08:	cmp	r0, #45	; 0x2d
   1ee0c:	movw	r0, #1
   1ee10:	str	r0, [sp, #160]	; 0xa0
   1ee14:	beq	1ee24 <__assert_fail@plt+0xd81c>
   1ee18:	movw	r0, #0
   1ee1c:	str	r0, [sp, #160]	; 0xa0
   1ee20:	b	1ee24 <__assert_fail@plt+0xd81c>
   1ee24:	ldr	r0, [sp, #160]	; 0xa0
   1ee28:	tst	r0, #1
   1ee2c:	movw	r0, #0
   1ee30:	moveq	r0, #0
   1ee34:	str	r0, [sp, #564]	; 0x234
   1ee38:	ldr	r0, [sp, #568]	; 0x238
   1ee3c:	ldr	r1, [sp, #564]	; 0x234
   1ee40:	cmp	r0, r1
   1ee44:	bcs	1ee54 <__assert_fail@plt+0xd84c>
   1ee48:	ldr	r0, [sp, #564]	; 0x234
   1ee4c:	str	r0, [sp, #156]	; 0x9c
   1ee50:	b	1ee5c <__assert_fail@plt+0xd854>
   1ee54:	ldr	r0, [sp, #568]	; 0x238
   1ee58:	str	r0, [sp, #156]	; 0x9c
   1ee5c:	ldr	r0, [sp, #156]	; 0x9c
   1ee60:	str	r0, [sp, #560]	; 0x230
   1ee64:	ldr	r0, [sp, #560]	; 0x230
   1ee68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ee6c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1ee70:	sub	r1, r1, r2
   1ee74:	cmp	r0, r1
   1ee78:	bcc	1ee94 <__assert_fail@plt+0xd88c>
   1ee7c:	bl	114e8 <__errno_location@plt>
   1ee80:	movw	lr, #34	; 0x22
   1ee84:	str	lr, [r0]
   1ee88:	movw	r0, #0
   1ee8c:	str	r0, [fp, #-28]	; 0xffffffe4
   1ee90:	b	201d8 <__assert_fail@plt+0xebd0>
   1ee94:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ee98:	movw	r1, #0
   1ee9c:	cmp	r0, r1
   1eea0:	beq	1ef98 <__assert_fail@plt+0xd990>
   1eea4:	ldr	r0, [sp, #568]	; 0x238
   1eea8:	ldr	r1, [sp, #564]	; 0x234
   1eeac:	cmp	r0, r1
   1eeb0:	bcs	1ef2c <__assert_fail@plt+0xd924>
   1eeb4:	ldr	r0, [sp, #564]	; 0x234
   1eeb8:	ldr	r1, [sp, #568]	; 0x238
   1eebc:	sub	r0, r0, r1
   1eec0:	str	r0, [sp, #556]	; 0x22c
   1eec4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1eec8:	cmp	r0, #48	; 0x30
   1eecc:	beq	1eedc <__assert_fail@plt+0xd8d4>
   1eed0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1eed4:	cmp	r0, #43	; 0x2b
   1eed8:	bne	1ef04 <__assert_fail@plt+0xd8fc>
   1eedc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1eee0:	ldr	r2, [sp, #556]	; 0x22c
   1eee4:	movw	r1, #48	; 0x30
   1eee8:	and	r1, r1, #255	; 0xff
   1eeec:	bl	11500 <memset@plt>
   1eef0:	ldr	r0, [sp, #556]	; 0x22c
   1eef4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1eef8:	add	r0, r1, r0
   1eefc:	str	r0, [fp, #-68]	; 0xffffffbc
   1ef00:	b	1ef28 <__assert_fail@plt+0xd920>
   1ef04:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef08:	ldr	r2, [sp, #556]	; 0x22c
   1ef0c:	movw	r1, #32
   1ef10:	and	r1, r1, #255	; 0xff
   1ef14:	bl	11500 <memset@plt>
   1ef18:	ldr	r0, [sp, #556]	; 0x22c
   1ef1c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ef20:	add	r0, r1, r0
   1ef24:	str	r0, [fp, #-68]	; 0xffffffbc
   1ef28:	b	1ef2c <__assert_fail@plt+0xd924>
   1ef2c:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1ef30:	tst	r0, #1
   1ef34:	beq	1ef50 <__assert_fail@plt+0xd948>
   1ef38:	sub	r1, fp, #122	; 0x7a
   1ef3c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef40:	ldr	r2, [sp, #568]	; 0x238
   1ef44:	bl	201e8 <__assert_fail@plt+0xebe0>
   1ef48:	str	r0, [sp, #152]	; 0x98
   1ef4c:	b	1ef88 <__assert_fail@plt+0xd980>
   1ef50:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1ef54:	tst	r0, #1
   1ef58:	beq	1ef74 <__assert_fail@plt+0xd96c>
   1ef5c:	sub	r1, fp, #122	; 0x7a
   1ef60:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef64:	ldr	r2, [sp, #568]	; 0x238
   1ef68:	bl	2024c <__assert_fail@plt+0xec44>
   1ef6c:	str	r0, [sp, #148]	; 0x94
   1ef70:	b	1ef84 <__assert_fail@plt+0xd97c>
   1ef74:	sub	r1, fp, #122	; 0x7a
   1ef78:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef7c:	ldr	r2, [sp, #568]	; 0x238
   1ef80:	bl	1135c <memcpy@plt>
   1ef84:	b	1ef88 <__assert_fail@plt+0xd980>
   1ef88:	ldr	r0, [sp, #568]	; 0x238
   1ef8c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1ef90:	add	r0, r1, r0
   1ef94:	str	r0, [fp, #-68]	; 0xffffffbc
   1ef98:	ldr	r0, [sp, #560]	; 0x230
   1ef9c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1efa0:	add	r0, r1, r0
   1efa4:	str	r0, [fp, #-64]	; 0xffffffc0
   1efa8:	b	1efac <__assert_fail@plt+0xd9a4>
   1efac:	movw	r0, #0
   1efb0:	str	r0, [sp, #552]	; 0x228
   1efb4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1efb8:	cmp	r0, #45	; 0x2d
   1efbc:	beq	1efd4 <__assert_fail@plt+0xd9cc>
   1efc0:	ldr	r0, [fp, #16]
   1efc4:	ldr	r1, [sp, #576]	; 0x240
   1efc8:	sub	r0, r0, r1
   1efcc:	cmp	r0, #0
   1efd0:	bge	1efe0 <__assert_fail@plt+0xd9d8>
   1efd4:	movw	r0, #0
   1efd8:	str	r0, [sp, #144]	; 0x90
   1efdc:	b	1eff0 <__assert_fail@plt+0xd9e8>
   1efe0:	ldr	r0, [fp, #16]
   1efe4:	ldr	r1, [sp, #576]	; 0x240
   1efe8:	sub	r0, r0, r1
   1efec:	str	r0, [sp, #144]	; 0x90
   1eff0:	ldr	r0, [sp, #144]	; 0x90
   1eff4:	str	r0, [sp, #548]	; 0x224
   1eff8:	ldr	r0, [sp, #552]	; 0x228
   1effc:	ldr	r1, [sp, #548]	; 0x224
   1f000:	cmp	r0, r1
   1f004:	bcs	1f014 <__assert_fail@plt+0xda0c>
   1f008:	ldr	r0, [sp, #548]	; 0x224
   1f00c:	str	r0, [sp, #140]	; 0x8c
   1f010:	b	1f01c <__assert_fail@plt+0xda14>
   1f014:	ldr	r0, [sp, #552]	; 0x228
   1f018:	str	r0, [sp, #140]	; 0x8c
   1f01c:	ldr	r0, [sp, #140]	; 0x8c
   1f020:	str	r0, [sp, #544]	; 0x220
   1f024:	ldr	r0, [sp, #544]	; 0x220
   1f028:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f02c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1f030:	sub	r1, r1, r2
   1f034:	cmp	r0, r1
   1f038:	bcc	1f054 <__assert_fail@plt+0xda4c>
   1f03c:	bl	114e8 <__errno_location@plt>
   1f040:	movw	lr, #34	; 0x22
   1f044:	str	lr, [r0]
   1f048:	movw	r0, #0
   1f04c:	str	r0, [fp, #-28]	; 0xffffffe4
   1f050:	b	201d8 <__assert_fail@plt+0xebd0>
   1f054:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f058:	movw	r1, #0
   1f05c:	cmp	r0, r1
   1f060:	beq	1f0fc <__assert_fail@plt+0xdaf4>
   1f064:	ldr	r0, [sp, #552]	; 0x228
   1f068:	ldr	r1, [sp, #548]	; 0x224
   1f06c:	cmp	r0, r1
   1f070:	bcs	1f0ec <__assert_fail@plt+0xdae4>
   1f074:	ldr	r0, [sp, #548]	; 0x224
   1f078:	ldr	r1, [sp, #552]	; 0x228
   1f07c:	sub	r0, r0, r1
   1f080:	str	r0, [sp, #540]	; 0x21c
   1f084:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f088:	cmp	r0, #48	; 0x30
   1f08c:	beq	1f09c <__assert_fail@plt+0xda94>
   1f090:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f094:	cmp	r0, #43	; 0x2b
   1f098:	bne	1f0c4 <__assert_fail@plt+0xdabc>
   1f09c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f0a0:	ldr	r2, [sp, #540]	; 0x21c
   1f0a4:	movw	r1, #48	; 0x30
   1f0a8:	and	r1, r1, #255	; 0xff
   1f0ac:	bl	11500 <memset@plt>
   1f0b0:	ldr	r0, [sp, #540]	; 0x21c
   1f0b4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f0b8:	add	r0, r1, r0
   1f0bc:	str	r0, [fp, #-68]	; 0xffffffbc
   1f0c0:	b	1f0e8 <__assert_fail@plt+0xdae0>
   1f0c4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f0c8:	ldr	r2, [sp, #540]	; 0x21c
   1f0cc:	movw	r1, #32
   1f0d0:	and	r1, r1, #255	; 0xff
   1f0d4:	bl	11500 <memset@plt>
   1f0d8:	ldr	r0, [sp, #540]	; 0x21c
   1f0dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f0e0:	add	r0, r1, r0
   1f0e4:	str	r0, [fp, #-68]	; 0xffffffbc
   1f0e8:	b	1f0ec <__assert_fail@plt+0xdae4>
   1f0ec:	ldr	r0, [sp, #552]	; 0x228
   1f0f0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f0f4:	add	r0, r1, r0
   1f0f8:	str	r0, [fp, #-68]	; 0xffffffbc
   1f0fc:	ldr	r0, [sp, #544]	; 0x220
   1f100:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1f104:	add	r0, r1, r0
   1f108:	str	r0, [fp, #-64]	; 0xffffffc0
   1f10c:	b	20178 <__assert_fail@plt+0xeb70>
   1f110:	b	1f114 <__assert_fail@plt+0xdb0c>
   1f114:	movw	r0, #1
   1f118:	str	r0, [sp, #536]	; 0x218
   1f11c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f120:	cmp	r0, #45	; 0x2d
   1f124:	beq	1f134 <__assert_fail@plt+0xdb2c>
   1f128:	ldr	r0, [fp, #16]
   1f12c:	cmp	r0, #0
   1f130:	bge	1f140 <__assert_fail@plt+0xdb38>
   1f134:	movw	r0, #0
   1f138:	str	r0, [sp, #136]	; 0x88
   1f13c:	b	1f148 <__assert_fail@plt+0xdb40>
   1f140:	ldr	r0, [fp, #16]
   1f144:	str	r0, [sp, #136]	; 0x88
   1f148:	ldr	r0, [sp, #136]	; 0x88
   1f14c:	str	r0, [sp, #532]	; 0x214
   1f150:	ldr	r0, [sp, #536]	; 0x218
   1f154:	ldr	r1, [sp, #532]	; 0x214
   1f158:	cmp	r0, r1
   1f15c:	bcs	1f16c <__assert_fail@plt+0xdb64>
   1f160:	ldr	r0, [sp, #532]	; 0x214
   1f164:	str	r0, [sp, #132]	; 0x84
   1f168:	b	1f174 <__assert_fail@plt+0xdb6c>
   1f16c:	ldr	r0, [sp, #536]	; 0x218
   1f170:	str	r0, [sp, #132]	; 0x84
   1f174:	ldr	r0, [sp, #132]	; 0x84
   1f178:	str	r0, [sp, #528]	; 0x210
   1f17c:	ldr	r0, [sp, #528]	; 0x210
   1f180:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f184:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1f188:	sub	r1, r1, r2
   1f18c:	cmp	r0, r1
   1f190:	bcc	1f1ac <__assert_fail@plt+0xdba4>
   1f194:	bl	114e8 <__errno_location@plt>
   1f198:	movw	lr, #34	; 0x22
   1f19c:	str	lr, [r0]
   1f1a0:	movw	r0, #0
   1f1a4:	str	r0, [fp, #-28]	; 0xffffffe4
   1f1a8:	b	201d8 <__assert_fail@plt+0xebd0>
   1f1ac:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f1b0:	movw	r1, #0
   1f1b4:	cmp	r0, r1
   1f1b8:	beq	1f260 <__assert_fail@plt+0xdc58>
   1f1bc:	ldr	r0, [sp, #536]	; 0x218
   1f1c0:	ldr	r1, [sp, #532]	; 0x214
   1f1c4:	cmp	r0, r1
   1f1c8:	bcs	1f244 <__assert_fail@plt+0xdc3c>
   1f1cc:	ldr	r0, [sp, #532]	; 0x214
   1f1d0:	ldr	r1, [sp, #536]	; 0x218
   1f1d4:	sub	r0, r0, r1
   1f1d8:	str	r0, [sp, #524]	; 0x20c
   1f1dc:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f1e0:	cmp	r0, #48	; 0x30
   1f1e4:	beq	1f1f4 <__assert_fail@plt+0xdbec>
   1f1e8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f1ec:	cmp	r0, #43	; 0x2b
   1f1f0:	bne	1f21c <__assert_fail@plt+0xdc14>
   1f1f4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f1f8:	ldr	r2, [sp, #524]	; 0x20c
   1f1fc:	movw	r1, #48	; 0x30
   1f200:	and	r1, r1, #255	; 0xff
   1f204:	bl	11500 <memset@plt>
   1f208:	ldr	r0, [sp, #524]	; 0x20c
   1f20c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f210:	add	r0, r1, r0
   1f214:	str	r0, [fp, #-68]	; 0xffffffbc
   1f218:	b	1f240 <__assert_fail@plt+0xdc38>
   1f21c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f220:	ldr	r2, [sp, #524]	; 0x20c
   1f224:	movw	r1, #32
   1f228:	and	r1, r1, #255	; 0xff
   1f22c:	bl	11500 <memset@plt>
   1f230:	ldr	r0, [sp, #524]	; 0x20c
   1f234:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f238:	add	r0, r1, r0
   1f23c:	str	r0, [fp, #-68]	; 0xffffffbc
   1f240:	b	1f244 <__assert_fail@plt+0xdc3c>
   1f244:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f248:	movw	r1, #10
   1f24c:	strb	r1, [r0]
   1f250:	ldr	r0, [sp, #536]	; 0x218
   1f254:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f258:	add	r0, r1, r0
   1f25c:	str	r0, [fp, #-68]	; 0xffffffbc
   1f260:	ldr	r0, [sp, #528]	; 0x210
   1f264:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1f268:	add	r0, r1, r0
   1f26c:	str	r0, [fp, #-64]	; 0xffffffc0
   1f270:	b	20178 <__assert_fail@plt+0xeb70>
   1f274:	movw	r0, #1
   1f278:	strb	r0, [fp, #-123]	; 0xffffff85
   1f27c:	movw	r0, #112	; 0x70
   1f280:	str	r0, [fp, #-136]	; 0xffffff78
   1f284:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1f288:	tst	r0, #1
   1f28c:	beq	1f2a0 <__assert_fail@plt+0xdc98>
   1f290:	movw	r0, #0
   1f294:	strb	r0, [fp, #-124]	; 0xffffff84
   1f298:	movw	r0, #1
   1f29c:	strb	r0, [fp, #-123]	; 0xffffff85
   1f2a0:	b	1e090 <__assert_fail@plt+0xca88>
   1f2a4:	b	1f2a8 <__assert_fail@plt+0xdca0>
   1f2a8:	movw	r0, #1
   1f2ac:	str	r0, [fp, #-84]	; 0xffffffac
   1f2b0:	movw	r0, #0
   1f2b4:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f2b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f2bc:	ldr	r0, [r0, #16]
   1f2c0:	movw	r1, #11
   1f2c4:	mul	r0, r0, r1
   1f2c8:	asr	r0, r0, #5
   1f2cc:	add	r0, r0, #1
   1f2d0:	str	r0, [fp, #-92]	; 0xffffffa4
   1f2d4:	b	1e53c <__assert_fail@plt+0xcf34>
   1f2d8:	movw	r0, #64309	; 0xfb35
   1f2dc:	movt	r0, #2
   1f2e0:	str	r0, [fp, #-104]	; 0xffffff98
   1f2e4:	b	1de70 <__assert_fail@plt+0xc868>
   1f2e8:	b	1e090 <__assert_fail@plt+0xca88>
   1f2ec:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f2f0:	cmp	r0, #69	; 0x45
   1f2f4:	bne	1f2fc <__assert_fail@plt+0xdcf4>
   1f2f8:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1f2fc:	b	1f300 <__assert_fail@plt+0xdcf8>
   1f300:	movw	r0, #2
   1f304:	str	r0, [fp, #-84]	; 0xffffffac
   1f308:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f30c:	ldr	r0, [r0]
   1f310:	str	r0, [fp, #-88]	; 0xffffffa8
   1f314:	b	1e51c <__assert_fail@plt+0xcf14>
   1f318:			; <UNDEFINED> instruction: 0xfffff894
   1f31c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f320:	add	r1, sp, #480	; 0x1e0
   1f324:	mov	r2, r1
   1f328:	str	r0, [sp, #128]	; 0x80
   1f32c:	mov	r0, r2
   1f330:	ldr	r2, [sp, #128]	; 0x80
   1f334:	str	r1, [sp, #124]	; 0x7c
   1f338:	mov	r1, r2
   1f33c:	movw	r2, #44	; 0x2c
   1f340:	bl	1135c <memcpy@plt>
   1f344:	mvn	r0, #0
   1f348:	str	r0, [sp, #508]	; 0x1fc
   1f34c:	ldr	r0, [fp, #24]
   1f350:	ldr	r1, [sp, #124]	; 0x7c
   1f354:	bl	232f8 <__assert_fail@plt+0x11cf0>
   1f358:	str	r0, [sp, #476]	; 0x1dc
   1f35c:	ldr	r0, [sp, #508]	; 0x1fc
   1f360:	cmp	r0, #0
   1f364:	bge	1f380 <__assert_fail@plt+0xdd78>
   1f368:	bl	114e8 <__errno_location@plt>
   1f36c:	movw	lr, #75	; 0x4b
   1f370:	str	lr, [r0]
   1f374:	movw	r0, #0
   1f378:	str	r0, [fp, #-28]	; 0xffffffe4
   1f37c:	b	201d8 <__assert_fail@plt+0xebd0>
   1f380:	sub	r0, fp, #122	; 0x7a
   1f384:	add	r0, r0, #14
   1f388:	str	r0, [fp, #-108]	; 0xffffff94
   1f38c:	ldr	r0, [sp, #476]	; 0x1dc
   1f390:	cmp	r0, #0
   1f394:	movw	r0, #0
   1f398:	movlt	r0, #1
   1f39c:	and	r0, r0, #1
   1f3a0:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f3a4:	ldr	r0, [sp, #476]	; 0x1dc
   1f3a8:	movw	r1, #26215	; 0x6667
   1f3ac:	movt	r1, #26214	; 0x6666
   1f3b0:	smmul	r1, r0, r1
   1f3b4:	asr	r2, r1, #2
   1f3b8:	add	r1, r2, r1, lsr #31
   1f3bc:	add	r1, r1, r1, lsl #2
   1f3c0:	sub	r0, r0, r1, lsl #1
   1f3c4:	str	r0, [sp, #472]	; 0x1d8
   1f3c8:	ldr	r0, [sp, #476]	; 0x1dc
   1f3cc:	movw	r1, #10
   1f3d0:	sdiv	r0, r0, r1
   1f3d4:	str	r0, [sp, #476]	; 0x1dc
   1f3d8:	ldrb	r0, [fp, #-93]	; 0xffffffa3
   1f3dc:	tst	r0, #1
   1f3e0:	beq	1f3f8 <__assert_fail@plt+0xddf0>
   1f3e4:	ldr	r0, [sp, #472]	; 0x1d8
   1f3e8:	movw	r1, #0
   1f3ec:	sub	r0, r1, r0
   1f3f0:	str	r0, [sp, #120]	; 0x78
   1f3f4:	b	1f400 <__assert_fail@plt+0xddf8>
   1f3f8:	ldr	r0, [sp, #472]	; 0x1d8
   1f3fc:	str	r0, [sp, #120]	; 0x78
   1f400:	ldr	r0, [sp, #120]	; 0x78
   1f404:	add	r0, r0, #48	; 0x30
   1f408:	ldr	r1, [fp, #-108]	; 0xffffff94
   1f40c:	mvn	r2, #0
   1f410:	add	r3, r1, r2
   1f414:	str	r3, [fp, #-108]	; 0xffffff94
   1f418:	add	r1, r1, r2
   1f41c:	strb	r0, [r1]
   1f420:	ldr	r0, [sp, #476]	; 0x1dc
   1f424:	cmp	r0, #0
   1f428:	bne	1f3a4 <__assert_fail@plt+0xdd9c>
   1f42c:	movw	r0, #1
   1f430:	str	r0, [fp, #-84]	; 0xffffffac
   1f434:	movw	r0, #0
   1f438:	strb	r0, [fp, #-94]	; 0xffffffa2
   1f43c:	b	1e650 <__assert_fail@plt+0xd048>
   1f440:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f444:	cmp	r0, #79	; 0x4f
   1f448:	bne	1f450 <__assert_fail@plt+0xde48>
   1f44c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1f450:	b	1e090 <__assert_fail@plt+0xca88>
   1f454:	movw	r0, #4364	; 0x110c
   1f458:	movt	r0, #3
   1f45c:	str	r0, [fp, #-104]	; 0xffffff98
   1f460:	b	1de70 <__assert_fail@plt+0xc868>
   1f464:	b	1f468 <__assert_fail@plt+0xde60>
   1f468:	movw	r0, #1
   1f46c:	str	r0, [sp, #468]	; 0x1d4
   1f470:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f474:	cmp	r0, #45	; 0x2d
   1f478:	beq	1f488 <__assert_fail@plt+0xde80>
   1f47c:	ldr	r0, [fp, #16]
   1f480:	cmp	r0, #0
   1f484:	bge	1f494 <__assert_fail@plt+0xde8c>
   1f488:	movw	r0, #0
   1f48c:	str	r0, [sp, #116]	; 0x74
   1f490:	b	1f49c <__assert_fail@plt+0xde94>
   1f494:	ldr	r0, [fp, #16]
   1f498:	str	r0, [sp, #116]	; 0x74
   1f49c:	ldr	r0, [sp, #116]	; 0x74
   1f4a0:	str	r0, [sp, #464]	; 0x1d0
   1f4a4:	ldr	r0, [sp, #468]	; 0x1d4
   1f4a8:	ldr	r1, [sp, #464]	; 0x1d0
   1f4ac:	cmp	r0, r1
   1f4b0:	bcs	1f4c0 <__assert_fail@plt+0xdeb8>
   1f4b4:	ldr	r0, [sp, #464]	; 0x1d0
   1f4b8:	str	r0, [sp, #112]	; 0x70
   1f4bc:	b	1f4c8 <__assert_fail@plt+0xdec0>
   1f4c0:	ldr	r0, [sp, #468]	; 0x1d4
   1f4c4:	str	r0, [sp, #112]	; 0x70
   1f4c8:	ldr	r0, [sp, #112]	; 0x70
   1f4cc:	str	r0, [sp, #460]	; 0x1cc
   1f4d0:	ldr	r0, [sp, #460]	; 0x1cc
   1f4d4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f4d8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1f4dc:	sub	r1, r1, r2
   1f4e0:	cmp	r0, r1
   1f4e4:	bcc	1f500 <__assert_fail@plt+0xdef8>
   1f4e8:	bl	114e8 <__errno_location@plt>
   1f4ec:	movw	lr, #34	; 0x22
   1f4f0:	str	lr, [r0]
   1f4f4:	movw	r0, #0
   1f4f8:	str	r0, [fp, #-28]	; 0xffffffe4
   1f4fc:	b	201d8 <__assert_fail@plt+0xebd0>
   1f500:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f504:	movw	r1, #0
   1f508:	cmp	r0, r1
   1f50c:	beq	1f5b4 <__assert_fail@plt+0xdfac>
   1f510:	ldr	r0, [sp, #468]	; 0x1d4
   1f514:	ldr	r1, [sp, #464]	; 0x1d0
   1f518:	cmp	r0, r1
   1f51c:	bcs	1f598 <__assert_fail@plt+0xdf90>
   1f520:	ldr	r0, [sp, #464]	; 0x1d0
   1f524:	ldr	r1, [sp, #468]	; 0x1d4
   1f528:	sub	r0, r0, r1
   1f52c:	str	r0, [sp, #456]	; 0x1c8
   1f530:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f534:	cmp	r0, #48	; 0x30
   1f538:	beq	1f548 <__assert_fail@plt+0xdf40>
   1f53c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f540:	cmp	r0, #43	; 0x2b
   1f544:	bne	1f570 <__assert_fail@plt+0xdf68>
   1f548:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f54c:	ldr	r2, [sp, #456]	; 0x1c8
   1f550:	movw	r1, #48	; 0x30
   1f554:	and	r1, r1, #255	; 0xff
   1f558:	bl	11500 <memset@plt>
   1f55c:	ldr	r0, [sp, #456]	; 0x1c8
   1f560:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f564:	add	r0, r1, r0
   1f568:	str	r0, [fp, #-68]	; 0xffffffbc
   1f56c:	b	1f594 <__assert_fail@plt+0xdf8c>
   1f570:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f574:	ldr	r2, [sp, #456]	; 0x1c8
   1f578:	movw	r1, #32
   1f57c:	and	r1, r1, #255	; 0xff
   1f580:	bl	11500 <memset@plt>
   1f584:	ldr	r0, [sp, #456]	; 0x1c8
   1f588:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f58c:	add	r0, r1, r0
   1f590:	str	r0, [fp, #-68]	; 0xffffffbc
   1f594:	b	1f598 <__assert_fail@plt+0xdf90>
   1f598:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1f59c:	movw	r1, #9
   1f5a0:	strb	r1, [r0]
   1f5a4:	ldr	r0, [sp, #468]	; 0x1d4
   1f5a8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1f5ac:	add	r0, r1, r0
   1f5b0:	str	r0, [fp, #-68]	; 0xffffffbc
   1f5b4:	ldr	r0, [sp, #460]	; 0x1cc
   1f5b8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1f5bc:	add	r0, r1, r0
   1f5c0:	str	r0, [fp, #-64]	; 0xffffffc0
   1f5c4:	b	20178 <__assert_fail@plt+0xeb70>
   1f5c8:	b	1f5cc <__assert_fail@plt+0xdfc4>
   1f5cc:	mov	r0, #1
   1f5d0:	str	r0, [fp, #-84]	; 0xffffffac
   1f5d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f5d8:	ldr	r0, [r0, #24]
   1f5dc:	add	r0, r0, #6
   1f5e0:	movw	r1, #9363	; 0x2493
   1f5e4:	movt	r1, #37449	; 0x9249
   1f5e8:	smmla	r1, r0, r1, r0
   1f5ec:	asr	r2, r1, #2
   1f5f0:	add	r1, r2, r1, lsr #31
   1f5f4:	rsb	r1, r1, r1, lsl #3
   1f5f8:	sub	r0, r0, r1
   1f5fc:	add	r0, r0, #1
   1f600:	str	r0, [fp, #-88]	; 0xffffffa8
   1f604:	b	1e51c <__assert_fail@plt+0xcf14>
   1f608:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f60c:	cmp	r0, #69	; 0x45
   1f610:	bne	1f618 <__assert_fail@plt+0xe010>
   1f614:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1f618:	b	1f61c <__assert_fail@plt+0xe014>
   1f61c:	movw	r0, #2
   1f620:	str	r0, [fp, #-84]	; 0xffffffac
   1f624:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f628:	ldr	r0, [r0, #28]
   1f62c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f630:	ldr	r1, [r1, #24]
   1f634:	sub	r0, r0, r1
   1f638:	add	r0, r0, #7
   1f63c:	movw	r1, #7
   1f640:	sdiv	r0, r0, r1
   1f644:	str	r0, [fp, #-88]	; 0xffffffa8
   1f648:	b	1e51c <__assert_fail@plt+0xcf14>
   1f64c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f650:	cmp	r0, #69	; 0x45
   1f654:	bne	1f65c <__assert_fail@plt+0xe054>
   1f658:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1f65c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f660:	ldr	r0, [r0, #20]
   1f664:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f668:	ldr	r1, [r1, #20]
   1f66c:	cmp	r1, #0
   1f670:	movw	r1, #0
   1f674:	movlt	r1, #1
   1f678:	tst	r1, #1
   1f67c:	movw	r1, #300	; 0x12c
   1f680:	mvneq	r1, #99	; 0x63
   1f684:	add	r0, r0, r1
   1f688:	str	r0, [sp, #452]	; 0x1c4
   1f68c:	movw	r0, #0
   1f690:	str	r0, [sp, #448]	; 0x1c0
   1f694:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f698:	ldr	r0, [r0, #28]
   1f69c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f6a0:	ldr	r1, [r1, #24]
   1f6a4:	bl	202b0 <__assert_fail@plt+0xeca8>
   1f6a8:	str	r0, [sp, #444]	; 0x1bc
   1f6ac:	ldr	r0, [sp, #444]	; 0x1bc
   1f6b0:	cmp	r0, #0
   1f6b4:	bge	1f790 <__assert_fail@plt+0xe188>
   1f6b8:	mvn	r0, #0
   1f6bc:	str	r0, [sp, #448]	; 0x1c0
   1f6c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f6c4:	ldr	r0, [r0, #28]
   1f6c8:	ldr	r1, [sp, #452]	; 0x1c4
   1f6cc:	sub	r1, r1, #1
   1f6d0:	asr	r2, r1, #31
   1f6d4:	add	r2, r1, r2, lsr #30
   1f6d8:	bic	r2, r2, #3
   1f6dc:	sub	r1, r1, r2
   1f6e0:	cmp	r1, #0
   1f6e4:	movw	r1, #0
   1f6e8:	str	r0, [sp, #108]	; 0x6c
   1f6ec:	str	r1, [sp, #104]	; 0x68
   1f6f0:	bne	1f764 <__assert_fail@plt+0xe15c>
   1f6f4:	ldr	r0, [sp, #452]	; 0x1c4
   1f6f8:	sub	r0, r0, #1
   1f6fc:	movw	r1, #34079	; 0x851f
   1f700:	movt	r1, #20971	; 0x51eb
   1f704:	smmul	r1, r0, r1
   1f708:	asr	r2, r1, #5
   1f70c:	add	r1, r2, r1, lsr #31
   1f710:	mov	r2, #100	; 0x64
   1f714:	mls	r0, r1, r2, r0
   1f718:	cmp	r0, #0
   1f71c:	movw	r0, #1
   1f720:	str	r0, [sp, #100]	; 0x64
   1f724:	bne	1f75c <__assert_fail@plt+0xe154>
   1f728:	ldr	r0, [sp, #452]	; 0x1c4
   1f72c:	sub	r0, r0, #1
   1f730:	movw	r1, #34079	; 0x851f
   1f734:	movt	r1, #20971	; 0x51eb
   1f738:	smmul	r1, r0, r1
   1f73c:	asr	r2, r1, #7
   1f740:	add	r1, r2, r1, lsr #31
   1f744:	mov	r2, #400	; 0x190
   1f748:	mls	r0, r1, r2, r0
   1f74c:	cmp	r0, #0
   1f750:	movw	r0, #0
   1f754:	moveq	r0, #1
   1f758:	str	r0, [sp, #100]	; 0x64
   1f75c:	ldr	r0, [sp, #100]	; 0x64
   1f760:	str	r0, [sp, #104]	; 0x68
   1f764:	ldr	r0, [sp, #104]	; 0x68
   1f768:	and	r0, r0, #1
   1f76c:	movw	r1, #365	; 0x16d
   1f770:	add	r0, r0, r1
   1f774:	ldr	r1, [sp, #108]	; 0x6c
   1f778:	add	r0, r1, r0
   1f77c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1f780:	ldr	r1, [r2, #24]
   1f784:	bl	202b0 <__assert_fail@plt+0xeca8>
   1f788:	str	r0, [sp, #444]	; 0x1bc
   1f78c:	b	1f874 <__assert_fail@plt+0xe26c>
   1f790:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f794:	ldr	r0, [r0, #28]
   1f798:	ldr	r1, [sp, #452]	; 0x1c4
   1f79c:	asr	r2, r1, #31
   1f7a0:	add	r2, r1, r2, lsr #30
   1f7a4:	bic	r2, r2, #3
   1f7a8:	sub	r1, r1, r2
   1f7ac:	cmp	r1, #0
   1f7b0:	movw	r1, #0
   1f7b4:	str	r0, [sp, #96]	; 0x60
   1f7b8:	str	r1, [sp, #92]	; 0x5c
   1f7bc:	bne	1f828 <__assert_fail@plt+0xe220>
   1f7c0:	ldr	r0, [sp, #452]	; 0x1c4
   1f7c4:	movw	r1, #34079	; 0x851f
   1f7c8:	movt	r1, #20971	; 0x51eb
   1f7cc:	smmul	r1, r0, r1
   1f7d0:	asr	r2, r1, #5
   1f7d4:	add	r1, r2, r1, lsr #31
   1f7d8:	mov	r2, #100	; 0x64
   1f7dc:	mls	r0, r1, r2, r0
   1f7e0:	cmp	r0, #0
   1f7e4:	movw	r0, #1
   1f7e8:	str	r0, [sp, #88]	; 0x58
   1f7ec:	bne	1f820 <__assert_fail@plt+0xe218>
   1f7f0:	ldr	r0, [sp, #452]	; 0x1c4
   1f7f4:	movw	r1, #34079	; 0x851f
   1f7f8:	movt	r1, #20971	; 0x51eb
   1f7fc:	smmul	r1, r0, r1
   1f800:	asr	r2, r1, #7
   1f804:	add	r1, r2, r1, lsr #31
   1f808:	mov	r2, #400	; 0x190
   1f80c:	mls	r0, r1, r2, r0
   1f810:	cmp	r0, #0
   1f814:	movw	r0, #0
   1f818:	moveq	r0, #1
   1f81c:	str	r0, [sp, #88]	; 0x58
   1f820:	ldr	r0, [sp, #88]	; 0x58
   1f824:	str	r0, [sp, #92]	; 0x5c
   1f828:	ldr	r0, [sp, #92]	; 0x5c
   1f82c:	and	r0, r0, #1
   1f830:	movw	r1, #365	; 0x16d
   1f834:	add	r0, r0, r1
   1f838:	ldr	r1, [sp, #96]	; 0x60
   1f83c:	sub	r0, r1, r0
   1f840:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1f844:	ldr	r1, [r2, #24]
   1f848:	bl	202b0 <__assert_fail@plt+0xeca8>
   1f84c:	str	r0, [sp, #440]	; 0x1b8
   1f850:	ldr	r0, [sp, #440]	; 0x1b8
   1f854:	movw	r1, #0
   1f858:	cmp	r1, r0
   1f85c:	bgt	1f870 <__assert_fail@plt+0xe268>
   1f860:	movw	r0, #1
   1f864:	str	r0, [sp, #448]	; 0x1c0
   1f868:	ldr	r0, [sp, #440]	; 0x1b8
   1f86c:	str	r0, [sp, #444]	; 0x1bc
   1f870:	b	1f874 <__assert_fail@plt+0xe26c>
   1f874:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1f878:	ldrb	r0, [r0]
   1f87c:	mov	r1, r0
   1f880:	cmp	r0, #71	; 0x47
   1f884:	str	r1, [sp, #84]	; 0x54
   1f888:	beq	1f95c <__assert_fail@plt+0xe354>
   1f88c:	b	1f890 <__assert_fail@plt+0xe288>
   1f890:	ldr	r0, [sp, #84]	; 0x54
   1f894:	cmp	r0, #103	; 0x67
   1f898:	bne	1f9b0 <__assert_fail@plt+0xe3a8>
   1f89c:	b	1f8a0 <__assert_fail@plt+0xe298>
   1f8a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f8a4:	ldr	r0, [r0, #20]
   1f8a8:	movw	r1, #34079	; 0x851f
   1f8ac:	movt	r1, #20971	; 0x51eb
   1f8b0:	smmul	r2, r0, r1
   1f8b4:	asr	r3, r2, #5
   1f8b8:	add	r2, r3, r2, lsr #31
   1f8bc:	mov	r3, #100	; 0x64
   1f8c0:	mls	r0, r2, r3, r0
   1f8c4:	ldr	r2, [sp, #448]	; 0x1c0
   1f8c8:	add	r0, r0, r2
   1f8cc:	smmul	r1, r0, r1
   1f8d0:	asr	r2, r1, #5
   1f8d4:	add	r1, r2, r1, lsr #31
   1f8d8:	mls	r0, r1, r3, r0
   1f8dc:	str	r0, [sp, #436]	; 0x1b4
   1f8e0:	movw	r0, #2
   1f8e4:	str	r0, [fp, #-84]	; 0xffffffac
   1f8e8:	movw	r0, #0
   1f8ec:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f8f0:	ldr	r0, [sp, #436]	; 0x1b4
   1f8f4:	movw	r1, #0
   1f8f8:	cmp	r1, r0
   1f8fc:	bgt	1f90c <__assert_fail@plt+0xe304>
   1f900:	ldr	r0, [sp, #436]	; 0x1b4
   1f904:	str	r0, [sp, #80]	; 0x50
   1f908:	b	1f950 <__assert_fail@plt+0xe348>
   1f90c:	ldr	r0, [pc, #2256]	; 201e4 <__assert_fail@plt+0xebdc>
   1f910:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f914:	ldr	r1, [r1, #20]
   1f918:	ldr	r2, [sp, #448]	; 0x1c0
   1f91c:	sub	r0, r0, r2
   1f920:	cmp	r1, r0
   1f924:	bge	1f93c <__assert_fail@plt+0xe334>
   1f928:	ldr	r0, [sp, #436]	; 0x1b4
   1f92c:	movw	r1, #0
   1f930:	sub	r0, r1, r0
   1f934:	str	r0, [sp, #76]	; 0x4c
   1f938:	b	1f948 <__assert_fail@plt+0xe340>
   1f93c:	ldr	r0, [sp, #436]	; 0x1b4
   1f940:	add	r0, r0, #100	; 0x64
   1f944:	str	r0, [sp, #76]	; 0x4c
   1f948:	ldr	r0, [sp, #76]	; 0x4c
   1f94c:	str	r0, [sp, #80]	; 0x50
   1f950:	ldr	r0, [sp, #80]	; 0x50
   1f954:	str	r0, [fp, #-92]	; 0xffffffa4
   1f958:	b	1e478 <__assert_fail@plt+0xce70>
   1f95c:	b	1f960 <__assert_fail@plt+0xe358>
   1f960:	ldr	r0, [pc, #2172]	; 201e4 <__assert_fail@plt+0xebdc>
   1f964:	movw	r1, #4
   1f968:	str	r1, [fp, #-84]	; 0xffffffac
   1f96c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f970:	ldr	r1, [r1, #20]
   1f974:	ldr	r2, [sp, #448]	; 0x1c0
   1f978:	sub	r0, r0, r2
   1f97c:	cmp	r1, r0
   1f980:	movw	r0, #0
   1f984:	movlt	r0, #1
   1f988:	and	r0, r0, #1
   1f98c:	strb	r0, [fp, #-93]	; 0xffffffa3
   1f990:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f994:	ldr	r0, [r0, #20]
   1f998:	movw	r1, #1900	; 0x76c
   1f99c:	add	r0, r0, r1
   1f9a0:	ldr	r1, [sp, #448]	; 0x1c0
   1f9a4:	add	r0, r0, r1
   1f9a8:	str	r0, [fp, #-92]	; 0xffffffa4
   1f9ac:	b	1e478 <__assert_fail@plt+0xce70>
   1f9b0:	b	1f9b4 <__assert_fail@plt+0xe3ac>
   1f9b4:	movw	r0, #2
   1f9b8:	str	r0, [fp, #-84]	; 0xffffffac
   1f9bc:	ldr	r0, [sp, #444]	; 0x1bc
   1f9c0:	movw	r1, #7
   1f9c4:	sdiv	r0, r0, r1
   1f9c8:	add	r0, r0, #1
   1f9cc:	str	r0, [fp, #-88]	; 0xffffffa8
   1f9d0:	b	1e51c <__assert_fail@plt+0xcf14>
   1f9d4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1f9d8:	cmp	r0, #69	; 0x45
   1f9dc:	bne	1f9e4 <__assert_fail@plt+0xe3dc>
   1f9e0:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1f9e4:	b	1f9e8 <__assert_fail@plt+0xe3e0>
   1f9e8:	mov	r0, #2
   1f9ec:	str	r0, [fp, #-84]	; 0xffffffac
   1f9f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f9f4:	ldr	r1, [r0, #24]
   1f9f8:	ldr	r0, [r0, #28]
   1f9fc:	add	r1, r1, #6
   1fa00:	movw	r2, #9363	; 0x2493
   1fa04:	movt	r2, #37449	; 0x9249
   1fa08:	smmla	r2, r1, r2, r1
   1fa0c:	asr	r3, r2, #2
   1fa10:	add	r2, r3, r2, lsr #31
   1fa14:	rsb	r2, r2, r2, lsl #3
   1fa18:	sub	r1, r1, r2
   1fa1c:	sub	r0, r0, r1
   1fa20:	add	r0, r0, #7
   1fa24:	movw	r1, #7
   1fa28:	sdiv	r0, r0, r1
   1fa2c:	str	r0, [fp, #-88]	; 0xffffffa8
   1fa30:	b	1e51c <__assert_fail@plt+0xcf14>
   1fa34:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1fa38:	cmp	r0, #69	; 0x45
   1fa3c:	bne	1fa44 <__assert_fail@plt+0xe43c>
   1fa40:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1fa44:	b	1fa48 <__assert_fail@plt+0xe440>
   1fa48:	movw	r0, #1
   1fa4c:	str	r0, [fp, #-84]	; 0xffffffac
   1fa50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fa54:	ldr	r0, [r0, #24]
   1fa58:	str	r0, [fp, #-88]	; 0xffffffa8
   1fa5c:	b	1e51c <__assert_fail@plt+0xcf14>
   1fa60:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1fa64:	cmp	r0, #69	; 0x45
   1fa68:	bne	1fa70 <__assert_fail@plt+0xe468>
   1fa6c:	b	1e090 <__assert_fail@plt+0xca88>
   1fa70:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1fa74:	cmp	r0, #79	; 0x4f
   1fa78:	bne	1fa80 <__assert_fail@plt+0xe478>
   1fa7c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1fa80:	b	1fa84 <__assert_fail@plt+0xe47c>
   1fa84:	ldr	r0, [pc, #1880]	; 201e4 <__assert_fail@plt+0xebdc>
   1fa88:	movw	r1, #4
   1fa8c:	str	r1, [fp, #-84]	; 0xffffffac
   1fa90:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1fa94:	ldr	r1, [r1, #20]
   1fa98:	cmp	r1, r0
   1fa9c:	movw	r0, #0
   1faa0:	movlt	r0, #1
   1faa4:	and	r0, r0, #1
   1faa8:	strb	r0, [fp, #-93]	; 0xffffffa3
   1faac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fab0:	ldr	r0, [r0, #20]
   1fab4:	movw	r1, #1900	; 0x76c
   1fab8:	add	r0, r0, r1
   1fabc:	str	r0, [fp, #-92]	; 0xffffffa4
   1fac0:	b	1e478 <__assert_fail@plt+0xce70>
   1fac4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1fac8:	cmp	r0, #69	; 0x45
   1facc:	bne	1fad4 <__assert_fail@plt+0xe4cc>
   1fad0:	b	1e090 <__assert_fail@plt+0xca88>
   1fad4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fad8:	ldr	r0, [r0, #20]
   1fadc:	movw	r1, #34079	; 0x851f
   1fae0:	movt	r1, #20971	; 0x51eb
   1fae4:	smmul	r1, r0, r1
   1fae8:	asr	r2, r1, #5
   1faec:	add	r1, r2, r1, lsr #31
   1faf0:	mov	r2, #100	; 0x64
   1faf4:	mls	r0, r1, r2, r0
   1faf8:	str	r0, [sp, #432]	; 0x1b0
   1fafc:	ldr	r0, [sp, #432]	; 0x1b0
   1fb00:	cmp	r0, #0
   1fb04:	bge	1fb44 <__assert_fail@plt+0xe53c>
   1fb08:	ldr	r0, [pc, #1748]	; 201e4 <__assert_fail@plt+0xebdc>
   1fb0c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1fb10:	ldr	r1, [r1, #20]
   1fb14:	cmp	r1, r0
   1fb18:	bge	1fb30 <__assert_fail@plt+0xe528>
   1fb1c:	ldr	r0, [sp, #432]	; 0x1b0
   1fb20:	movw	r1, #0
   1fb24:	sub	r0, r1, r0
   1fb28:	str	r0, [sp, #72]	; 0x48
   1fb2c:	b	1fb3c <__assert_fail@plt+0xe534>
   1fb30:	ldr	r0, [sp, #432]	; 0x1b0
   1fb34:	add	r0, r0, #100	; 0x64
   1fb38:	str	r0, [sp, #72]	; 0x48
   1fb3c:	ldr	r0, [sp, #72]	; 0x48
   1fb40:	str	r0, [sp, #432]	; 0x1b0
   1fb44:	b	1fb48 <__assert_fail@plt+0xe540>
   1fb48:	movw	r0, #2
   1fb4c:	str	r0, [fp, #-84]	; 0xffffffac
   1fb50:	movw	r0, #0
   1fb54:	strb	r0, [fp, #-93]	; 0xffffffa3
   1fb58:	ldr	r0, [sp, #432]	; 0x1b0
   1fb5c:	str	r0, [fp, #-92]	; 0xffffffa4
   1fb60:	b	1e478 <__assert_fail@plt+0xce70>
   1fb64:	ldrb	r0, [fp, #-129]	; 0xffffff7f
   1fb68:	tst	r0, #1
   1fb6c:	beq	1fb80 <__assert_fail@plt+0xe578>
   1fb70:	movw	r0, #0
   1fb74:	strb	r0, [fp, #-124]	; 0xffffff84
   1fb78:	movw	r0, #1
   1fb7c:	strb	r0, [fp, #-123]	; 0xffffff85
   1fb80:	b	1fb84 <__assert_fail@plt+0xe57c>
   1fb84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1fb88:	bl	114ac <strlen@plt>
   1fb8c:	str	r0, [sp, #428]	; 0x1ac
   1fb90:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fb94:	cmp	r0, #45	; 0x2d
   1fb98:	beq	1fba8 <__assert_fail@plt+0xe5a0>
   1fb9c:	ldr	r0, [fp, #16]
   1fba0:	cmp	r0, #0
   1fba4:	bge	1fbb4 <__assert_fail@plt+0xe5ac>
   1fba8:	movw	r0, #0
   1fbac:	str	r0, [sp, #68]	; 0x44
   1fbb0:	b	1fbbc <__assert_fail@plt+0xe5b4>
   1fbb4:	ldr	r0, [fp, #16]
   1fbb8:	str	r0, [sp, #68]	; 0x44
   1fbbc:	ldr	r0, [sp, #68]	; 0x44
   1fbc0:	str	r0, [sp, #424]	; 0x1a8
   1fbc4:	ldr	r0, [sp, #428]	; 0x1ac
   1fbc8:	ldr	r1, [sp, #424]	; 0x1a8
   1fbcc:	cmp	r0, r1
   1fbd0:	bcs	1fbe0 <__assert_fail@plt+0xe5d8>
   1fbd4:	ldr	r0, [sp, #424]	; 0x1a8
   1fbd8:	str	r0, [sp, #64]	; 0x40
   1fbdc:	b	1fbe8 <__assert_fail@plt+0xe5e0>
   1fbe0:	ldr	r0, [sp, #428]	; 0x1ac
   1fbe4:	str	r0, [sp, #64]	; 0x40
   1fbe8:	ldr	r0, [sp, #64]	; 0x40
   1fbec:	str	r0, [sp, #420]	; 0x1a4
   1fbf0:	ldr	r0, [sp, #420]	; 0x1a4
   1fbf4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1fbf8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1fbfc:	sub	r1, r1, r2
   1fc00:	cmp	r0, r1
   1fc04:	bcc	1fc20 <__assert_fail@plt+0xe618>
   1fc08:	bl	114e8 <__errno_location@plt>
   1fc0c:	movw	lr, #34	; 0x22
   1fc10:	str	lr, [r0]
   1fc14:	movw	r0, #0
   1fc18:	str	r0, [fp, #-28]	; 0xffffffe4
   1fc1c:	b	201d8 <__assert_fail@plt+0xebd0>
   1fc20:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fc24:	movw	r1, #0
   1fc28:	cmp	r0, r1
   1fc2c:	beq	1fd24 <__assert_fail@plt+0xe71c>
   1fc30:	ldr	r0, [sp, #428]	; 0x1ac
   1fc34:	ldr	r1, [sp, #424]	; 0x1a8
   1fc38:	cmp	r0, r1
   1fc3c:	bcs	1fcb8 <__assert_fail@plt+0xe6b0>
   1fc40:	ldr	r0, [sp, #424]	; 0x1a8
   1fc44:	ldr	r1, [sp, #428]	; 0x1ac
   1fc48:	sub	r0, r0, r1
   1fc4c:	str	r0, [sp, #416]	; 0x1a0
   1fc50:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fc54:	cmp	r0, #48	; 0x30
   1fc58:	beq	1fc68 <__assert_fail@plt+0xe660>
   1fc5c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1fc60:	cmp	r0, #43	; 0x2b
   1fc64:	bne	1fc90 <__assert_fail@plt+0xe688>
   1fc68:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fc6c:	ldr	r2, [sp, #416]	; 0x1a0
   1fc70:	movw	r1, #48	; 0x30
   1fc74:	and	r1, r1, #255	; 0xff
   1fc78:	bl	11500 <memset@plt>
   1fc7c:	ldr	r0, [sp, #416]	; 0x1a0
   1fc80:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fc84:	add	r0, r1, r0
   1fc88:	str	r0, [fp, #-68]	; 0xffffffbc
   1fc8c:	b	1fcb4 <__assert_fail@plt+0xe6ac>
   1fc90:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fc94:	ldr	r2, [sp, #416]	; 0x1a0
   1fc98:	movw	r1, #32
   1fc9c:	and	r1, r1, #255	; 0xff
   1fca0:	bl	11500 <memset@plt>
   1fca4:	ldr	r0, [sp, #416]	; 0x1a0
   1fca8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fcac:	add	r0, r1, r0
   1fcb0:	str	r0, [fp, #-68]	; 0xffffffbc
   1fcb4:	b	1fcb8 <__assert_fail@plt+0xe6b0>
   1fcb8:	ldrb	r0, [fp, #-123]	; 0xffffff85
   1fcbc:	tst	r0, #1
   1fcc0:	beq	1fcdc <__assert_fail@plt+0xe6d4>
   1fcc4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fcc8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1fccc:	ldr	r2, [sp, #428]	; 0x1ac
   1fcd0:	bl	201e8 <__assert_fail@plt+0xebe0>
   1fcd4:	str	r0, [sp, #60]	; 0x3c
   1fcd8:	b	1fd14 <__assert_fail@plt+0xe70c>
   1fcdc:	ldrb	r0, [fp, #-124]	; 0xffffff84
   1fce0:	tst	r0, #1
   1fce4:	beq	1fd00 <__assert_fail@plt+0xe6f8>
   1fce8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fcec:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1fcf0:	ldr	r2, [sp, #428]	; 0x1ac
   1fcf4:	bl	2024c <__assert_fail@plt+0xec44>
   1fcf8:	str	r0, [sp, #56]	; 0x38
   1fcfc:	b	1fd10 <__assert_fail@plt+0xe708>
   1fd00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1fd04:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1fd08:	ldr	r2, [sp, #428]	; 0x1ac
   1fd0c:	bl	1135c <memcpy@plt>
   1fd10:	b	1fd14 <__assert_fail@plt+0xe70c>
   1fd14:	ldr	r0, [sp, #428]	; 0x1ac
   1fd18:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1fd1c:	add	r0, r1, r0
   1fd20:	str	r0, [fp, #-68]	; 0xffffffbc
   1fd24:	ldr	r0, [sp, #420]	; 0x1a4
   1fd28:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1fd2c:	add	r0, r1, r0
   1fd30:	str	r0, [fp, #-64]	; 0xffffffc0
   1fd34:	b	20178 <__assert_fail@plt+0xeb70>
   1fd38:	movw	r0, #1
   1fd3c:	str	r0, [fp, #-128]	; 0xffffff80
   1fd40:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fd44:	ldr	r1, [fp, #-128]	; 0xffffff80
   1fd48:	add	r0, r0, r1
   1fd4c:	ldrb	r0, [r0]
   1fd50:	cmp	r0, #58	; 0x3a
   1fd54:	bne	1fd6c <__assert_fail@plt+0xe764>
   1fd58:	b	1fd5c <__assert_fail@plt+0xe754>
   1fd5c:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fd60:	add	r0, r0, #1
   1fd64:	str	r0, [fp, #-128]	; 0xffffff80
   1fd68:	b	1fd40 <__assert_fail@plt+0xe738>
   1fd6c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1fd70:	ldr	r1, [fp, #-128]	; 0xffffff80
   1fd74:	add	r0, r0, r1
   1fd78:	ldrb	r0, [r0]
   1fd7c:	cmp	r0, #122	; 0x7a
   1fd80:	beq	1fd88 <__assert_fail@plt+0xe780>
   1fd84:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1fd88:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fd8c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1fd90:	add	r0, r1, r0
   1fd94:	str	r0, [fp, #-72]	; 0xffffffb8
   1fd98:	b	1fda4 <__assert_fail@plt+0xe79c>
   1fd9c:	movw	r0, #0
   1fda0:	str	r0, [fp, #-128]	; 0xffffff80
   1fda4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fda8:	ldr	r0, [r0, #32]
   1fdac:	cmp	r0, #0
   1fdb0:	bge	1fdb8 <__assert_fail@plt+0xe7b0>
   1fdb4:	b	20178 <__assert_fail@plt+0xeb70>
   1fdb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fdbc:	ldr	r0, [r0, #36]	; 0x24
   1fdc0:	str	r0, [sp, #412]	; 0x19c
   1fdc4:	ldr	r0, [sp, #412]	; 0x19c
   1fdc8:	cmp	r0, #0
   1fdcc:	movw	r0, #1
   1fdd0:	str	r0, [sp, #52]	; 0x34
   1fdd4:	blt	1fe0c <__assert_fail@plt+0xe804>
   1fdd8:	ldr	r0, [sp, #412]	; 0x19c
   1fddc:	cmp	r0, #0
   1fde0:	movw	r0, #0
   1fde4:	str	r0, [sp, #48]	; 0x30
   1fde8:	bne	1fe04 <__assert_fail@plt+0xe7fc>
   1fdec:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1fdf0:	ldrb	r0, [r0]
   1fdf4:	cmp	r0, #45	; 0x2d
   1fdf8:	movw	r0, #0
   1fdfc:	moveq	r0, #1
   1fe00:	str	r0, [sp, #48]	; 0x30
   1fe04:	ldr	r0, [sp, #48]	; 0x30
   1fe08:	str	r0, [sp, #52]	; 0x34
   1fe0c:	ldr	r0, [sp, #52]	; 0x34
   1fe10:	and	r0, r0, #1
   1fe14:	strb	r0, [fp, #-93]	; 0xffffffa3
   1fe18:	ldr	r0, [sp, #412]	; 0x19c
   1fe1c:	movw	r1, #34953	; 0x8889
   1fe20:	movt	r1, #34952	; 0x8888
   1fe24:	smmla	r0, r0, r1, r0
   1fe28:	asr	r2, r0, #5
   1fe2c:	add	r0, r2, r0, lsr #31
   1fe30:	smmla	r0, r0, r1, r0
   1fe34:	asr	r2, r0, #5
   1fe38:	add	r0, r2, r0, lsr #31
   1fe3c:	str	r0, [sp, #408]	; 0x198
   1fe40:	ldr	r0, [sp, #412]	; 0x19c
   1fe44:	smmla	r0, r0, r1, r0
   1fe48:	asr	r2, r0, #5
   1fe4c:	add	r0, r2, r0, lsr #31
   1fe50:	smmla	r2, r0, r1, r0
   1fe54:	asr	r3, r2, #5
   1fe58:	add	r2, r3, r2, lsr #31
   1fe5c:	rsb	r2, r2, r2, lsl #4
   1fe60:	sub	r0, r0, r2, lsl #2
   1fe64:	str	r0, [sp, #404]	; 0x194
   1fe68:	ldr	r0, [sp, #412]	; 0x19c
   1fe6c:	smmla	r1, r0, r1, r0
   1fe70:	asr	r2, r1, #5
   1fe74:	add	r1, r2, r1, lsr #31
   1fe78:	rsb	r1, r1, r1, lsl #4
   1fe7c:	sub	r0, r0, r1, lsl #2
   1fe80:	str	r0, [sp, #400]	; 0x190
   1fe84:	ldr	r0, [fp, #-128]	; 0xffffff80
   1fe88:	cmp	r0, #3
   1fe8c:	str	r0, [sp, #44]	; 0x2c
   1fe90:	bhi	1ff9c <__assert_fail@plt+0xe994>
   1fe94:	add	r0, pc, #8
   1fe98:	ldr	r1, [sp, #44]	; 0x2c
   1fe9c:	ldr	r0, [r0, r1, lsl #2]
   1fea0:	mov	pc, r0
   1fea4:			; <UNDEFINED> instruction: 0x0001feb4
   1fea8:	andeq	pc, r1, r4, ror #29
   1feac:	andeq	pc, r1, r8, lsl pc	; <UNPREDICTABLE>
   1feb0:	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
   1feb4:	b	1feb8 <__assert_fail@plt+0xe8b0>
   1feb8:	movw	r0, #5
   1febc:	str	r0, [fp, #-84]	; 0xffffffac
   1fec0:	movw	r0, #0
   1fec4:	str	r0, [fp, #-100]	; 0xffffff9c
   1fec8:	ldr	r0, [sp, #408]	; 0x198
   1fecc:	movw	r1, #100	; 0x64
   1fed0:	mul	r0, r0, r1
   1fed4:	ldr	r1, [sp, #404]	; 0x194
   1fed8:	add	r0, r0, r1
   1fedc:	str	r0, [fp, #-92]	; 0xffffffa4
   1fee0:	b	1e46c <__assert_fail@plt+0xce64>
   1fee4:	b	1fee8 <__assert_fail@plt+0xe8e0>
   1fee8:	b	1feec <__assert_fail@plt+0xe8e4>
   1feec:	movw	r0, #6
   1fef0:	str	r0, [fp, #-84]	; 0xffffffac
   1fef4:	movw	r0, #4
   1fef8:	str	r0, [fp, #-100]	; 0xffffff9c
   1fefc:	ldr	r0, [sp, #408]	; 0x198
   1ff00:	movw	r1, #100	; 0x64
   1ff04:	mul	r0, r0, r1
   1ff08:	ldr	r1, [sp, #404]	; 0x194
   1ff0c:	add	r0, r0, r1
   1ff10:	str	r0, [fp, #-92]	; 0xffffffa4
   1ff14:	b	1e46c <__assert_fail@plt+0xce64>
   1ff18:	b	1ff1c <__assert_fail@plt+0xe914>
   1ff1c:	b	1ff20 <__assert_fail@plt+0xe918>
   1ff20:	movw	r0, #9
   1ff24:	str	r0, [fp, #-84]	; 0xffffffac
   1ff28:	movw	r0, #20
   1ff2c:	str	r0, [fp, #-100]	; 0xffffff9c
   1ff30:	ldr	r0, [sp, #408]	; 0x198
   1ff34:	movw	r1, #10000	; 0x2710
   1ff38:	mul	r0, r0, r1
   1ff3c:	ldr	r1, [sp, #404]	; 0x194
   1ff40:	movw	r2, #100	; 0x64
   1ff44:	mul	r1, r1, r2
   1ff48:	add	r0, r0, r1
   1ff4c:	ldr	r1, [sp, #400]	; 0x190
   1ff50:	add	r0, r0, r1
   1ff54:	str	r0, [fp, #-92]	; 0xffffffa4
   1ff58:	b	1e46c <__assert_fail@plt+0xce64>
   1ff5c:	ldr	r0, [sp, #400]	; 0x190
   1ff60:	cmp	r0, #0
   1ff64:	beq	1ff6c <__assert_fail@plt+0xe964>
   1ff68:	b	1ff1c <__assert_fail@plt+0xe914>
   1ff6c:	ldr	r0, [sp, #404]	; 0x194
   1ff70:	cmp	r0, #0
   1ff74:	beq	1ff7c <__assert_fail@plt+0xe974>
   1ff78:	b	1fee8 <__assert_fail@plt+0xe8e0>
   1ff7c:	b	1ff80 <__assert_fail@plt+0xe978>
   1ff80:	movw	r0, #3
   1ff84:	str	r0, [fp, #-84]	; 0xffffffac
   1ff88:	movw	r0, #0
   1ff8c:	str	r0, [fp, #-100]	; 0xffffff9c
   1ff90:	ldr	r0, [sp, #408]	; 0x198
   1ff94:	str	r0, [fp, #-92]	; 0xffffffa4
   1ff98:	b	1e46c <__assert_fail@plt+0xce64>
   1ff9c:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ffa0:	b	1ffa4 <__assert_fail@plt+0xe99c>
   1ffa4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ffa8:	mvn	r1, #0
   1ffac:	add	r0, r0, r1
   1ffb0:	str	r0, [fp, #-72]	; 0xffffffb8
   1ffb4:	b	1ffb8 <__assert_fail@plt+0xe9b0>
   1ffb8:	b	1ffbc <__assert_fail@plt+0xe9b4>
   1ffbc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1ffc0:	ldr	r1, [fp, #-160]	; 0xffffff60
   1ffc4:	sub	r0, r0, r1
   1ffc8:	add	r0, r0, #1
   1ffcc:	str	r0, [sp, #396]	; 0x18c
   1ffd0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1ffd4:	cmp	r0, #45	; 0x2d
   1ffd8:	beq	1ffe8 <__assert_fail@plt+0xe9e0>
   1ffdc:	ldr	r0, [fp, #16]
   1ffe0:	cmp	r0, #0
   1ffe4:	bge	1fff4 <__assert_fail@plt+0xe9ec>
   1ffe8:	movw	r0, #0
   1ffec:	str	r0, [sp, #40]	; 0x28
   1fff0:	b	1fffc <__assert_fail@plt+0xe9f4>
   1fff4:	ldr	r0, [fp, #16]
   1fff8:	str	r0, [sp, #40]	; 0x28
   1fffc:	ldr	r0, [sp, #40]	; 0x28
   20000:	str	r0, [sp, #392]	; 0x188
   20004:	ldr	r0, [sp, #396]	; 0x18c
   20008:	ldr	r1, [sp, #392]	; 0x188
   2000c:	cmp	r0, r1
   20010:	bcs	20020 <__assert_fail@plt+0xea18>
   20014:	ldr	r0, [sp, #392]	; 0x188
   20018:	str	r0, [sp, #36]	; 0x24
   2001c:	b	20028 <__assert_fail@plt+0xea20>
   20020:	ldr	r0, [sp, #396]	; 0x18c
   20024:	str	r0, [sp, #36]	; 0x24
   20028:	ldr	r0, [sp, #36]	; 0x24
   2002c:	str	r0, [sp, #388]	; 0x184
   20030:	ldr	r0, [sp, #388]	; 0x184
   20034:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20038:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2003c:	sub	r1, r1, r2
   20040:	cmp	r0, r1
   20044:	bcc	20060 <__assert_fail@plt+0xea58>
   20048:	bl	114e8 <__errno_location@plt>
   2004c:	movw	lr, #34	; 0x22
   20050:	str	lr, [r0]
   20054:	movw	r0, #0
   20058:	str	r0, [fp, #-28]	; 0xffffffe4
   2005c:	b	201d8 <__assert_fail@plt+0xebd0>
   20060:	ldr	r0, [fp, #-68]	; 0xffffffbc
   20064:	movw	r1, #0
   20068:	cmp	r0, r1
   2006c:	beq	20164 <__assert_fail@plt+0xeb5c>
   20070:	ldr	r0, [sp, #396]	; 0x18c
   20074:	ldr	r1, [sp, #392]	; 0x188
   20078:	cmp	r0, r1
   2007c:	bcs	200f8 <__assert_fail@plt+0xeaf0>
   20080:	ldr	r0, [sp, #392]	; 0x188
   20084:	ldr	r1, [sp, #396]	; 0x18c
   20088:	sub	r0, r0, r1
   2008c:	str	r0, [sp, #384]	; 0x180
   20090:	ldr	r0, [fp, #-76]	; 0xffffffb4
   20094:	cmp	r0, #48	; 0x30
   20098:	beq	200a8 <__assert_fail@plt+0xeaa0>
   2009c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   200a0:	cmp	r0, #43	; 0x2b
   200a4:	bne	200d0 <__assert_fail@plt+0xeac8>
   200a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   200ac:	ldr	r2, [sp, #384]	; 0x180
   200b0:	movw	r1, #48	; 0x30
   200b4:	and	r1, r1, #255	; 0xff
   200b8:	bl	11500 <memset@plt>
   200bc:	ldr	r0, [sp, #384]	; 0x180
   200c0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   200c4:	add	r0, r1, r0
   200c8:	str	r0, [fp, #-68]	; 0xffffffbc
   200cc:	b	200f4 <__assert_fail@plt+0xeaec>
   200d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   200d4:	ldr	r2, [sp, #384]	; 0x180
   200d8:	movw	r1, #32
   200dc:	and	r1, r1, #255	; 0xff
   200e0:	bl	11500 <memset@plt>
   200e4:	ldr	r0, [sp, #384]	; 0x180
   200e8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   200ec:	add	r0, r1, r0
   200f0:	str	r0, [fp, #-68]	; 0xffffffbc
   200f4:	b	200f8 <__assert_fail@plt+0xeaf0>
   200f8:	ldrb	r0, [fp, #-123]	; 0xffffff85
   200fc:	tst	r0, #1
   20100:	beq	2011c <__assert_fail@plt+0xeb14>
   20104:	ldr	r0, [fp, #-68]	; 0xffffffbc
   20108:	ldr	r1, [fp, #-160]	; 0xffffff60
   2010c:	ldr	r2, [sp, #396]	; 0x18c
   20110:	bl	201e8 <__assert_fail@plt+0xebe0>
   20114:	str	r0, [sp, #32]
   20118:	b	20154 <__assert_fail@plt+0xeb4c>
   2011c:	ldrb	r0, [fp, #-124]	; 0xffffff84
   20120:	tst	r0, #1
   20124:	beq	20140 <__assert_fail@plt+0xeb38>
   20128:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2012c:	ldr	r1, [fp, #-160]	; 0xffffff60
   20130:	ldr	r2, [sp, #396]	; 0x18c
   20134:	bl	2024c <__assert_fail@plt+0xec44>
   20138:	str	r0, [sp, #28]
   2013c:	b	20150 <__assert_fail@plt+0xeb48>
   20140:	ldr	r0, [fp, #-68]	; 0xffffffbc
   20144:	ldr	r1, [fp, #-160]	; 0xffffff60
   20148:	ldr	r2, [sp, #396]	; 0x18c
   2014c:	bl	1135c <memcpy@plt>
   20150:	b	20154 <__assert_fail@plt+0xeb4c>
   20154:	ldr	r0, [sp, #396]	; 0x18c
   20158:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2015c:	add	r0, r1, r0
   20160:	str	r0, [fp, #-68]	; 0xffffffbc
   20164:	ldr	r0, [sp, #388]	; 0x184
   20168:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2016c:	add	r0, r1, r0
   20170:	str	r0, [fp, #-64]	; 0xffffffc0
   20174:	b	20178 <__assert_fail@plt+0xeb70>
   20178:	b	2017c <__assert_fail@plt+0xeb74>
   2017c:	mvn	r0, #0
   20180:	str	r0, [fp, #16]
   20184:	ldr	r0, [fp, #-72]	; 0xffffffb8
   20188:	add	r0, r0, #1
   2018c:	str	r0, [fp, #-72]	; 0xffffffb8
   20190:	b	1ca38 <__assert_fail@plt+0xb430>
   20194:	ldr	r0, [fp, #-68]	; 0xffffffbc
   20198:	movw	r1, #0
   2019c:	cmp	r0, r1
   201a0:	beq	201bc <__assert_fail@plt+0xebb4>
   201a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   201a8:	cmp	r0, #0
   201ac:	beq	201bc <__assert_fail@plt+0xebb4>
   201b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   201b4:	movw	r1, #0
   201b8:	strb	r1, [r0]
   201bc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   201c0:	str	r0, [sp, #24]
   201c4:	bl	114e8 <__errno_location@plt>
   201c8:	ldr	lr, [sp, #24]
   201cc:	str	lr, [r0]
   201d0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   201d4:	str	r0, [fp, #-28]	; 0xffffffe4
   201d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   201dc:	sub	sp, fp, #24
   201e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   201e4:			; <UNDEFINED> instruction: 0xfffff894
   201e8:	push	{fp, lr}
   201ec:	mov	fp, sp
   201f0:	sub	sp, sp, #16
   201f4:	str	r0, [fp, #-4]
   201f8:	str	r1, [sp, #8]
   201fc:	str	r2, [sp, #4]
   20200:	ldr	r0, [sp, #4]
   20204:	mvn	r1, #0
   20208:	add	r1, r0, r1
   2020c:	str	r1, [sp, #4]
   20210:	cmp	r0, #0
   20214:	bls	20240 <__assert_fail@plt+0xec38>
   20218:	ldr	r0, [sp, #8]
   2021c:	ldr	r1, [sp, #4]
   20220:	add	r0, r0, r1
   20224:	ldrb	r0, [r0]
   20228:	bl	11368 <tolower@plt>
   2022c:	ldr	r1, [fp, #-4]
   20230:	ldr	lr, [sp, #4]
   20234:	add	r1, r1, lr
   20238:	strb	r0, [r1]
   2023c:	b	20200 <__assert_fail@plt+0xebf8>
   20240:	ldr	r0, [fp, #-4]
   20244:	mov	sp, fp
   20248:	pop	{fp, pc}
   2024c:	push	{fp, lr}
   20250:	mov	fp, sp
   20254:	sub	sp, sp, #16
   20258:	str	r0, [fp, #-4]
   2025c:	str	r1, [sp, #8]
   20260:	str	r2, [sp, #4]
   20264:	ldr	r0, [sp, #4]
   20268:	mvn	r1, #0
   2026c:	add	r1, r0, r1
   20270:	str	r1, [sp, #4]
   20274:	cmp	r0, #0
   20278:	bls	202a4 <__assert_fail@plt+0xec9c>
   2027c:	ldr	r0, [sp, #8]
   20280:	ldr	r1, [sp, #4]
   20284:	add	r0, r0, r1
   20288:	ldrb	r0, [r0]
   2028c:	bl	11560 <toupper@plt>
   20290:	ldr	r1, [fp, #-4]
   20294:	ldr	lr, [sp, #4]
   20298:	add	r1, r1, lr
   2029c:	strb	r0, [r1]
   202a0:	b	20264 <__assert_fail@plt+0xec5c>
   202a4:	ldr	r0, [fp, #-4]
   202a8:	mov	sp, fp
   202ac:	pop	{fp, pc}
   202b0:	sub	sp, sp, #12
   202b4:	str	r0, [sp, #8]
   202b8:	str	r1, [sp, #4]
   202bc:	movw	r0, #378	; 0x17a
   202c0:	str	r0, [sp]
   202c4:	ldr	r0, [sp, #8]
   202c8:	ldr	r1, [sp, #4]
   202cc:	sub	r1, r0, r1
   202d0:	ldr	r2, [sp]
   202d4:	add	r1, r1, r2
   202d8:	add	r1, r1, #4
   202dc:	movw	r2, #9363	; 0x2493
   202e0:	movt	r2, #37449	; 0x9249
   202e4:	smmla	r2, r1, r2, r1
   202e8:	asr	r3, r2, #2
   202ec:	add	r2, r3, r2, lsr #31
   202f0:	rsb	r2, r2, r2, lsl #3
   202f4:	sub	r1, r1, r2
   202f8:	sub	r0, r0, r1
   202fc:	add	r0, r0, #4
   20300:	sub	r0, r0, #1
   20304:	add	sp, sp, #12
   20308:	bx	lr
   2030c:	push	{fp, lr}
   20310:	mov	fp, sp
   20314:	sub	sp, sp, #24
   20318:	str	r0, [fp, #-4]
   2031c:	ldr	r0, [fp, #-4]
   20320:	movw	r1, #0
   20324:	cmp	r0, r1
   20328:	bne	2034c <__assert_fail@plt+0xed44>
   2032c:	movw	r0, #8672	; 0x21e0
   20330:	movt	r0, #4
   20334:	ldr	r1, [r0]
   20338:	movw	r0, #4373	; 0x1115
   2033c:	movt	r0, #3
   20340:	bl	115cc <fputs@plt>
   20344:	str	r0, [sp, #8]
   20348:	bl	115e4 <abort@plt>
   2034c:	ldr	r0, [fp, #-4]
   20350:	movw	r1, #47	; 0x2f
   20354:	bl	1156c <strrchr@plt>
   20358:	str	r0, [fp, #-8]
   2035c:	ldr	r0, [fp, #-8]
   20360:	movw	r1, #0
   20364:	cmp	r0, r1
   20368:	beq	2037c <__assert_fail@plt+0xed74>
   2036c:	ldr	r0, [fp, #-8]
   20370:	add	r0, r0, #1
   20374:	str	r0, [sp, #4]
   20378:	b	20384 <__assert_fail@plt+0xed7c>
   2037c:	ldr	r0, [fp, #-4]
   20380:	str	r0, [sp, #4]
   20384:	ldr	r0, [sp, #4]
   20388:	str	r0, [sp, #12]
   2038c:	ldr	r0, [sp, #12]
   20390:	ldr	r1, [fp, #-4]
   20394:	sub	r0, r0, r1
   20398:	cmp	r0, #7
   2039c:	blt	20408 <__assert_fail@plt+0xee00>
   203a0:	ldr	r0, [sp, #12]
   203a4:	mvn	r1, #6
   203a8:	add	r0, r0, r1
   203ac:	movw	r1, #4429	; 0x114d
   203b0:	movt	r1, #3
   203b4:	movw	r2, #7
   203b8:	bl	115d8 <strncmp@plt>
   203bc:	cmp	r0, #0
   203c0:	bne	20408 <__assert_fail@plt+0xee00>
   203c4:	ldr	r0, [sp, #12]
   203c8:	str	r0, [fp, #-4]
   203cc:	ldr	r0, [sp, #12]
   203d0:	movw	r1, #4437	; 0x1155
   203d4:	movt	r1, #3
   203d8:	movw	r2, #3
   203dc:	bl	115d8 <strncmp@plt>
   203e0:	cmp	r0, #0
   203e4:	bne	20404 <__assert_fail@plt+0xedfc>
   203e8:	ldr	r0, [sp, #12]
   203ec:	add	r0, r0, #3
   203f0:	str	r0, [fp, #-4]
   203f4:	ldr	r0, [fp, #-4]
   203f8:	movw	r1, #8656	; 0x21d0
   203fc:	movt	r1, #4
   20400:	str	r0, [r1]
   20404:	b	20408 <__assert_fail@plt+0xee00>
   20408:	ldr	r0, [fp, #-4]
   2040c:	movw	r1, #8876	; 0x22ac
   20410:	movt	r1, #4
   20414:	str	r0, [r1]
   20418:	ldr	r0, [fp, #-4]
   2041c:	movw	r1, #8660	; 0x21d4
   20420:	movt	r1, #4
   20424:	str	r0, [r1]
   20428:	mov	sp, fp
   2042c:	pop	{fp, pc}
   20430:	push	{fp, lr}
   20434:	mov	fp, sp
   20438:	sub	sp, sp, #24
   2043c:	str	r0, [fp, #-4]
   20440:	bl	114e8 <__errno_location@plt>
   20444:	ldr	r0, [r0]
   20448:	str	r0, [fp, #-8]
   2044c:	ldr	r0, [fp, #-4]
   20450:	movw	lr, #0
   20454:	cmp	r0, lr
   20458:	beq	20468 <__assert_fail@plt+0xee60>
   2045c:	ldr	r0, [fp, #-4]
   20460:	str	r0, [sp, #8]
   20464:	b	20478 <__assert_fail@plt+0xee70>
   20468:	movw	r0, #8880	; 0x22b0
   2046c:	movt	r0, #4
   20470:	str	r0, [sp, #8]
   20474:	b	20478 <__assert_fail@plt+0xee70>
   20478:	ldr	r0, [sp, #8]
   2047c:	movw	r1, #48	; 0x30
   20480:	bl	26b50 <__assert_fail@plt+0x15548>
   20484:	str	r0, [sp, #12]
   20488:	ldr	r0, [fp, #-8]
   2048c:	str	r0, [sp, #4]
   20490:	bl	114e8 <__errno_location@plt>
   20494:	ldr	r1, [sp, #4]
   20498:	str	r1, [r0]
   2049c:	ldr	r0, [sp, #12]
   204a0:	mov	sp, fp
   204a4:	pop	{fp, pc}
   204a8:	sub	sp, sp, #8
   204ac:	str	r0, [sp, #4]
   204b0:	ldr	r0, [sp, #4]
   204b4:	movw	r1, #0
   204b8:	cmp	r0, r1
   204bc:	beq	204cc <__assert_fail@plt+0xeec4>
   204c0:	ldr	r0, [sp, #4]
   204c4:	str	r0, [sp]
   204c8:	b	204dc <__assert_fail@plt+0xeed4>
   204cc:	movw	r0, #8880	; 0x22b0
   204d0:	movt	r0, #4
   204d4:	str	r0, [sp]
   204d8:	b	204dc <__assert_fail@plt+0xeed4>
   204dc:	ldr	r0, [sp]
   204e0:	ldr	r0, [r0]
   204e4:	add	sp, sp, #8
   204e8:	bx	lr
   204ec:	sub	sp, sp, #16
   204f0:	str	r0, [sp, #12]
   204f4:	str	r1, [sp, #8]
   204f8:	ldr	r0, [sp, #8]
   204fc:	ldr	r1, [sp, #12]
   20500:	movw	r2, #0
   20504:	cmp	r1, r2
   20508:	str	r0, [sp, #4]
   2050c:	beq	2051c <__assert_fail@plt+0xef14>
   20510:	ldr	r0, [sp, #12]
   20514:	str	r0, [sp]
   20518:	b	2052c <__assert_fail@plt+0xef24>
   2051c:	movw	r0, #8880	; 0x22b0
   20520:	movt	r0, #4
   20524:	str	r0, [sp]
   20528:	b	2052c <__assert_fail@plt+0xef24>
   2052c:	ldr	r0, [sp]
   20530:	ldr	r1, [sp, #4]
   20534:	str	r1, [r0]
   20538:	add	sp, sp, #16
   2053c:	bx	lr
   20540:	sub	sp, sp, #32
   20544:	str	r0, [sp, #28]
   20548:	strb	r1, [sp, #27]
   2054c:	str	r2, [sp, #20]
   20550:	ldrb	r0, [sp, #27]
   20554:	strb	r0, [sp, #19]
   20558:	ldr	r0, [sp, #28]
   2055c:	movw	r1, #0
   20560:	cmp	r0, r1
   20564:	beq	20574 <__assert_fail@plt+0xef6c>
   20568:	ldr	r0, [sp, #28]
   2056c:	str	r0, [sp]
   20570:	b	20584 <__assert_fail@plt+0xef7c>
   20574:	movw	r0, #8880	; 0x22b0
   20578:	movt	r0, #4
   2057c:	str	r0, [sp]
   20580:	b	20584 <__assert_fail@plt+0xef7c>
   20584:	ldr	r0, [sp]
   20588:	add	r0, r0, #8
   2058c:	ldrb	r1, [sp, #19]
   20590:	lsr	r1, r1, #5
   20594:	add	r0, r0, r1, lsl #2
   20598:	str	r0, [sp, #12]
   2059c:	ldrb	r0, [sp, #19]
   205a0:	and	r0, r0, #31
   205a4:	str	r0, [sp, #8]
   205a8:	ldr	r0, [sp, #12]
   205ac:	ldr	r0, [r0]
   205b0:	ldr	r1, [sp, #8]
   205b4:	lsr	r0, r0, r1
   205b8:	and	r0, r0, #1
   205bc:	str	r0, [sp, #4]
   205c0:	ldr	r0, [sp, #20]
   205c4:	and	r0, r0, #1
   205c8:	ldr	r1, [sp, #4]
   205cc:	eor	r0, r0, r1
   205d0:	ldr	r1, [sp, #8]
   205d4:	lsl	r0, r0, r1
   205d8:	ldr	r1, [sp, #12]
   205dc:	ldr	r2, [r1]
   205e0:	eor	r0, r2, r0
   205e4:	str	r0, [r1]
   205e8:	ldr	r0, [sp, #4]
   205ec:	add	sp, sp, #32
   205f0:	bx	lr
   205f4:	sub	sp, sp, #12
   205f8:	str	r0, [sp, #8]
   205fc:	str	r1, [sp, #4]
   20600:	ldr	r0, [sp, #8]
   20604:	movw	r1, #0
   20608:	cmp	r0, r1
   2060c:	bne	2061c <__assert_fail@plt+0xf014>
   20610:	movw	r0, #8880	; 0x22b0
   20614:	movt	r0, #4
   20618:	str	r0, [sp, #8]
   2061c:	ldr	r0, [sp, #8]
   20620:	ldr	r0, [r0, #4]
   20624:	str	r0, [sp]
   20628:	ldr	r0, [sp, #4]
   2062c:	ldr	r1, [sp, #8]
   20630:	str	r0, [r1, #4]
   20634:	ldr	r0, [sp]
   20638:	add	sp, sp, #12
   2063c:	bx	lr
   20640:	push	{fp, lr}
   20644:	mov	fp, sp
   20648:	sub	sp, sp, #16
   2064c:	str	r0, [fp, #-4]
   20650:	str	r1, [sp, #8]
   20654:	str	r2, [sp, #4]
   20658:	ldr	r0, [fp, #-4]
   2065c:	movw	r1, #0
   20660:	cmp	r0, r1
   20664:	bne	20674 <__assert_fail@plt+0xf06c>
   20668:	movw	r0, #8880	; 0x22b0
   2066c:	movt	r0, #4
   20670:	str	r0, [fp, #-4]
   20674:	ldr	r0, [fp, #-4]
   20678:	movw	r1, #10
   2067c:	str	r1, [r0]
   20680:	ldr	r0, [sp, #8]
   20684:	movw	r1, #0
   20688:	cmp	r0, r1
   2068c:	beq	206a0 <__assert_fail@plt+0xf098>
   20690:	ldr	r0, [sp, #4]
   20694:	movw	r1, #0
   20698:	cmp	r0, r1
   2069c:	bne	206a4 <__assert_fail@plt+0xf09c>
   206a0:	bl	115e4 <abort@plt>
   206a4:	ldr	r0, [sp, #8]
   206a8:	ldr	r1, [fp, #-4]
   206ac:	str	r0, [r1, #40]	; 0x28
   206b0:	ldr	r0, [sp, #4]
   206b4:	ldr	r1, [fp, #-4]
   206b8:	str	r0, [r1, #44]	; 0x2c
   206bc:	mov	sp, fp
   206c0:	pop	{fp, pc}
   206c4:	push	{r4, r5, r6, sl, fp, lr}
   206c8:	add	fp, sp, #16
   206cc:	sub	sp, sp, #64	; 0x40
   206d0:	ldr	ip, [fp, #8]
   206d4:	str	r0, [fp, #-20]	; 0xffffffec
   206d8:	str	r1, [fp, #-24]	; 0xffffffe8
   206dc:	str	r2, [fp, #-28]	; 0xffffffe4
   206e0:	str	r3, [fp, #-32]	; 0xffffffe0
   206e4:	ldr	r0, [fp, #8]
   206e8:	movw	r1, #0
   206ec:	cmp	r0, r1
   206f0:	str	ip, [sp, #32]
   206f4:	beq	20704 <__assert_fail@plt+0xf0fc>
   206f8:	ldr	r0, [fp, #8]
   206fc:	str	r0, [sp, #28]
   20700:	b	20714 <__assert_fail@plt+0xf10c>
   20704:	movw	r0, #8880	; 0x22b0
   20708:	movt	r0, #4
   2070c:	str	r0, [sp, #28]
   20710:	b	20714 <__assert_fail@plt+0xf10c>
   20714:	ldr	r0, [sp, #28]
   20718:	str	r0, [fp, #-36]	; 0xffffffdc
   2071c:	bl	114e8 <__errno_location@plt>
   20720:	ldr	r0, [r0]
   20724:	str	r0, [sp, #40]	; 0x28
   20728:	ldr	r0, [fp, #-20]	; 0xffffffec
   2072c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20730:	ldr	r2, [fp, #-28]	; 0xffffffe4
   20734:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20738:	ldr	lr, [fp, #-36]	; 0xffffffdc
   2073c:	ldr	lr, [lr]
   20740:	ldr	ip, [fp, #-36]	; 0xffffffdc
   20744:	ldr	ip, [ip, #4]
   20748:	ldr	r4, [fp, #-36]	; 0xffffffdc
   2074c:	add	r4, r4, #8
   20750:	ldr	r5, [fp, #-36]	; 0xffffffdc
   20754:	ldr	r5, [r5, #40]	; 0x28
   20758:	ldr	r6, [fp, #-36]	; 0xffffffdc
   2075c:	ldr	r6, [r6, #44]	; 0x2c
   20760:	str	lr, [sp]
   20764:	str	ip, [sp, #4]
   20768:	str	r4, [sp, #8]
   2076c:	str	r5, [sp, #12]
   20770:	str	r6, [sp, #16]
   20774:	bl	2079c <__assert_fail@plt+0xf194>
   20778:	str	r0, [sp, #36]	; 0x24
   2077c:	ldr	r0, [sp, #40]	; 0x28
   20780:	str	r0, [sp, #24]
   20784:	bl	114e8 <__errno_location@plt>
   20788:	ldr	r1, [sp, #24]
   2078c:	str	r1, [r0]
   20790:	ldr	r0, [sp, #36]	; 0x24
   20794:	sub	sp, fp, #16
   20798:	pop	{r4, r5, r6, sl, fp, pc}
   2079c:	push	{r4, r5, r6, sl, fp, lr}
   207a0:	add	fp, sp, #16
   207a4:	sub	sp, sp, #168	; 0xa8
   207a8:	ldr	ip, [fp, #24]
   207ac:	ldr	lr, [fp, #20]
   207b0:	ldr	r4, [fp, #16]
   207b4:	ldr	r5, [fp, #12]
   207b8:	ldr	r6, [fp, #8]
   207bc:	str	r0, [fp, #-24]	; 0xffffffe8
   207c0:	str	r1, [fp, #-28]	; 0xffffffe4
   207c4:	str	r2, [fp, #-32]	; 0xffffffe0
   207c8:	str	r3, [fp, #-36]	; 0xffffffdc
   207cc:	movw	r0, #0
   207d0:	str	r0, [fp, #-44]	; 0xffffffd4
   207d4:	str	r0, [fp, #-48]	; 0xffffffd0
   207d8:	str	r0, [fp, #-52]	; 0xffffffcc
   207dc:	str	r0, [fp, #-56]	; 0xffffffc8
   207e0:	movw	r0, #0
   207e4:	strb	r0, [fp, #-57]	; 0xffffffc7
   207e8:	str	r6, [sp, #80]	; 0x50
   207ec:	str	lr, [sp, #76]	; 0x4c
   207f0:	str	r4, [sp, #72]	; 0x48
   207f4:	str	r5, [sp, #68]	; 0x44
   207f8:	str	ip, [sp, #64]	; 0x40
   207fc:	bl	113f8 <__ctype_get_mb_cur_max@plt>
   20800:	cmp	r0, #1
   20804:	movw	r0, #0
   20808:	moveq	r0, #1
   2080c:	and	r0, r0, #1
   20810:	strb	r0, [fp, #-58]	; 0xffffffc6
   20814:	ldr	r0, [fp, #12]
   20818:	and	r0, r0, #2
   2081c:	cmp	r0, #0
   20820:	movw	r0, #0
   20824:	movne	r0, #1
   20828:	and	r0, r0, #1
   2082c:	strb	r0, [fp, #-59]	; 0xffffffc5
   20830:	movw	r0, #0
   20834:	strb	r0, [fp, #-60]	; 0xffffffc4
   20838:	strb	r0, [fp, #-61]	; 0xffffffc3
   2083c:	movw	r0, #1
   20840:	strb	r0, [fp, #-62]	; 0xffffffc2
   20844:	ldr	r0, [fp, #8]
   20848:	cmp	r0, #10
   2084c:	str	r0, [sp, #60]	; 0x3c
   20850:	bhi	20a78 <__assert_fail@plt+0xf470>
   20854:	add	r0, pc, #8
   20858:	ldr	r1, [sp, #60]	; 0x3c
   2085c:	ldr	r0, [r0, r1, lsl #2]
   20860:	mov	pc, r0
   20864:	andeq	r0, r2, ip, ror #20
   20868:	andeq	r0, r2, r8, ror #19
   2086c:	andeq	r0, r2, r8, lsl #20
   20870:	andeq	r0, r2, r0, ror #19
   20874:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   20878:	andeq	r0, r2, r0, lsr #17
   2087c:	muleq	r2, r0, r8
   20880:	andeq	r0, r2, r4, lsl #18
   20884:	andeq	r0, r2, r8, lsl r9
   20888:	andeq	r0, r2, r8, lsl r9
   2088c:	andeq	r0, r2, r8, lsl r9
   20890:	movw	r0, #5
   20894:	str	r0, [fp, #8]
   20898:	movw	r0, #1
   2089c:	strb	r0, [fp, #-59]	; 0xffffffc5
   208a0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   208a4:	tst	r0, #1
   208a8:	bne	208e4 <__assert_fail@plt+0xf2dc>
   208ac:	b	208b0 <__assert_fail@plt+0xf2a8>
   208b0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   208b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   208b8:	cmp	r0, r1
   208bc:	bcs	208d4 <__assert_fail@plt+0xf2cc>
   208c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   208c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   208c8:	add	r0, r0, r1
   208cc:	movw	r1, #34	; 0x22
   208d0:	strb	r1, [r0]
   208d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   208d8:	add	r0, r0, #1
   208dc:	str	r0, [fp, #-44]	; 0xffffffd4
   208e0:	b	208e4 <__assert_fail@plt+0xf2dc>
   208e4:	movw	r0, #1
   208e8:	strb	r0, [fp, #-57]	; 0xffffffc7
   208ec:	movw	r0, #4517	; 0x11a5
   208f0:	movt	r0, #3
   208f4:	str	r0, [fp, #-52]	; 0xffffffcc
   208f8:	movw	r0, #1
   208fc:	str	r0, [fp, #-56]	; 0xffffffc8
   20900:	b	20a7c <__assert_fail@plt+0xf474>
   20904:	movw	r0, #1
   20908:	strb	r0, [fp, #-57]	; 0xffffffc7
   2090c:	movw	r0, #0
   20910:	strb	r0, [fp, #-59]	; 0xffffffc5
   20914:	b	20a7c <__assert_fail@plt+0xf474>
   20918:	ldr	r0, [fp, #8]
   2091c:	cmp	r0, #10
   20920:	beq	2094c <__assert_fail@plt+0xf344>
   20924:	ldr	r1, [fp, #8]
   20928:	movw	r0, #4519	; 0x11a7
   2092c:	movt	r0, #3
   20930:	bl	2298c <__assert_fail@plt+0x11384>
   20934:	str	r0, [fp, #20]
   20938:	ldr	r1, [fp, #8]
   2093c:	movw	r0, #5668	; 0x1624
   20940:	movt	r0, #3
   20944:	bl	2298c <__assert_fail@plt+0x11384>
   20948:	str	r0, [fp, #24]
   2094c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20950:	tst	r0, #1
   20954:	bne	209c0 <__assert_fail@plt+0xf3b8>
   20958:	ldr	r0, [fp, #20]
   2095c:	str	r0, [fp, #-52]	; 0xffffffcc
   20960:	ldr	r0, [fp, #-52]	; 0xffffffcc
   20964:	ldrsb	r0, [r0]
   20968:	cmp	r0, #0
   2096c:	beq	209bc <__assert_fail@plt+0xf3b4>
   20970:	b	20974 <__assert_fail@plt+0xf36c>
   20974:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20978:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2097c:	cmp	r0, r1
   20980:	bcs	2099c <__assert_fail@plt+0xf394>
   20984:	ldr	r0, [fp, #-52]	; 0xffffffcc
   20988:	ldrb	r0, [r0]
   2098c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20990:	ldr	r2, [fp, #-44]	; 0xffffffd4
   20994:	add	r1, r1, r2
   20998:	strb	r0, [r1]
   2099c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   209a0:	add	r0, r0, #1
   209a4:	str	r0, [fp, #-44]	; 0xffffffd4
   209a8:	b	209ac <__assert_fail@plt+0xf3a4>
   209ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   209b0:	add	r0, r0, #1
   209b4:	str	r0, [fp, #-52]	; 0xffffffcc
   209b8:	b	20960 <__assert_fail@plt+0xf358>
   209bc:	b	209c0 <__assert_fail@plt+0xf3b8>
   209c0:	movw	r0, #1
   209c4:	strb	r0, [fp, #-57]	; 0xffffffc7
   209c8:	ldr	r0, [fp, #24]
   209cc:	str	r0, [fp, #-52]	; 0xffffffcc
   209d0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   209d4:	bl	114ac <strlen@plt>
   209d8:	str	r0, [fp, #-56]	; 0xffffffc8
   209dc:	b	20a7c <__assert_fail@plt+0xf474>
   209e0:	movw	r0, #1
   209e4:	strb	r0, [fp, #-57]	; 0xffffffc7
   209e8:	movw	r0, #1
   209ec:	strb	r0, [fp, #-59]	; 0xffffffc5
   209f0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   209f4:	tst	r0, #1
   209f8:	bne	20a04 <__assert_fail@plt+0xf3fc>
   209fc:	movw	r0, #1
   20a00:	strb	r0, [fp, #-57]	; 0xffffffc7
   20a04:	b	20a08 <__assert_fail@plt+0xf400>
   20a08:	movw	r0, #2
   20a0c:	str	r0, [fp, #8]
   20a10:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20a14:	tst	r0, #1
   20a18:	bne	20a54 <__assert_fail@plt+0xf44c>
   20a1c:	b	20a20 <__assert_fail@plt+0xf418>
   20a20:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20a24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20a28:	cmp	r0, r1
   20a2c:	bcs	20a44 <__assert_fail@plt+0xf43c>
   20a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20a34:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20a38:	add	r0, r0, r1
   20a3c:	movw	r1, #39	; 0x27
   20a40:	strb	r1, [r0]
   20a44:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20a48:	add	r0, r0, #1
   20a4c:	str	r0, [fp, #-44]	; 0xffffffd4
   20a50:	b	20a54 <__assert_fail@plt+0xf44c>
   20a54:	movw	r0, #5668	; 0x1624
   20a58:	movt	r0, #3
   20a5c:	str	r0, [fp, #-52]	; 0xffffffcc
   20a60:	movw	r0, #1
   20a64:	str	r0, [fp, #-56]	; 0xffffffc8
   20a68:	b	20a7c <__assert_fail@plt+0xf474>
   20a6c:	movw	r0, #0
   20a70:	strb	r0, [fp, #-59]	; 0xffffffc5
   20a74:	b	20a7c <__assert_fail@plt+0xf474>
   20a78:	bl	115e4 <abort@plt>
   20a7c:	movw	r0, #0
   20a80:	str	r0, [fp, #-40]	; 0xffffffd8
   20a84:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20a88:	cmn	r0, #1
   20a8c:	bne	20ab8 <__assert_fail@plt+0xf4b0>
   20a90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20a94:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20a98:	add	r0, r0, r1
   20a9c:	ldrb	r0, [r0]
   20aa0:	cmp	r0, #0
   20aa4:	movw	r0, #0
   20aa8:	moveq	r0, #1
   20aac:	and	r0, r0, #1
   20ab0:	str	r0, [sp, #56]	; 0x38
   20ab4:	b	20ad4 <__assert_fail@plt+0xf4cc>
   20ab8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20abc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20ac0:	cmp	r0, r1
   20ac4:	movw	r0, #0
   20ac8:	moveq	r0, #1
   20acc:	and	r0, r0, #1
   20ad0:	str	r0, [sp, #56]	; 0x38
   20ad4:	ldr	r0, [sp, #56]	; 0x38
   20ad8:	cmp	r0, #0
   20adc:	movw	r0, #0
   20ae0:	movne	r0, #1
   20ae4:	mvn	r1, #0
   20ae8:	eor	r0, r0, r1
   20aec:	tst	r0, #1
   20af0:	beq	21ce0 <__assert_fail@plt+0x106d8>
   20af4:	movw	r0, #0
   20af8:	strb	r0, [fp, #-65]	; 0xffffffbf
   20afc:	strb	r0, [fp, #-66]	; 0xffffffbe
   20b00:	strb	r0, [fp, #-67]	; 0xffffffbd
   20b04:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   20b08:	tst	r0, #1
   20b0c:	beq	20bb8 <__assert_fail@plt+0xf5b0>
   20b10:	ldr	r0, [fp, #8]
   20b14:	cmp	r0, #2
   20b18:	beq	20bb8 <__assert_fail@plt+0xf5b0>
   20b1c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   20b20:	cmp	r0, #0
   20b24:	beq	20bb8 <__assert_fail@plt+0xf5b0>
   20b28:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20b2c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   20b30:	add	r0, r0, r1
   20b34:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20b38:	cmn	r1, #1
   20b3c:	str	r0, [sp, #52]	; 0x34
   20b40:	bne	20b68 <__assert_fail@plt+0xf560>
   20b44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   20b48:	movw	r1, #1
   20b4c:	cmp	r1, r0
   20b50:	bcs	20b68 <__assert_fail@plt+0xf560>
   20b54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20b58:	bl	114ac <strlen@plt>
   20b5c:	str	r0, [fp, #-36]	; 0xffffffdc
   20b60:	str	r0, [sp, #48]	; 0x30
   20b64:	b	20b70 <__assert_fail@plt+0xf568>
   20b68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20b6c:	str	r0, [sp, #48]	; 0x30
   20b70:	ldr	r0, [sp, #48]	; 0x30
   20b74:	ldr	r1, [sp, #52]	; 0x34
   20b78:	cmp	r1, r0
   20b7c:	bhi	20bb8 <__assert_fail@plt+0xf5b0>
   20b80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20b84:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20b88:	add	r0, r0, r1
   20b8c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   20b90:	ldr	r2, [fp, #-56]	; 0xffffffc8
   20b94:	bl	11380 <memcmp@plt>
   20b98:	cmp	r0, #0
   20b9c:	bne	20bb8 <__assert_fail@plt+0xf5b0>
   20ba0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20ba4:	tst	r0, #1
   20ba8:	beq	20bb0 <__assert_fail@plt+0xf5a8>
   20bac:	b	21e60 <__assert_fail@plt+0x10858>
   20bb0:	movw	r0, #1
   20bb4:	strb	r0, [fp, #-65]	; 0xffffffbf
   20bb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20bbc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20bc0:	ldrb	r0, [r0, r1]
   20bc4:	strb	r0, [fp, #-63]	; 0xffffffc1
   20bc8:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   20bcc:	mov	r1, r0
   20bd0:	cmp	r0, #126	; 0x7e
   20bd4:	str	r1, [sp, #44]	; 0x2c
   20bd8:	bhi	21448 <__assert_fail@plt+0xfe40>
   20bdc:	add	r0, pc, #8
   20be0:	ldr	r1, [sp, #44]	; 0x2c
   20be4:	ldr	r0, [r0, r1, lsl #2]
   20be8:	mov	pc, r0
   20bec:	andeq	r0, r2, r8, ror #27
   20bf0:	andeq	r1, r2, r8, asr #8
   20bf4:	andeq	r1, r2, r8, asr #8
   20bf8:	andeq	r1, r2, r8, asr #8
   20bfc:	andeq	r1, r2, r8, asr #8
   20c00:	andeq	r1, r2, r8, asr #8
   20c04:	andeq	r1, r2, r8, asr #8
   20c08:	strdeq	r1, [r2], -r0
   20c0c:	strdeq	r1, [r2], -ip
   20c10:	andeq	r1, r2, ip, lsr #4
   20c14:	andeq	r1, r2, r4, lsl r2
   20c18:	andeq	r1, r2, r8, lsr r2
   20c1c:	andeq	r1, r2, r8, lsl #4
   20c20:	andeq	r1, r2, r0, lsr #4
   20c24:	andeq	r1, r2, r8, asr #8
   20c28:	andeq	r1, r2, r8, asr #8
   20c2c:	andeq	r1, r2, r8, asr #8
   20c30:	andeq	r1, r2, r8, asr #8
   20c34:	andeq	r1, r2, r8, asr #8
   20c38:	andeq	r1, r2, r8, asr #8
   20c3c:	andeq	r1, r2, r8, asr #8
   20c40:	andeq	r1, r2, r8, asr #8
   20c44:	andeq	r1, r2, r8, asr #8
   20c48:	andeq	r1, r2, r8, asr #8
   20c4c:	andeq	r1, r2, r8, asr #8
   20c50:	andeq	r1, r2, r8, asr #8
   20c54:	andeq	r1, r2, r8, asr #8
   20c58:	andeq	r1, r2, r8, asr #8
   20c5c:	andeq	r1, r2, r8, asr #8
   20c60:	andeq	r1, r2, r8, asr #8
   20c64:	andeq	r1, r2, r8, asr #8
   20c68:	andeq	r1, r2, r8, asr #8
   20c6c:	andeq	r1, r2, ip, lsl r3
   20c70:	andeq	r1, r2, r4, lsr #6
   20c74:	andeq	r1, r2, r4, lsr #6
   20c78:	andeq	r1, r2, r8, lsl #6
   20c7c:	andeq	r1, r2, r4, lsr #6
   20c80:	andeq	r1, r2, ip, lsr r4
   20c84:	andeq	r1, r2, r4, lsr #6
   20c88:	andeq	r1, r2, r4, asr #6
   20c8c:	andeq	r1, r2, r4, lsr #6
   20c90:	andeq	r1, r2, r4, lsr #6
   20c94:	andeq	r1, r2, r4, lsr #6
   20c98:	andeq	r1, r2, ip, lsr r4
   20c9c:	andeq	r1, r2, ip, lsr r4
   20ca0:	andeq	r1, r2, ip, lsr r4
   20ca4:	andeq	r1, r2, ip, lsr r4
   20ca8:	andeq	r1, r2, ip, lsr r4
   20cac:	andeq	r1, r2, ip, lsr r4
   20cb0:	andeq	r1, r2, ip, lsr r4
   20cb4:	andeq	r1, r2, ip, lsr r4
   20cb8:	andeq	r1, r2, ip, lsr r4
   20cbc:	andeq	r1, r2, ip, lsr r4
   20cc0:	andeq	r1, r2, ip, lsr r4
   20cc4:	andeq	r1, r2, ip, lsr r4
   20cc8:	andeq	r1, r2, ip, lsr r4
   20ccc:	andeq	r1, r2, ip, lsr r4
   20cd0:	andeq	r1, r2, ip, lsr r4
   20cd4:	andeq	r1, r2, ip, lsr r4
   20cd8:	andeq	r1, r2, r4, lsr #6
   20cdc:	andeq	r1, r2, r4, lsr #6
   20ce0:	andeq	r1, r2, r4, lsr #6
   20ce4:	andeq	r1, r2, r4, lsr #6
   20ce8:	strdeq	r0, [r2], -r4
   20cec:	andeq	r1, r2, r8, asr #8
   20cf0:	andeq	r1, r2, ip, lsr r4
   20cf4:	andeq	r1, r2, ip, lsr r4
   20cf8:	andeq	r1, r2, ip, lsr r4
   20cfc:	andeq	r1, r2, ip, lsr r4
   20d00:	andeq	r1, r2, ip, lsr r4
   20d04:	andeq	r1, r2, ip, lsr r4
   20d08:	andeq	r1, r2, ip, lsr r4
   20d0c:	andeq	r1, r2, ip, lsr r4
   20d10:	andeq	r1, r2, ip, lsr r4
   20d14:	andeq	r1, r2, ip, lsr r4
   20d18:	andeq	r1, r2, ip, lsr r4
   20d1c:	andeq	r1, r2, ip, lsr r4
   20d20:	andeq	r1, r2, ip, lsr r4
   20d24:	andeq	r1, r2, ip, lsr r4
   20d28:	andeq	r1, r2, ip, lsr r4
   20d2c:	andeq	r1, r2, ip, lsr r4
   20d30:	andeq	r1, r2, ip, lsr r4
   20d34:	andeq	r1, r2, ip, lsr r4
   20d38:	andeq	r1, r2, ip, lsr r4
   20d3c:	andeq	r1, r2, ip, lsr r4
   20d40:	andeq	r1, r2, ip, lsr r4
   20d44:	andeq	r1, r2, ip, lsr r4
   20d48:	andeq	r1, r2, ip, lsr r4
   20d4c:	andeq	r1, r2, ip, lsr r4
   20d50:	andeq	r1, r2, ip, lsr r4
   20d54:	andeq	r1, r2, ip, lsr r4
   20d58:	andeq	r1, r2, r4, lsr #6
   20d5c:	andeq	r1, r2, r4, asr #4
   20d60:	andeq	r1, r2, ip, lsr r4
   20d64:	andeq	r1, r2, r4, lsr #6
   20d68:	andeq	r1, r2, ip, lsr r4
   20d6c:	andeq	r1, r2, r4, lsr #6
   20d70:	andeq	r1, r2, ip, lsr r4
   20d74:	andeq	r1, r2, ip, lsr r4
   20d78:	andeq	r1, r2, ip, lsr r4
   20d7c:	andeq	r1, r2, ip, lsr r4
   20d80:	andeq	r1, r2, ip, lsr r4
   20d84:	andeq	r1, r2, ip, lsr r4
   20d88:	andeq	r1, r2, ip, lsr r4
   20d8c:	andeq	r1, r2, ip, lsr r4
   20d90:	andeq	r1, r2, ip, lsr r4
   20d94:	andeq	r1, r2, ip, lsr r4
   20d98:	andeq	r1, r2, ip, lsr r4
   20d9c:	andeq	r1, r2, ip, lsr r4
   20da0:	andeq	r1, r2, ip, lsr r4
   20da4:	andeq	r1, r2, ip, lsr r4
   20da8:	andeq	r1, r2, ip, lsr r4
   20dac:	andeq	r1, r2, ip, lsr r4
   20db0:	andeq	r1, r2, ip, lsr r4
   20db4:	andeq	r1, r2, ip, lsr r4
   20db8:	andeq	r1, r2, ip, lsr r4
   20dbc:	andeq	r1, r2, ip, lsr r4
   20dc0:	andeq	r1, r2, ip, lsr r4
   20dc4:	andeq	r1, r2, ip, lsr r4
   20dc8:	andeq	r1, r2, ip, lsr r4
   20dcc:	andeq	r1, r2, ip, lsr r4
   20dd0:	andeq	r1, r2, ip, lsr r4
   20dd4:	andeq	r1, r2, ip, lsr r4
   20dd8:	ldrdeq	r1, [r2], -r4
   20ddc:	andeq	r1, r2, r4, lsr #6
   20de0:	ldrdeq	r1, [r2], -r4
   20de4:	andeq	r1, r2, r8, lsl #6
   20de8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   20dec:	tst	r0, #1
   20df0:	beq	20fd8 <__assert_fail@plt+0xf9d0>
   20df4:	b	20df8 <__assert_fail@plt+0xf7f0>
   20df8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   20dfc:	tst	r0, #1
   20e00:	beq	20e08 <__assert_fail@plt+0xf800>
   20e04:	b	21e60 <__assert_fail@plt+0x10858>
   20e08:	movw	r0, #1
   20e0c:	strb	r0, [fp, #-66]	; 0xffffffbe
   20e10:	ldr	r0, [fp, #8]
   20e14:	cmp	r0, #2
   20e18:	bne	20ecc <__assert_fail@plt+0xf8c4>
   20e1c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   20e20:	tst	r0, #1
   20e24:	bne	20ecc <__assert_fail@plt+0xf8c4>
   20e28:	b	20e2c <__assert_fail@plt+0xf824>
   20e2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20e30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20e34:	cmp	r0, r1
   20e38:	bcs	20e50 <__assert_fail@plt+0xf848>
   20e3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20e40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20e44:	add	r0, r0, r1
   20e48:	movw	r1, #39	; 0x27
   20e4c:	strb	r1, [r0]
   20e50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20e54:	add	r0, r0, #1
   20e58:	str	r0, [fp, #-44]	; 0xffffffd4
   20e5c:	b	20e60 <__assert_fail@plt+0xf858>
   20e60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20e64:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20e68:	cmp	r0, r1
   20e6c:	bcs	20e84 <__assert_fail@plt+0xf87c>
   20e70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20e74:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20e78:	add	r0, r0, r1
   20e7c:	movw	r1, #36	; 0x24
   20e80:	strb	r1, [r0]
   20e84:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20e88:	add	r0, r0, #1
   20e8c:	str	r0, [fp, #-44]	; 0xffffffd4
   20e90:	b	20e94 <__assert_fail@plt+0xf88c>
   20e94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20e98:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20e9c:	cmp	r0, r1
   20ea0:	bcs	20eb8 <__assert_fail@plt+0xf8b0>
   20ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20ea8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20eac:	add	r0, r0, r1
   20eb0:	movw	r1, #39	; 0x27
   20eb4:	strb	r1, [r0]
   20eb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20ebc:	add	r0, r0, #1
   20ec0:	str	r0, [fp, #-44]	; 0xffffffd4
   20ec4:	movw	r0, #1
   20ec8:	strb	r0, [fp, #-60]	; 0xffffffc4
   20ecc:	b	20ed0 <__assert_fail@plt+0xf8c8>
   20ed0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20ed4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20ed8:	cmp	r0, r1
   20edc:	bcs	20ef4 <__assert_fail@plt+0xf8ec>
   20ee0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20ee4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20ee8:	add	r0, r0, r1
   20eec:	movw	r1, #92	; 0x5c
   20ef0:	strb	r1, [r0]
   20ef4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20ef8:	add	r0, r0, #1
   20efc:	str	r0, [fp, #-44]	; 0xffffffd4
   20f00:	b	20f04 <__assert_fail@plt+0xf8fc>
   20f04:	ldr	r0, [fp, #8]
   20f08:	cmp	r0, #2
   20f0c:	beq	20fcc <__assert_fail@plt+0xf9c4>
   20f10:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20f14:	add	r0, r0, #1
   20f18:	ldr	r1, [fp, #-36]	; 0xffffffdc
   20f1c:	cmp	r0, r1
   20f20:	bcs	20fcc <__assert_fail@plt+0xf9c4>
   20f24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20f28:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20f2c:	add	r1, r1, #1
   20f30:	add	r0, r0, r1
   20f34:	ldrb	r0, [r0]
   20f38:	movw	r1, #48	; 0x30
   20f3c:	cmp	r1, r0
   20f40:	bgt	20fcc <__assert_fail@plt+0xf9c4>
   20f44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   20f48:	ldr	r1, [fp, #-40]	; 0xffffffd8
   20f4c:	add	r1, r1, #1
   20f50:	add	r0, r0, r1
   20f54:	ldrb	r0, [r0]
   20f58:	cmp	r0, #57	; 0x39
   20f5c:	bgt	20fcc <__assert_fail@plt+0xf9c4>
   20f60:	b	20f64 <__assert_fail@plt+0xf95c>
   20f64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20f6c:	cmp	r0, r1
   20f70:	bcs	20f88 <__assert_fail@plt+0xf980>
   20f74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20f78:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20f7c:	add	r0, r0, r1
   20f80:	movw	r1, #48	; 0x30
   20f84:	strb	r1, [r0]
   20f88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f8c:	add	r0, r0, #1
   20f90:	str	r0, [fp, #-44]	; 0xffffffd4
   20f94:	b	20f98 <__assert_fail@plt+0xf990>
   20f98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20f9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20fa0:	cmp	r0, r1
   20fa4:	bcs	20fbc <__assert_fail@plt+0xf9b4>
   20fa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20fac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20fb0:	add	r0, r0, r1
   20fb4:	movw	r1, #48	; 0x30
   20fb8:	strb	r1, [r0]
   20fbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   20fc0:	add	r0, r0, #1
   20fc4:	str	r0, [fp, #-44]	; 0xffffffd4
   20fc8:	b	20fcc <__assert_fail@plt+0xf9c4>
   20fcc:	movw	r0, #48	; 0x30
   20fd0:	strb	r0, [fp, #-63]	; 0xffffffc1
   20fd4:	b	20ff0 <__assert_fail@plt+0xf9e8>
   20fd8:	ldr	r0, [fp, #12]
   20fdc:	and	r0, r0, #1
   20fe0:	cmp	r0, #0
   20fe4:	beq	20fec <__assert_fail@plt+0xf9e4>
   20fe8:	b	21cd0 <__assert_fail@plt+0x106c8>
   20fec:	b	20ff0 <__assert_fail@plt+0xf9e8>
   20ff0:	b	21a6c <__assert_fail@plt+0x10464>
   20ff4:	ldr	r0, [fp, #8]
   20ff8:	cmp	r0, #2
   20ffc:	str	r0, [sp, #40]	; 0x28
   21000:	beq	21018 <__assert_fail@plt+0xfa10>
   21004:	b	21008 <__assert_fail@plt+0xfa00>
   21008:	ldr	r0, [sp, #40]	; 0x28
   2100c:	cmp	r0, #5
   21010:	beq	2102c <__assert_fail@plt+0xfa24>
   21014:	b	211e8 <__assert_fail@plt+0xfbe0>
   21018:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2101c:	tst	r0, #1
   21020:	beq	21028 <__assert_fail@plt+0xfa20>
   21024:	b	21e60 <__assert_fail@plt+0x10858>
   21028:	b	211ec <__assert_fail@plt+0xfbe4>
   2102c:	ldr	r0, [fp, #12]
   21030:	and	r0, r0, #4
   21034:	cmp	r0, #0
   21038:	beq	211e4 <__assert_fail@plt+0xfbdc>
   2103c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21040:	add	r0, r0, #2
   21044:	ldr	r1, [fp, #-36]	; 0xffffffdc
   21048:	cmp	r0, r1
   2104c:	bcs	211e4 <__assert_fail@plt+0xfbdc>
   21050:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21054:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21058:	add	r1, r1, #1
   2105c:	add	r0, r0, r1
   21060:	ldrb	r0, [r0]
   21064:	cmp	r0, #63	; 0x3f
   21068:	bne	211e4 <__assert_fail@plt+0xfbdc>
   2106c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21070:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21074:	add	r0, r0, r1
   21078:	ldrb	r0, [r0, #2]
   2107c:	mov	r1, r0
   21080:	cmp	r0, #33	; 0x21
   21084:	str	r1, [sp, #36]	; 0x24
   21088:	beq	210d8 <__assert_fail@plt+0xfad0>
   2108c:	b	21090 <__assert_fail@plt+0xfa88>
   21090:	ldr	r0, [sp, #36]	; 0x24
   21094:	sub	r1, r0, #39	; 0x27
   21098:	cmp	r1, #3
   2109c:	bcc	210d8 <__assert_fail@plt+0xfad0>
   210a0:	b	210a4 <__assert_fail@plt+0xfa9c>
   210a4:	ldr	r0, [sp, #36]	; 0x24
   210a8:	cmp	r0, #45	; 0x2d
   210ac:	beq	210d8 <__assert_fail@plt+0xfad0>
   210b0:	b	210b4 <__assert_fail@plt+0xfaac>
   210b4:	ldr	r0, [sp, #36]	; 0x24
   210b8:	cmp	r0, #47	; 0x2f
   210bc:	beq	210d8 <__assert_fail@plt+0xfad0>
   210c0:	b	210c4 <__assert_fail@plt+0xfabc>
   210c4:	ldr	r0, [sp, #36]	; 0x24
   210c8:	sub	r1, r0, #60	; 0x3c
   210cc:	cmp	r1, #2
   210d0:	bhi	211dc <__assert_fail@plt+0xfbd4>
   210d4:	b	210d8 <__assert_fail@plt+0xfad0>
   210d8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   210dc:	tst	r0, #1
   210e0:	beq	210e8 <__assert_fail@plt+0xfae0>
   210e4:	b	21e60 <__assert_fail@plt+0x10858>
   210e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   210ec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   210f0:	add	r1, r1, #2
   210f4:	add	r0, r0, r1
   210f8:	ldrb	r0, [r0]
   210fc:	strb	r0, [fp, #-63]	; 0xffffffc1
   21100:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21104:	add	r0, r0, #2
   21108:	str	r0, [fp, #-40]	; 0xffffffd8
   2110c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21110:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21114:	cmp	r0, r1
   21118:	bcs	21130 <__assert_fail@plt+0xfb28>
   2111c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21120:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21124:	add	r0, r0, r1
   21128:	movw	r1, #63	; 0x3f
   2112c:	strb	r1, [r0]
   21130:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21134:	add	r0, r0, #1
   21138:	str	r0, [fp, #-44]	; 0xffffffd4
   2113c:	b	21140 <__assert_fail@plt+0xfb38>
   21140:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21144:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21148:	cmp	r0, r1
   2114c:	bcs	21164 <__assert_fail@plt+0xfb5c>
   21150:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21154:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21158:	add	r0, r0, r1
   2115c:	movw	r1, #34	; 0x22
   21160:	strb	r1, [r0]
   21164:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21168:	add	r0, r0, #1
   2116c:	str	r0, [fp, #-44]	; 0xffffffd4
   21170:	b	21174 <__assert_fail@plt+0xfb6c>
   21174:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21178:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2117c:	cmp	r0, r1
   21180:	bcs	21198 <__assert_fail@plt+0xfb90>
   21184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21188:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2118c:	add	r0, r0, r1
   21190:	movw	r1, #34	; 0x22
   21194:	strb	r1, [r0]
   21198:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2119c:	add	r0, r0, #1
   211a0:	str	r0, [fp, #-44]	; 0xffffffd4
   211a4:	b	211a8 <__assert_fail@plt+0xfba0>
   211a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   211ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   211b0:	cmp	r0, r1
   211b4:	bcs	211cc <__assert_fail@plt+0xfbc4>
   211b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   211bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   211c0:	add	r0, r0, r1
   211c4:	movw	r1, #63	; 0x3f
   211c8:	strb	r1, [r0]
   211cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   211d0:	add	r0, r0, #1
   211d4:	str	r0, [fp, #-44]	; 0xffffffd4
   211d8:	b	211e0 <__assert_fail@plt+0xfbd8>
   211dc:	b	211e0 <__assert_fail@plt+0xfbd8>
   211e0:	b	211e4 <__assert_fail@plt+0xfbdc>
   211e4:	b	211ec <__assert_fail@plt+0xfbe4>
   211e8:	b	211ec <__assert_fail@plt+0xfbe4>
   211ec:	b	21a6c <__assert_fail@plt+0x10464>
   211f0:	movw	r0, #97	; 0x61
   211f4:	strb	r0, [fp, #-64]	; 0xffffffc0
   211f8:	b	212b8 <__assert_fail@plt+0xfcb0>
   211fc:	movw	r0, #98	; 0x62
   21200:	strb	r0, [fp, #-64]	; 0xffffffc0
   21204:	b	212b8 <__assert_fail@plt+0xfcb0>
   21208:	movw	r0, #102	; 0x66
   2120c:	strb	r0, [fp, #-64]	; 0xffffffc0
   21210:	b	212b8 <__assert_fail@plt+0xfcb0>
   21214:	movw	r0, #110	; 0x6e
   21218:	strb	r0, [fp, #-64]	; 0xffffffc0
   2121c:	b	21298 <__assert_fail@plt+0xfc90>
   21220:	movw	r0, #114	; 0x72
   21224:	strb	r0, [fp, #-64]	; 0xffffffc0
   21228:	b	21298 <__assert_fail@plt+0xfc90>
   2122c:	movw	r0, #116	; 0x74
   21230:	strb	r0, [fp, #-64]	; 0xffffffc0
   21234:	b	21298 <__assert_fail@plt+0xfc90>
   21238:	movw	r0, #118	; 0x76
   2123c:	strb	r0, [fp, #-64]	; 0xffffffc0
   21240:	b	212b8 <__assert_fail@plt+0xfcb0>
   21244:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21248:	strb	r0, [fp, #-64]	; 0xffffffc0
   2124c:	ldr	r0, [fp, #8]
   21250:	cmp	r0, #2
   21254:	bne	2126c <__assert_fail@plt+0xfc64>
   21258:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2125c:	tst	r0, #1
   21260:	beq	21268 <__assert_fail@plt+0xfc60>
   21264:	b	21e60 <__assert_fail@plt+0x10858>
   21268:	b	21bf4 <__assert_fail@plt+0x105ec>
   2126c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21270:	tst	r0, #1
   21274:	beq	21294 <__assert_fail@plt+0xfc8c>
   21278:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   2127c:	tst	r0, #1
   21280:	beq	21294 <__assert_fail@plt+0xfc8c>
   21284:	ldr	r0, [fp, #-56]	; 0xffffffc8
   21288:	cmp	r0, #0
   2128c:	beq	21294 <__assert_fail@plt+0xfc8c>
   21290:	b	21bf4 <__assert_fail@plt+0x105ec>
   21294:	b	21298 <__assert_fail@plt+0xfc90>
   21298:	ldr	r0, [fp, #8]
   2129c:	cmp	r0, #2
   212a0:	bne	212b4 <__assert_fail@plt+0xfcac>
   212a4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   212a8:	tst	r0, #1
   212ac:	beq	212b4 <__assert_fail@plt+0xfcac>
   212b0:	b	21e60 <__assert_fail@plt+0x10858>
   212b4:	b	212b8 <__assert_fail@plt+0xfcb0>
   212b8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   212bc:	tst	r0, #1
   212c0:	beq	212d0 <__assert_fail@plt+0xfcc8>
   212c4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   212c8:	strb	r0, [fp, #-63]	; 0xffffffc1
   212cc:	b	21ae0 <__assert_fail@plt+0x104d8>
   212d0:	b	21a6c <__assert_fail@plt+0x10464>
   212d4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   212d8:	cmn	r0, #1
   212dc:	bne	212f4 <__assert_fail@plt+0xfcec>
   212e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   212e4:	ldrb	r0, [r0, #1]
   212e8:	cmp	r0, #0
   212ec:	beq	21304 <__assert_fail@plt+0xfcfc>
   212f0:	b	21300 <__assert_fail@plt+0xfcf8>
   212f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   212f8:	cmp	r0, #1
   212fc:	beq	21304 <__assert_fail@plt+0xfcfc>
   21300:	b	21a6c <__assert_fail@plt+0x10464>
   21304:	b	21308 <__assert_fail@plt+0xfd00>
   21308:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2130c:	cmp	r0, #0
   21310:	beq	21318 <__assert_fail@plt+0xfd10>
   21314:	b	21a6c <__assert_fail@plt+0x10464>
   21318:	b	2131c <__assert_fail@plt+0xfd14>
   2131c:	movw	r0, #1
   21320:	strb	r0, [fp, #-67]	; 0xffffffbd
   21324:	ldr	r0, [fp, #8]
   21328:	cmp	r0, #2
   2132c:	bne	21340 <__assert_fail@plt+0xfd38>
   21330:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21334:	tst	r0, #1
   21338:	beq	21340 <__assert_fail@plt+0xfd38>
   2133c:	b	21e60 <__assert_fail@plt+0x10858>
   21340:	b	21a6c <__assert_fail@plt+0x10464>
   21344:	movw	r0, #1
   21348:	strb	r0, [fp, #-61]	; 0xffffffc3
   2134c:	strb	r0, [fp, #-67]	; 0xffffffbd
   21350:	ldr	r0, [fp, #8]
   21354:	cmp	r0, #2
   21358:	bne	21438 <__assert_fail@plt+0xfe30>
   2135c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21360:	tst	r0, #1
   21364:	beq	2136c <__assert_fail@plt+0xfd64>
   21368:	b	21e60 <__assert_fail@plt+0x10858>
   2136c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21370:	cmp	r0, #0
   21374:	beq	21394 <__assert_fail@plt+0xfd8c>
   21378:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2137c:	cmp	r0, #0
   21380:	bne	21394 <__assert_fail@plt+0xfd8c>
   21384:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21388:	str	r0, [fp, #-48]	; 0xffffffd0
   2138c:	movw	r0, #0
   21390:	str	r0, [fp, #-28]	; 0xffffffe4
   21394:	b	21398 <__assert_fail@plt+0xfd90>
   21398:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2139c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   213a0:	cmp	r0, r1
   213a4:	bcs	213bc <__assert_fail@plt+0xfdb4>
   213a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   213ac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   213b0:	add	r0, r0, r1
   213b4:	movw	r1, #39	; 0x27
   213b8:	strb	r1, [r0]
   213bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   213c0:	add	r0, r0, #1
   213c4:	str	r0, [fp, #-44]	; 0xffffffd4
   213c8:	b	213cc <__assert_fail@plt+0xfdc4>
   213cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   213d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   213d4:	cmp	r0, r1
   213d8:	bcs	213f0 <__assert_fail@plt+0xfde8>
   213dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   213e0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   213e4:	add	r0, r0, r1
   213e8:	movw	r1, #92	; 0x5c
   213ec:	strb	r1, [r0]
   213f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   213f4:	add	r0, r0, #1
   213f8:	str	r0, [fp, #-44]	; 0xffffffd4
   213fc:	b	21400 <__assert_fail@plt+0xfdf8>
   21400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21404:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21408:	cmp	r0, r1
   2140c:	bcs	21424 <__assert_fail@plt+0xfe1c>
   21410:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21414:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21418:	add	r0, r0, r1
   2141c:	movw	r1, #39	; 0x27
   21420:	strb	r1, [r0]
   21424:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21428:	add	r0, r0, #1
   2142c:	str	r0, [fp, #-44]	; 0xffffffd4
   21430:	movw	r0, #0
   21434:	strb	r0, [fp, #-60]	; 0xffffffc4
   21438:	b	21a6c <__assert_fail@plt+0x10464>
   2143c:	movw	r0, #1
   21440:	strb	r0, [fp, #-67]	; 0xffffffbd
   21444:	b	21a6c <__assert_fail@plt+0x10464>
   21448:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   2144c:	tst	r0, #1
   21450:	beq	21494 <__assert_fail@plt+0xfe8c>
   21454:	mov	r0, #1
   21458:	str	r0, [fp, #-72]	; 0xffffffb8
   2145c:	bl	11488 <__ctype_b_loc@plt>
   21460:	ldr	r0, [r0]
   21464:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   21468:	mov	r1, lr
   2146c:	add	r0, r0, lr, lsl #1
   21470:	ldrh	r0, [r0]
   21474:	and	r0, r0, #16384	; 0x4000
   21478:	cmp	r0, #0
   2147c:	movw	r0, #0
   21480:	movne	r0, #1
   21484:	and	r0, r0, #1
   21488:	strb	r0, [fp, #-73]	; 0xffffffb7
   2148c:	str	r1, [sp, #32]
   21490:	b	21720 <__assert_fail@plt+0x10118>
   21494:	sub	r0, fp, #84	; 0x54
   21498:	movw	r1, #0
   2149c:	and	r1, r1, #255	; 0xff
   214a0:	movw	r2, #8
   214a4:	bl	11500 <memset@plt>
   214a8:	movw	r0, #0
   214ac:	str	r0, [fp, #-72]	; 0xffffffb8
   214b0:	movw	r0, #1
   214b4:	strb	r0, [fp, #-73]	; 0xffffffb7
   214b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   214bc:	cmn	r0, #1
   214c0:	bne	214d0 <__assert_fail@plt+0xfec8>
   214c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   214c8:	bl	114ac <strlen@plt>
   214cc:	str	r0, [fp, #-36]	; 0xffffffdc
   214d0:	b	214d4 <__assert_fail@plt+0xfecc>
   214d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   214d8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   214dc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   214e0:	add	r1, r1, r2
   214e4:	add	r1, r0, r1
   214e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   214ec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   214f0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   214f4:	add	r2, r2, r3
   214f8:	sub	r2, r0, r2
   214fc:	sub	r0, fp, #88	; 0x58
   21500:	sub	r3, fp, #84	; 0x54
   21504:	bl	2dc54 <__assert_fail@plt+0x1c64c>
   21508:	str	r0, [sp, #92]	; 0x5c
   2150c:	ldr	r0, [sp, #92]	; 0x5c
   21510:	cmp	r0, #0
   21514:	bne	2151c <__assert_fail@plt+0xff14>
   21518:	b	2171c <__assert_fail@plt+0x10114>
   2151c:	ldr	r0, [sp, #92]	; 0x5c
   21520:	cmn	r0, #1
   21524:	bne	21534 <__assert_fail@plt+0xff2c>
   21528:	movw	r0, #0
   2152c:	strb	r0, [fp, #-73]	; 0xffffffb7
   21530:	b	2171c <__assert_fail@plt+0x10114>
   21534:	ldr	r0, [sp, #92]	; 0x5c
   21538:	cmn	r0, #2
   2153c:	bne	215b0 <__assert_fail@plt+0xffa8>
   21540:	movw	r0, #0
   21544:	strb	r0, [fp, #-73]	; 0xffffffb7
   21548:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2154c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   21550:	add	r0, r0, r1
   21554:	ldr	r1, [fp, #-36]	; 0xffffffdc
   21558:	cmp	r0, r1
   2155c:	movw	r0, #0
   21560:	str	r0, [sp, #28]
   21564:	bcs	21590 <__assert_fail@plt+0xff88>
   21568:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2156c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21570:	ldr	r2, [fp, #-72]	; 0xffffffb8
   21574:	add	r1, r1, r2
   21578:	add	r0, r0, r1
   2157c:	ldrb	r0, [r0]
   21580:	cmp	r0, #0
   21584:	movw	r0, #0
   21588:	movne	r0, #1
   2158c:	str	r0, [sp, #28]
   21590:	ldr	r0, [sp, #28]
   21594:	tst	r0, #1
   21598:	beq	215ac <__assert_fail@plt+0xffa4>
   2159c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   215a0:	add	r0, r0, #1
   215a4:	str	r0, [fp, #-72]	; 0xffffffb8
   215a8:	b	21548 <__assert_fail@plt+0xff40>
   215ac:	b	2171c <__assert_fail@plt+0x10114>
   215b0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   215b4:	tst	r0, #1
   215b8:	beq	216c4 <__assert_fail@plt+0x100bc>
   215bc:	ldr	r0, [fp, #8]
   215c0:	cmp	r0, #2
   215c4:	bne	216c4 <__assert_fail@plt+0x100bc>
   215c8:	movw	r0, #1
   215cc:	str	r0, [sp, #88]	; 0x58
   215d0:	ldr	r0, [sp, #88]	; 0x58
   215d4:	ldr	r1, [sp, #92]	; 0x5c
   215d8:	cmp	r0, r1
   215dc:	bcs	216c0 <__assert_fail@plt+0x100b8>
   215e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   215e4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   215e8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   215ec:	add	r1, r1, r2
   215f0:	ldr	r2, [sp, #88]	; 0x58
   215f4:	add	r1, r1, r2
   215f8:	ldrb	r0, [r0, r1]
   215fc:	sub	r0, r0, #91	; 0x5b
   21600:	cmp	r0, #33	; 0x21
   21604:	str	r0, [sp, #24]
   21608:	bhi	216a8 <__assert_fail@plt+0x100a0>
   2160c:	add	r0, pc, #8
   21610:	ldr	r1, [sp, #24]
   21614:	ldr	r0, [r0, r1, lsl #2]
   21618:	mov	pc, r0
   2161c:	andeq	r1, r2, r4, lsr #13
   21620:	andeq	r1, r2, r4, lsr #13
   21624:	andeq	r1, r2, r8, lsr #13
   21628:	andeq	r1, r2, r4, lsr #13
   2162c:	andeq	r1, r2, r8, lsr #13
   21630:	andeq	r1, r2, r4, lsr #13
   21634:	andeq	r1, r2, r8, lsr #13
   21638:	andeq	r1, r2, r8, lsr #13
   2163c:	andeq	r1, r2, r8, lsr #13
   21640:	andeq	r1, r2, r8, lsr #13
   21644:	andeq	r1, r2, r8, lsr #13
   21648:	andeq	r1, r2, r8, lsr #13
   2164c:	andeq	r1, r2, r8, lsr #13
   21650:	andeq	r1, r2, r8, lsr #13
   21654:	andeq	r1, r2, r8, lsr #13
   21658:	andeq	r1, r2, r8, lsr #13
   2165c:	andeq	r1, r2, r8, lsr #13
   21660:	andeq	r1, r2, r8, lsr #13
   21664:	andeq	r1, r2, r8, lsr #13
   21668:	andeq	r1, r2, r8, lsr #13
   2166c:	andeq	r1, r2, r8, lsr #13
   21670:	andeq	r1, r2, r8, lsr #13
   21674:	andeq	r1, r2, r8, lsr #13
   21678:	andeq	r1, r2, r8, lsr #13
   2167c:	andeq	r1, r2, r8, lsr #13
   21680:	andeq	r1, r2, r8, lsr #13
   21684:	andeq	r1, r2, r8, lsr #13
   21688:	andeq	r1, r2, r8, lsr #13
   2168c:	andeq	r1, r2, r8, lsr #13
   21690:	andeq	r1, r2, r8, lsr #13
   21694:	andeq	r1, r2, r8, lsr #13
   21698:	andeq	r1, r2, r8, lsr #13
   2169c:	andeq	r1, r2, r8, lsr #13
   216a0:	andeq	r1, r2, r4, lsr #13
   216a4:	b	21e60 <__assert_fail@plt+0x10858>
   216a8:	b	216ac <__assert_fail@plt+0x100a4>
   216ac:	b	216b0 <__assert_fail@plt+0x100a8>
   216b0:	ldr	r0, [sp, #88]	; 0x58
   216b4:	add	r0, r0, #1
   216b8:	str	r0, [sp, #88]	; 0x58
   216bc:	b	215d0 <__assert_fail@plt+0xffc8>
   216c0:	b	216c4 <__assert_fail@plt+0x100bc>
   216c4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   216c8:	bl	113c8 <iswprint@plt>
   216cc:	cmp	r0, #0
   216d0:	bne	216dc <__assert_fail@plt+0x100d4>
   216d4:	movw	r0, #0
   216d8:	strb	r0, [fp, #-73]	; 0xffffffb7
   216dc:	ldr	r0, [sp, #92]	; 0x5c
   216e0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   216e4:	add	r0, r1, r0
   216e8:	str	r0, [fp, #-72]	; 0xffffffb8
   216ec:	b	216f0 <__assert_fail@plt+0x100e8>
   216f0:	b	216f4 <__assert_fail@plt+0x100ec>
   216f4:	b	216f8 <__assert_fail@plt+0x100f0>
   216f8:	sub	r0, fp, #84	; 0x54
   216fc:	bl	11374 <mbsinit@plt>
   21700:	cmp	r0, #0
   21704:	movw	r0, #0
   21708:	movne	r0, #1
   2170c:	mvn	lr, #0
   21710:	eor	r0, r0, lr
   21714:	tst	r0, #1
   21718:	bne	214d4 <__assert_fail@plt+0xfecc>
   2171c:	b	21720 <__assert_fail@plt+0x10118>
   21720:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   21724:	and	r0, r0, #1
   21728:	strb	r0, [fp, #-67]	; 0xffffffbd
   2172c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   21730:	movw	r1, #1
   21734:	cmp	r1, r0
   21738:	bcc	21754 <__assert_fail@plt+0x1014c>
   2173c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21740:	tst	r0, #1
   21744:	beq	21a68 <__assert_fail@plt+0x10460>
   21748:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   2174c:	tst	r0, #1
   21750:	bne	21a68 <__assert_fail@plt+0x10460>
   21754:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21758:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2175c:	add	r0, r0, r1
   21760:	str	r0, [sp, #84]	; 0x54
   21764:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21768:	tst	r0, #1
   2176c:	beq	2191c <__assert_fail@plt+0x10314>
   21770:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   21774:	tst	r0, #1
   21778:	bne	2191c <__assert_fail@plt+0x10314>
   2177c:	b	21780 <__assert_fail@plt+0x10178>
   21780:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21784:	tst	r0, #1
   21788:	beq	21790 <__assert_fail@plt+0x10188>
   2178c:	b	21e60 <__assert_fail@plt+0x10858>
   21790:	movw	r0, #1
   21794:	strb	r0, [fp, #-66]	; 0xffffffbe
   21798:	ldr	r0, [fp, #8]
   2179c:	cmp	r0, #2
   217a0:	bne	21854 <__assert_fail@plt+0x1024c>
   217a4:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   217a8:	tst	r0, #1
   217ac:	bne	21854 <__assert_fail@plt+0x1024c>
   217b0:	b	217b4 <__assert_fail@plt+0x101ac>
   217b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   217bc:	cmp	r0, r1
   217c0:	bcs	217d8 <__assert_fail@plt+0x101d0>
   217c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   217c8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   217cc:	add	r0, r0, r1
   217d0:	movw	r1, #39	; 0x27
   217d4:	strb	r1, [r0]
   217d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217dc:	add	r0, r0, #1
   217e0:	str	r0, [fp, #-44]	; 0xffffffd4
   217e4:	b	217e8 <__assert_fail@plt+0x101e0>
   217e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   217ec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   217f0:	cmp	r0, r1
   217f4:	bcs	2180c <__assert_fail@plt+0x10204>
   217f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   217fc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21800:	add	r0, r0, r1
   21804:	movw	r1, #36	; 0x24
   21808:	strb	r1, [r0]
   2180c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21810:	add	r0, r0, #1
   21814:	str	r0, [fp, #-44]	; 0xffffffd4
   21818:	b	2181c <__assert_fail@plt+0x10214>
   2181c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21820:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21824:	cmp	r0, r1
   21828:	bcs	21840 <__assert_fail@plt+0x10238>
   2182c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21830:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21834:	add	r0, r0, r1
   21838:	movw	r1, #39	; 0x27
   2183c:	strb	r1, [r0]
   21840:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21844:	add	r0, r0, #1
   21848:	str	r0, [fp, #-44]	; 0xffffffd4
   2184c:	movw	r0, #1
   21850:	strb	r0, [fp, #-60]	; 0xffffffc4
   21854:	b	21858 <__assert_fail@plt+0x10250>
   21858:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2185c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21860:	cmp	r0, r1
   21864:	bcs	2187c <__assert_fail@plt+0x10274>
   21868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2186c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21870:	add	r0, r0, r1
   21874:	movw	r1, #92	; 0x5c
   21878:	strb	r1, [r0]
   2187c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21880:	add	r0, r0, #1
   21884:	str	r0, [fp, #-44]	; 0xffffffd4
   21888:	b	2188c <__assert_fail@plt+0x10284>
   2188c:	b	21890 <__assert_fail@plt+0x10288>
   21890:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21894:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21898:	cmp	r0, r1
   2189c:	bcs	218bc <__assert_fail@plt+0x102b4>
   218a0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   218a4:	asr	r0, r0, #6
   218a8:	add	r0, r0, #48	; 0x30
   218ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   218b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   218b4:	add	r1, r1, r2
   218b8:	strb	r0, [r1]
   218bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   218c0:	add	r0, r0, #1
   218c4:	str	r0, [fp, #-44]	; 0xffffffd4
   218c8:	b	218cc <__assert_fail@plt+0x102c4>
   218cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   218d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   218d4:	cmp	r0, r1
   218d8:	bcs	218fc <__assert_fail@plt+0x102f4>
   218dc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   218e0:	asr	r0, r0, #3
   218e4:	and	r0, r0, #7
   218e8:	add	r0, r0, #48	; 0x30
   218ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   218f0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   218f4:	add	r1, r1, r2
   218f8:	strb	r0, [r1]
   218fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21900:	add	r0, r0, #1
   21904:	str	r0, [fp, #-44]	; 0xffffffd4
   21908:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   2190c:	and	r0, r0, #7
   21910:	add	r0, r0, #48	; 0x30
   21914:	strb	r0, [fp, #-63]	; 0xffffffc1
   21918:	b	21968 <__assert_fail@plt+0x10360>
   2191c:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   21920:	tst	r0, #1
   21924:	beq	21964 <__assert_fail@plt+0x1035c>
   21928:	b	2192c <__assert_fail@plt+0x10324>
   2192c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21930:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21934:	cmp	r0, r1
   21938:	bcs	21950 <__assert_fail@plt+0x10348>
   2193c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21940:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21944:	add	r0, r0, r1
   21948:	movw	r1, #92	; 0x5c
   2194c:	strb	r1, [r0]
   21950:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21954:	add	r0, r0, #1
   21958:	str	r0, [fp, #-44]	; 0xffffffd4
   2195c:	movw	r0, #0
   21960:	strb	r0, [fp, #-65]	; 0xffffffbf
   21964:	b	21968 <__assert_fail@plt+0x10360>
   21968:	ldr	r0, [sp, #84]	; 0x54
   2196c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21970:	add	r1, r1, #1
   21974:	cmp	r0, r1
   21978:	bhi	21980 <__assert_fail@plt+0x10378>
   2197c:	b	21a64 <__assert_fail@plt+0x1045c>
   21980:	b	21984 <__assert_fail@plt+0x1037c>
   21984:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   21988:	tst	r0, #1
   2198c:	beq	21a0c <__assert_fail@plt+0x10404>
   21990:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   21994:	tst	r0, #1
   21998:	bne	21a0c <__assert_fail@plt+0x10404>
   2199c:	b	219a0 <__assert_fail@plt+0x10398>
   219a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   219a8:	cmp	r0, r1
   219ac:	bcs	219c4 <__assert_fail@plt+0x103bc>
   219b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   219b8:	add	r0, r0, r1
   219bc:	movw	r1, #39	; 0x27
   219c0:	strb	r1, [r0]
   219c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219c8:	add	r0, r0, #1
   219cc:	str	r0, [fp, #-44]	; 0xffffffd4
   219d0:	b	219d4 <__assert_fail@plt+0x103cc>
   219d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   219dc:	cmp	r0, r1
   219e0:	bcs	219f8 <__assert_fail@plt+0x103f0>
   219e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   219e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   219ec:	add	r0, r0, r1
   219f0:	movw	r1, #39	; 0x27
   219f4:	strb	r1, [r0]
   219f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   219fc:	add	r0, r0, #1
   21a00:	str	r0, [fp, #-44]	; 0xffffffd4
   21a04:	movw	r0, #0
   21a08:	strb	r0, [fp, #-60]	; 0xffffffc4
   21a0c:	b	21a10 <__assert_fail@plt+0x10408>
   21a10:	b	21a14 <__assert_fail@plt+0x1040c>
   21a14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21a1c:	cmp	r0, r1
   21a20:	bcs	21a38 <__assert_fail@plt+0x10430>
   21a24:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21a28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21a2c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21a30:	add	r1, r1, r2
   21a34:	strb	r0, [r1]
   21a38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21a3c:	add	r0, r0, #1
   21a40:	str	r0, [fp, #-44]	; 0xffffffd4
   21a44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21a48:	ldr	r1, [fp, #-40]	; 0xffffffd8
   21a4c:	add	r1, r1, #1
   21a50:	str	r1, [fp, #-40]	; 0xffffffd8
   21a54:	add	r0, r0, r1
   21a58:	ldrb	r0, [r0]
   21a5c:	strb	r0, [fp, #-63]	; 0xffffffc1
   21a60:	b	21764 <__assert_fail@plt+0x1015c>
   21a64:	b	21bf4 <__assert_fail@plt+0x105ec>
   21a68:	b	21a6c <__assert_fail@plt+0x10464>
   21a6c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21a70:	tst	r0, #1
   21a74:	beq	21a84 <__assert_fail@plt+0x1047c>
   21a78:	ldr	r0, [fp, #8]
   21a7c:	cmp	r0, #2
   21a80:	bne	21a90 <__assert_fail@plt+0x10488>
   21a84:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21a88:	tst	r0, #1
   21a8c:	beq	21acc <__assert_fail@plt+0x104c4>
   21a90:	ldr	r0, [fp, #16]
   21a94:	movw	r1, #0
   21a98:	cmp	r0, r1
   21a9c:	beq	21acc <__assert_fail@plt+0x104c4>
   21aa0:	ldr	r0, [fp, #16]
   21aa4:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   21aa8:	lsr	r1, r1, #5
   21aac:	add	r0, r0, r1, lsl #2
   21ab0:	ldr	r0, [r0]
   21ab4:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   21ab8:	and	r1, r1, #31
   21abc:	lsr	r0, r0, r1
   21ac0:	and	r0, r0, #1
   21ac4:	cmp	r0, #0
   21ac8:	bne	21adc <__assert_fail@plt+0x104d4>
   21acc:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   21ad0:	tst	r0, #1
   21ad4:	bne	21adc <__assert_fail@plt+0x104d4>
   21ad8:	b	21bf4 <__assert_fail@plt+0x105ec>
   21adc:	b	21ae0 <__assert_fail@plt+0x104d8>
   21ae0:	b	21ae4 <__assert_fail@plt+0x104dc>
   21ae4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21ae8:	tst	r0, #1
   21aec:	beq	21af4 <__assert_fail@plt+0x104ec>
   21af0:	b	21e60 <__assert_fail@plt+0x10858>
   21af4:	movw	r0, #1
   21af8:	strb	r0, [fp, #-66]	; 0xffffffbe
   21afc:	ldr	r0, [fp, #8]
   21b00:	cmp	r0, #2
   21b04:	bne	21bb8 <__assert_fail@plt+0x105b0>
   21b08:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   21b0c:	tst	r0, #1
   21b10:	bne	21bb8 <__assert_fail@plt+0x105b0>
   21b14:	b	21b18 <__assert_fail@plt+0x10510>
   21b18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21b1c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21b20:	cmp	r0, r1
   21b24:	bcs	21b3c <__assert_fail@plt+0x10534>
   21b28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b2c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21b30:	add	r0, r0, r1
   21b34:	movw	r1, #39	; 0x27
   21b38:	strb	r1, [r0]
   21b3c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21b40:	add	r0, r0, #1
   21b44:	str	r0, [fp, #-44]	; 0xffffffd4
   21b48:	b	21b4c <__assert_fail@plt+0x10544>
   21b4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21b50:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21b54:	cmp	r0, r1
   21b58:	bcs	21b70 <__assert_fail@plt+0x10568>
   21b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21b64:	add	r0, r0, r1
   21b68:	movw	r1, #36	; 0x24
   21b6c:	strb	r1, [r0]
   21b70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21b74:	add	r0, r0, #1
   21b78:	str	r0, [fp, #-44]	; 0xffffffd4
   21b7c:	b	21b80 <__assert_fail@plt+0x10578>
   21b80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21b84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21b88:	cmp	r0, r1
   21b8c:	bcs	21ba4 <__assert_fail@plt+0x1059c>
   21b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21b94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21b98:	add	r0, r0, r1
   21b9c:	movw	r1, #39	; 0x27
   21ba0:	strb	r1, [r0]
   21ba4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21ba8:	add	r0, r0, #1
   21bac:	str	r0, [fp, #-44]	; 0xffffffd4
   21bb0:	movw	r0, #1
   21bb4:	strb	r0, [fp, #-60]	; 0xffffffc4
   21bb8:	b	21bbc <__assert_fail@plt+0x105b4>
   21bbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21bc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21bc4:	cmp	r0, r1
   21bc8:	bcs	21be0 <__assert_fail@plt+0x105d8>
   21bcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21bd0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21bd4:	add	r0, r0, r1
   21bd8:	movw	r1, #92	; 0x5c
   21bdc:	strb	r1, [r0]
   21be0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21be4:	add	r0, r0, #1
   21be8:	str	r0, [fp, #-44]	; 0xffffffd4
   21bec:	b	21bf0 <__assert_fail@plt+0x105e8>
   21bf0:	b	21bf4 <__assert_fail@plt+0x105ec>
   21bf4:	b	21bf8 <__assert_fail@plt+0x105f0>
   21bf8:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   21bfc:	tst	r0, #1
   21c00:	beq	21c80 <__assert_fail@plt+0x10678>
   21c04:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   21c08:	tst	r0, #1
   21c0c:	bne	21c80 <__assert_fail@plt+0x10678>
   21c10:	b	21c14 <__assert_fail@plt+0x1060c>
   21c14:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c18:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21c1c:	cmp	r0, r1
   21c20:	bcs	21c38 <__assert_fail@plt+0x10630>
   21c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21c2c:	add	r0, r0, r1
   21c30:	movw	r1, #39	; 0x27
   21c34:	strb	r1, [r0]
   21c38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c3c:	add	r0, r0, #1
   21c40:	str	r0, [fp, #-44]	; 0xffffffd4
   21c44:	b	21c48 <__assert_fail@plt+0x10640>
   21c48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c4c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21c50:	cmp	r0, r1
   21c54:	bcs	21c6c <__assert_fail@plt+0x10664>
   21c58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21c5c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21c60:	add	r0, r0, r1
   21c64:	movw	r1, #39	; 0x27
   21c68:	strb	r1, [r0]
   21c6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c70:	add	r0, r0, #1
   21c74:	str	r0, [fp, #-44]	; 0xffffffd4
   21c78:	movw	r0, #0
   21c7c:	strb	r0, [fp, #-60]	; 0xffffffc4
   21c80:	b	21c84 <__assert_fail@plt+0x1067c>
   21c84:	b	21c88 <__assert_fail@plt+0x10680>
   21c88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21c8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21c90:	cmp	r0, r1
   21c94:	bcs	21cac <__assert_fail@plt+0x106a4>
   21c98:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   21c9c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21ca0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21ca4:	add	r1, r1, r2
   21ca8:	strb	r0, [r1]
   21cac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21cb0:	add	r0, r0, #1
   21cb4:	str	r0, [fp, #-44]	; 0xffffffd4
   21cb8:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   21cbc:	tst	r0, #1
   21cc0:	bne	21ccc <__assert_fail@plt+0x106c4>
   21cc4:	movw	r0, #0
   21cc8:	strb	r0, [fp, #-62]	; 0xffffffc2
   21ccc:	b	21cd0 <__assert_fail@plt+0x106c8>
   21cd0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   21cd4:	add	r0, r0, #1
   21cd8:	str	r0, [fp, #-40]	; 0xffffffd8
   21cdc:	b	20a84 <__assert_fail@plt+0xf47c>
   21ce0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21ce4:	cmp	r0, #0
   21ce8:	bne	21d08 <__assert_fail@plt+0x10700>
   21cec:	ldr	r0, [fp, #8]
   21cf0:	cmp	r0, #2
   21cf4:	bne	21d08 <__assert_fail@plt+0x10700>
   21cf8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21cfc:	tst	r0, #1
   21d00:	beq	21d08 <__assert_fail@plt+0x10700>
   21d04:	b	21e60 <__assert_fail@plt+0x10858>
   21d08:	ldr	r0, [fp, #8]
   21d0c:	cmp	r0, #2
   21d10:	bne	21db0 <__assert_fail@plt+0x107a8>
   21d14:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21d18:	tst	r0, #1
   21d1c:	bne	21db0 <__assert_fail@plt+0x107a8>
   21d20:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   21d24:	tst	r0, #1
   21d28:	beq	21db0 <__assert_fail@plt+0x107a8>
   21d2c:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   21d30:	tst	r0, #1
   21d34:	beq	21d7c <__assert_fail@plt+0x10774>
   21d38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21d3c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   21d40:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21d44:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21d48:	ldr	ip, [fp, #12]
   21d4c:	ldr	lr, [fp, #16]
   21d50:	ldr	r4, [fp, #20]
   21d54:	ldr	r5, [fp, #24]
   21d58:	movw	r6, #5
   21d5c:	str	r6, [sp]
   21d60:	str	ip, [sp, #4]
   21d64:	str	lr, [sp, #8]
   21d68:	str	r4, [sp, #12]
   21d6c:	str	r5, [sp, #16]
   21d70:	bl	2079c <__assert_fail@plt+0xf194>
   21d74:	str	r0, [fp, #-20]	; 0xffffffec
   21d78:	b	21ec8 <__assert_fail@plt+0x108c0>
   21d7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   21d80:	cmp	r0, #0
   21d84:	bne	21da8 <__assert_fail@plt+0x107a0>
   21d88:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21d8c:	cmp	r0, #0
   21d90:	beq	21da8 <__assert_fail@plt+0x107a0>
   21d94:	ldr	r0, [fp, #-48]	; 0xffffffd0
   21d98:	str	r0, [fp, #-28]	; 0xffffffe4
   21d9c:	movw	r0, #0
   21da0:	str	r0, [fp, #-44]	; 0xffffffd4
   21da4:	b	20844 <__assert_fail@plt+0xf23c>
   21da8:	b	21dac <__assert_fail@plt+0x107a4>
   21dac:	b	21db0 <__assert_fail@plt+0x107a8>
   21db0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21db4:	movw	r1, #0
   21db8:	cmp	r0, r1
   21dbc:	beq	21e30 <__assert_fail@plt+0x10828>
   21dc0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   21dc4:	tst	r0, #1
   21dc8:	bne	21e30 <__assert_fail@plt+0x10828>
   21dcc:	b	21dd0 <__assert_fail@plt+0x107c8>
   21dd0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21dd4:	ldrsb	r0, [r0]
   21dd8:	cmp	r0, #0
   21ddc:	beq	21e2c <__assert_fail@plt+0x10824>
   21de0:	b	21de4 <__assert_fail@plt+0x107dc>
   21de4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21de8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21dec:	cmp	r0, r1
   21df0:	bcs	21e0c <__assert_fail@plt+0x10804>
   21df4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21df8:	ldrb	r0, [r0]
   21dfc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21e00:	ldr	r2, [fp, #-44]	; 0xffffffd4
   21e04:	add	r1, r1, r2
   21e08:	strb	r0, [r1]
   21e0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21e10:	add	r0, r0, #1
   21e14:	str	r0, [fp, #-44]	; 0xffffffd4
   21e18:	b	21e1c <__assert_fail@plt+0x10814>
   21e1c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   21e20:	add	r0, r0, #1
   21e24:	str	r0, [fp, #-52]	; 0xffffffcc
   21e28:	b	21dd0 <__assert_fail@plt+0x107c8>
   21e2c:	b	21e30 <__assert_fail@plt+0x10828>
   21e30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21e34:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21e38:	cmp	r0, r1
   21e3c:	bcs	21e54 <__assert_fail@plt+0x1084c>
   21e40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21e44:	ldr	r1, [fp, #-44]	; 0xffffffd4
   21e48:	add	r0, r0, r1
   21e4c:	movw	r1, #0
   21e50:	strb	r1, [r0]
   21e54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   21e58:	str	r0, [fp, #-20]	; 0xffffffec
   21e5c:	b	21ec8 <__assert_fail@plt+0x108c0>
   21e60:	ldr	r0, [fp, #8]
   21e64:	cmp	r0, #2
   21e68:	bne	21e80 <__assert_fail@plt+0x10878>
   21e6c:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   21e70:	tst	r0, #1
   21e74:	beq	21e80 <__assert_fail@plt+0x10878>
   21e78:	movw	r0, #4
   21e7c:	str	r0, [fp, #8]
   21e80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   21e84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   21e88:	ldr	r2, [fp, #-32]	; 0xffffffe0
   21e8c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21e90:	ldr	ip, [fp, #8]
   21e94:	ldr	lr, [fp, #12]
   21e98:	mvn	r4, #2
   21e9c:	and	lr, lr, r4
   21ea0:	ldr	r4, [fp, #20]
   21ea4:	ldr	r5, [fp, #24]
   21ea8:	str	ip, [sp]
   21eac:	str	lr, [sp, #4]
   21eb0:	movw	ip, #0
   21eb4:	str	ip, [sp, #8]
   21eb8:	str	r4, [sp, #12]
   21ebc:	str	r5, [sp, #16]
   21ec0:	bl	2079c <__assert_fail@plt+0xf194>
   21ec4:	str	r0, [fp, #-20]	; 0xffffffec
   21ec8:	ldr	r0, [fp, #-20]	; 0xffffffec
   21ecc:	sub	sp, fp, #16
   21ed0:	pop	{r4, r5, r6, sl, fp, pc}
   21ed4:	push	{fp, lr}
   21ed8:	mov	fp, sp
   21edc:	sub	sp, sp, #16
   21ee0:	str	r0, [fp, #-4]
   21ee4:	str	r1, [sp, #8]
   21ee8:	str	r2, [sp, #4]
   21eec:	ldr	r0, [fp, #-4]
   21ef0:	ldr	r1, [sp, #8]
   21ef4:	ldr	r3, [sp, #4]
   21ef8:	movw	r2, #0
   21efc:	bl	21f08 <__assert_fail@plt+0x10900>
   21f00:	mov	sp, fp
   21f04:	pop	{fp, pc}
   21f08:	push	{r4, r5, r6, sl, fp, lr}
   21f0c:	add	fp, sp, #16
   21f10:	sub	sp, sp, #72	; 0x48
   21f14:	str	r0, [fp, #-20]	; 0xffffffec
   21f18:	str	r1, [fp, #-24]	; 0xffffffe8
   21f1c:	str	r2, [fp, #-28]	; 0xffffffe4
   21f20:	str	r3, [fp, #-32]	; 0xffffffe0
   21f24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21f28:	movw	r1, #0
   21f2c:	cmp	r0, r1
   21f30:	beq	21f40 <__assert_fail@plt+0x10938>
   21f34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21f38:	str	r0, [sp, #32]
   21f3c:	b	21f50 <__assert_fail@plt+0x10948>
   21f40:	movw	r0, #8880	; 0x22b0
   21f44:	movt	r0, #4
   21f48:	str	r0, [sp, #32]
   21f4c:	b	21f50 <__assert_fail@plt+0x10948>
   21f50:	ldr	r0, [sp, #32]
   21f54:	str	r0, [fp, #-36]	; 0xffffffdc
   21f58:	bl	114e8 <__errno_location@plt>
   21f5c:	ldr	r0, [r0]
   21f60:	str	r0, [fp, #-40]	; 0xffffffd8
   21f64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21f68:	ldr	r0, [r0, #4]
   21f6c:	ldr	lr, [fp, #-28]	; 0xffffffe4
   21f70:	movw	r1, #0
   21f74:	cmp	lr, r1
   21f78:	movw	lr, #0
   21f7c:	movne	lr, #1
   21f80:	tst	lr, #1
   21f84:	mov	lr, r1
   21f88:	moveq	lr, #1
   21f8c:	orr	r0, r0, lr
   21f90:	str	r0, [sp, #44]	; 0x2c
   21f94:	ldr	r2, [fp, #-20]	; 0xffffffec
   21f98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21f9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   21fa0:	ldr	r0, [r0]
   21fa4:	ldr	lr, [sp, #44]	; 0x2c
   21fa8:	ldr	ip, [fp, #-36]	; 0xffffffdc
   21fac:	add	ip, ip, #8
   21fb0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   21fb4:	ldr	r4, [r4, #40]	; 0x28
   21fb8:	ldr	r5, [fp, #-36]	; 0xffffffdc
   21fbc:	ldr	r5, [r5, #44]	; 0x2c
   21fc0:	str	r0, [sp, #28]
   21fc4:	mov	r0, r1
   21fc8:	ldr	r6, [sp, #28]
   21fcc:	str	r6, [sp]
   21fd0:	str	lr, [sp, #4]
   21fd4:	str	ip, [sp, #8]
   21fd8:	str	r4, [sp, #12]
   21fdc:	str	r5, [sp, #16]
   21fe0:	bl	2079c <__assert_fail@plt+0xf194>
   21fe4:	add	r0, r0, #1
   21fe8:	str	r0, [sp, #40]	; 0x28
   21fec:	ldr	r0, [sp, #40]	; 0x28
   21ff0:	bl	23eec <__assert_fail@plt+0x128e4>
   21ff4:	str	r0, [sp, #36]	; 0x24
   21ff8:	ldr	r0, [sp, #36]	; 0x24
   21ffc:	ldr	r1, [sp, #40]	; 0x28
   22000:	ldr	r2, [fp, #-20]	; 0xffffffec
   22004:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22008:	ldr	ip, [fp, #-36]	; 0xffffffdc
   2200c:	ldr	ip, [ip]
   22010:	ldr	lr, [sp, #44]	; 0x2c
   22014:	ldr	r4, [fp, #-36]	; 0xffffffdc
   22018:	add	r4, r4, #8
   2201c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   22020:	ldr	r5, [r5, #40]	; 0x28
   22024:	ldr	r6, [fp, #-36]	; 0xffffffdc
   22028:	ldr	r6, [r6, #44]	; 0x2c
   2202c:	str	ip, [sp]
   22030:	str	lr, [sp, #4]
   22034:	str	r4, [sp, #8]
   22038:	str	r5, [sp, #12]
   2203c:	str	r6, [sp, #16]
   22040:	bl	2079c <__assert_fail@plt+0xf194>
   22044:	ldr	r1, [fp, #-40]	; 0xffffffd8
   22048:	str	r0, [sp, #24]
   2204c:	str	r1, [sp, #20]
   22050:	bl	114e8 <__errno_location@plt>
   22054:	ldr	r1, [sp, #20]
   22058:	str	r1, [r0]
   2205c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   22060:	movw	r2, #0
   22064:	cmp	r0, r2
   22068:	beq	2207c <__assert_fail@plt+0x10a74>
   2206c:	ldr	r0, [sp, #40]	; 0x28
   22070:	sub	r0, r0, #1
   22074:	ldr	r1, [fp, #-28]	; 0xffffffe4
   22078:	str	r0, [r1]
   2207c:	ldr	r0, [sp, #36]	; 0x24
   22080:	sub	sp, fp, #16
   22084:	pop	{r4, r5, r6, sl, fp, pc}
   22088:	push	{fp, lr}
   2208c:	mov	fp, sp
   22090:	sub	sp, sp, #8
   22094:	movw	r0, #8592	; 0x2190
   22098:	movt	r0, #4
   2209c:	ldr	r0, [r0]
   220a0:	str	r0, [sp, #4]
   220a4:	movw	r0, #1
   220a8:	str	r0, [sp]
   220ac:	ldr	r0, [sp]
   220b0:	movw	r1, #8596	; 0x2194
   220b4:	movt	r1, #4
   220b8:	ldr	r1, [r1]
   220bc:	cmp	r0, r1
   220c0:	bge	220e8 <__assert_fail@plt+0x10ae0>
   220c4:	ldr	r0, [sp, #4]
   220c8:	ldr	r1, [sp]
   220cc:	add	r0, r0, r1, lsl #3
   220d0:	ldr	r0, [r0, #4]
   220d4:	bl	1c060 <__assert_fail@plt+0xaa58>
   220d8:	ldr	r0, [sp]
   220dc:	add	r0, r0, #1
   220e0:	str	r0, [sp]
   220e4:	b	220ac <__assert_fail@plt+0x10aa4>
   220e8:	ldr	r0, [sp, #4]
   220ec:	ldr	r0, [r0, #4]
   220f0:	movw	r1, #8928	; 0x22e0
   220f4:	movt	r1, #4
   220f8:	cmp	r0, r1
   220fc:	beq	22128 <__assert_fail@plt+0x10b20>
   22100:	ldr	r0, [sp, #4]
   22104:	ldr	r0, [r0, #4]
   22108:	bl	1c060 <__assert_fail@plt+0xaa58>
   2210c:	movw	r0, #256	; 0x100
   22110:	movw	lr, #8600	; 0x2198
   22114:	movt	lr, #4
   22118:	str	r0, [lr]
   2211c:	movw	r0, #8928	; 0x22e0
   22120:	movt	r0, #4
   22124:	str	r0, [lr, #4]
   22128:	ldr	r0, [sp, #4]
   2212c:	movw	r1, #8600	; 0x2198
   22130:	movt	r1, #4
   22134:	cmp	r0, r1
   22138:	beq	22158 <__assert_fail@plt+0x10b50>
   2213c:	ldr	r0, [sp, #4]
   22140:	bl	1c060 <__assert_fail@plt+0xaa58>
   22144:	movw	r0, #8592	; 0x2190
   22148:	movt	r0, #4
   2214c:	movw	lr, #8600	; 0x2198
   22150:	movt	lr, #4
   22154:	str	lr, [r0]
   22158:	movw	r0, #8596	; 0x2194
   2215c:	movt	r0, #4
   22160:	movw	r1, #1
   22164:	str	r1, [r0]
   22168:	mov	sp, fp
   2216c:	pop	{fp, pc}
   22170:	push	{fp, lr}
   22174:	mov	fp, sp
   22178:	sub	sp, sp, #8
   2217c:	str	r0, [sp, #4]
   22180:	str	r1, [sp]
   22184:	ldr	r0, [sp, #4]
   22188:	ldr	r1, [sp]
   2218c:	mvn	r2, #0
   22190:	movw	r3, #8880	; 0x22b0
   22194:	movt	r3, #4
   22198:	bl	221a4 <__assert_fail@plt+0x10b9c>
   2219c:	mov	sp, fp
   221a0:	pop	{fp, pc}
   221a4:	push	{r4, r5, r6, sl, fp, lr}
   221a8:	add	fp, sp, #16
   221ac:	sub	sp, sp, #88	; 0x58
   221b0:	str	r0, [fp, #-20]	; 0xffffffec
   221b4:	str	r1, [fp, #-24]	; 0xffffffe8
   221b8:	str	r2, [fp, #-28]	; 0xffffffe4
   221bc:	str	r3, [fp, #-32]	; 0xffffffe0
   221c0:	bl	114e8 <__errno_location@plt>
   221c4:	ldr	r1, [pc, #676]	; 22470 <__assert_fail@plt+0x10e68>
   221c8:	ldr	r0, [r0]
   221cc:	str	r0, [fp, #-36]	; 0xffffffdc
   221d0:	movw	r0, #8592	; 0x2190
   221d4:	movt	r0, #4
   221d8:	ldr	r0, [r0]
   221dc:	str	r0, [fp, #-40]	; 0xffffffd8
   221e0:	str	r1, [fp, #-44]	; 0xffffffd4
   221e4:	ldr	r0, [fp, #-20]	; 0xffffffec
   221e8:	movw	r1, #0
   221ec:	cmp	r1, r0
   221f0:	bgt	22204 <__assert_fail@plt+0x10bfc>
   221f4:	ldr	r0, [fp, #-20]	; 0xffffffec
   221f8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   221fc:	cmp	r0, r1
   22200:	blt	22208 <__assert_fail@plt+0x10c00>
   22204:	bl	115e4 <abort@plt>
   22208:	movw	r0, #8596	; 0x2194
   2220c:	movt	r0, #4
   22210:	ldr	r0, [r0]
   22214:	ldr	r1, [fp, #-20]	; 0xffffffec
   22218:	cmp	r0, r1
   2221c:	bgt	22314 <__assert_fail@plt+0x10d0c>
   22220:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22224:	movw	r1, #8600	; 0x2198
   22228:	movt	r1, #4
   2222c:	cmp	r0, r1
   22230:	movw	r0, #0
   22234:	moveq	r0, #1
   22238:	and	r0, r0, #1
   2223c:	strb	r0, [fp, #-45]	; 0xffffffd3
   22240:	movw	r0, #8596	; 0x2194
   22244:	movt	r0, #4
   22248:	ldr	r0, [r0]
   2224c:	str	r0, [sp, #52]	; 0x34
   22250:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   22254:	tst	r0, #1
   22258:	beq	22268 <__assert_fail@plt+0x10c60>
   2225c:	movw	r0, #0
   22260:	str	r0, [sp, #32]
   22264:	b	22270 <__assert_fail@plt+0x10c68>
   22268:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2226c:	str	r0, [sp, #32]
   22270:	ldr	r0, [sp, #32]
   22274:	ldr	r1, [fp, #-20]	; 0xffffffec
   22278:	movw	r2, #8596	; 0x2194
   2227c:	movt	r2, #4
   22280:	ldr	r2, [r2]
   22284:	sub	r1, r1, r2
   22288:	add	r2, r1, #1
   2228c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   22290:	add	r1, sp, #52	; 0x34
   22294:	movw	ip, #8
   22298:	str	ip, [sp]
   2229c:	bl	24128 <__assert_fail@plt+0x12b20>
   222a0:	str	r0, [fp, #-40]	; 0xffffffd8
   222a4:	movw	r1, #8592	; 0x2190
   222a8:	movt	r1, #4
   222ac:	str	r0, [r1]
   222b0:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   222b4:	tst	r0, #1
   222b8:	beq	222d8 <__assert_fail@plt+0x10cd0>
   222bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   222c0:	movw	r1, #8600	; 0x2198
   222c4:	movt	r1, #4
   222c8:	ldr	r2, [r1]
   222cc:	str	r2, [r0]
   222d0:	ldr	r1, [r1, #4]
   222d4:	str	r1, [r0, #4]
   222d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   222dc:	movw	r1, #8596	; 0x2194
   222e0:	movt	r1, #4
   222e4:	ldr	r1, [r1]
   222e8:	add	r0, r0, r1, lsl #3
   222ec:	ldr	r2, [sp, #52]	; 0x34
   222f0:	sub	r1, r2, r1
   222f4:	lsl	r2, r1, #3
   222f8:	movw	r1, #0
   222fc:	and	r1, r1, #255	; 0xff
   22300:	bl	11500 <memset@plt>
   22304:	ldr	r0, [sp, #52]	; 0x34
   22308:	movw	r1, #8596	; 0x2194
   2230c:	movt	r1, #4
   22310:	str	r0, [r1]
   22314:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22318:	ldr	r1, [fp, #-20]	; 0xffffffec
   2231c:	ldr	r0, [r0, r1, lsl #3]
   22320:	str	r0, [sp, #48]	; 0x30
   22324:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22328:	ldr	r1, [fp, #-20]	; 0xffffffec
   2232c:	add	r0, r0, r1, lsl #3
   22330:	ldr	r0, [r0, #4]
   22334:	str	r0, [sp, #44]	; 0x2c
   22338:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2233c:	ldr	r0, [r0, #4]
   22340:	orr	r0, r0, #1
   22344:	str	r0, [sp, #40]	; 0x28
   22348:	ldr	r0, [sp, #44]	; 0x2c
   2234c:	ldr	r1, [sp, #48]	; 0x30
   22350:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22354:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22358:	ldr	ip, [fp, #-32]	; 0xffffffe0
   2235c:	ldr	ip, [ip]
   22360:	ldr	lr, [sp, #40]	; 0x28
   22364:	ldr	r4, [fp, #-32]	; 0xffffffe0
   22368:	add	r4, r4, #8
   2236c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   22370:	ldr	r5, [r5, #40]	; 0x28
   22374:	ldr	r6, [fp, #-32]	; 0xffffffe0
   22378:	ldr	r6, [r6, #44]	; 0x2c
   2237c:	str	ip, [sp]
   22380:	str	lr, [sp, #4]
   22384:	str	r4, [sp, #8]
   22388:	str	r5, [sp, #12]
   2238c:	str	r6, [sp, #16]
   22390:	bl	2079c <__assert_fail@plt+0xf194>
   22394:	str	r0, [sp, #36]	; 0x24
   22398:	ldr	r0, [sp, #48]	; 0x30
   2239c:	ldr	r1, [sp, #36]	; 0x24
   223a0:	cmp	r0, r1
   223a4:	bhi	22450 <__assert_fail@plt+0x10e48>
   223a8:	ldr	r0, [sp, #36]	; 0x24
   223ac:	add	r0, r0, #1
   223b0:	str	r0, [sp, #48]	; 0x30
   223b4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   223b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   223bc:	add	r1, r1, r2, lsl #3
   223c0:	str	r0, [r1]
   223c4:	ldr	r0, [sp, #44]	; 0x2c
   223c8:	movw	r1, #8928	; 0x22e0
   223cc:	movt	r1, #4
   223d0:	cmp	r0, r1
   223d4:	beq	223e0 <__assert_fail@plt+0x10dd8>
   223d8:	ldr	r0, [sp, #44]	; 0x2c
   223dc:	bl	1c060 <__assert_fail@plt+0xaa58>
   223e0:	ldr	r0, [sp, #48]	; 0x30
   223e4:	bl	23eec <__assert_fail@plt+0x128e4>
   223e8:	mov	lr, r0
   223ec:	str	r0, [sp, #44]	; 0x2c
   223f0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   223f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   223f8:	add	r0, r0, r1, lsl #3
   223fc:	str	lr, [r0, #4]
   22400:	ldr	r0, [sp, #44]	; 0x2c
   22404:	ldr	r1, [sp, #48]	; 0x30
   22408:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2240c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22410:	ldr	lr, [fp, #-32]	; 0xffffffe0
   22414:	ldr	lr, [lr]
   22418:	ldr	ip, [sp, #40]	; 0x28
   2241c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   22420:	add	r4, r4, #8
   22424:	ldr	r5, [fp, #-32]	; 0xffffffe0
   22428:	ldr	r5, [r5, #40]	; 0x28
   2242c:	ldr	r6, [fp, #-32]	; 0xffffffe0
   22430:	ldr	r6, [r6, #44]	; 0x2c
   22434:	str	lr, [sp]
   22438:	str	ip, [sp, #4]
   2243c:	str	r4, [sp, #8]
   22440:	str	r5, [sp, #12]
   22444:	str	r6, [sp, #16]
   22448:	bl	2079c <__assert_fail@plt+0xf194>
   2244c:	str	r0, [sp, #28]
   22450:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22454:	str	r0, [sp, #24]
   22458:	bl	114e8 <__errno_location@plt>
   2245c:	ldr	lr, [sp, #24]
   22460:	str	lr, [r0]
   22464:	ldr	r0, [sp, #44]	; 0x2c
   22468:	sub	sp, fp, #16
   2246c:	pop	{r4, r5, r6, sl, fp, pc}
   22470:	svcvc	0x00ffffff
   22474:	push	{fp, lr}
   22478:	mov	fp, sp
   2247c:	sub	sp, sp, #16
   22480:	str	r0, [fp, #-4]
   22484:	str	r1, [sp, #8]
   22488:	str	r2, [sp, #4]
   2248c:	ldr	r0, [fp, #-4]
   22490:	ldr	r1, [sp, #8]
   22494:	ldr	r2, [sp, #4]
   22498:	movw	r3, #8880	; 0x22b0
   2249c:	movt	r3, #4
   224a0:	bl	221a4 <__assert_fail@plt+0x10b9c>
   224a4:	mov	sp, fp
   224a8:	pop	{fp, pc}
   224ac:	push	{fp, lr}
   224b0:	mov	fp, sp
   224b4:	sub	sp, sp, #8
   224b8:	str	r0, [sp, #4]
   224bc:	ldr	r1, [sp, #4]
   224c0:	movw	r0, #0
   224c4:	bl	22170 <__assert_fail@plt+0x10b68>
   224c8:	mov	sp, fp
   224cc:	pop	{fp, pc}
   224d0:	push	{fp, lr}
   224d4:	mov	fp, sp
   224d8:	sub	sp, sp, #8
   224dc:	str	r0, [sp, #4]
   224e0:	str	r1, [sp]
   224e4:	ldr	r1, [sp, #4]
   224e8:	ldr	r2, [sp]
   224ec:	movw	r0, #0
   224f0:	bl	22474 <__assert_fail@plt+0x10e6c>
   224f4:	mov	sp, fp
   224f8:	pop	{fp, pc}
   224fc:	push	{fp, lr}
   22500:	mov	fp, sp
   22504:	sub	sp, sp, #64	; 0x40
   22508:	str	r0, [fp, #-4]
   2250c:	str	r1, [fp, #-8]
   22510:	str	r2, [fp, #-12]
   22514:	ldr	r1, [fp, #-8]
   22518:	add	r0, sp, #4
   2251c:	bl	2253c <__assert_fail@plt+0x10f34>
   22520:	ldr	r0, [fp, #-4]
   22524:	ldr	r1, [fp, #-12]
   22528:	mvn	r2, #0
   2252c:	add	r3, sp, #4
   22530:	bl	221a4 <__assert_fail@plt+0x10b9c>
   22534:	mov	sp, fp
   22538:	pop	{fp, pc}
   2253c:	push	{fp, lr}
   22540:	mov	fp, sp
   22544:	sub	sp, sp, #8
   22548:	str	r1, [sp, #4]
   2254c:	mov	r1, r0
   22550:	str	r0, [sp]
   22554:	mov	r0, r1
   22558:	movw	r1, #0
   2255c:	and	r1, r1, #255	; 0xff
   22560:	movw	r2, #48	; 0x30
   22564:	bl	11500 <memset@plt>
   22568:	ldr	r0, [sp, #4]
   2256c:	cmp	r0, #10
   22570:	bne	22578 <__assert_fail@plt+0x10f70>
   22574:	bl	115e4 <abort@plt>
   22578:	ldr	r0, [sp, #4]
   2257c:	ldr	r1, [sp]
   22580:	str	r0, [r1]
   22584:	mov	sp, fp
   22588:	pop	{fp, pc}
   2258c:	push	{fp, lr}
   22590:	mov	fp, sp
   22594:	sub	sp, sp, #64	; 0x40
   22598:	str	r0, [fp, #-4]
   2259c:	str	r1, [fp, #-8]
   225a0:	str	r2, [fp, #-12]
   225a4:	str	r3, [fp, #-16]
   225a8:	ldr	r1, [fp, #-8]
   225ac:	mov	r0, sp
   225b0:	bl	2253c <__assert_fail@plt+0x10f34>
   225b4:	ldr	r0, [fp, #-4]
   225b8:	ldr	r1, [fp, #-12]
   225bc:	ldr	r2, [fp, #-16]
   225c0:	mov	r3, sp
   225c4:	bl	221a4 <__assert_fail@plt+0x10b9c>
   225c8:	mov	sp, fp
   225cc:	pop	{fp, pc}
   225d0:	push	{fp, lr}
   225d4:	mov	fp, sp
   225d8:	sub	sp, sp, #8
   225dc:	str	r0, [sp, #4]
   225e0:	str	r1, [sp]
   225e4:	ldr	r1, [sp, #4]
   225e8:	ldr	r2, [sp]
   225ec:	movw	r0, #0
   225f0:	bl	224fc <__assert_fail@plt+0x10ef4>
   225f4:	mov	sp, fp
   225f8:	pop	{fp, pc}
   225fc:	push	{fp, lr}
   22600:	mov	fp, sp
   22604:	sub	sp, sp, #16
   22608:	str	r0, [fp, #-4]
   2260c:	str	r1, [sp, #8]
   22610:	str	r2, [sp, #4]
   22614:	ldr	r1, [fp, #-4]
   22618:	ldr	r2, [sp, #8]
   2261c:	ldr	r3, [sp, #4]
   22620:	movw	r0, #0
   22624:	bl	2258c <__assert_fail@plt+0x10f84>
   22628:	mov	sp, fp
   2262c:	pop	{fp, pc}
   22630:	push	{fp, lr}
   22634:	mov	fp, sp
   22638:	sub	sp, sp, #72	; 0x48
   2263c:	movw	r3, #8880	; 0x22b0
   22640:	movt	r3, #4
   22644:	str	r0, [fp, #-4]
   22648:	str	r1, [fp, #-8]
   2264c:	strb	r2, [fp, #-9]
   22650:	add	r0, sp, #12
   22654:	mov	r1, r0
   22658:	str	r0, [sp, #8]
   2265c:	mov	r0, r1
   22660:	mov	r1, r3
   22664:	movw	r2, #48	; 0x30
   22668:	bl	1135c <memcpy@plt>
   2266c:	ldr	r0, [sp, #8]
   22670:	ldrb	r1, [fp, #-9]
   22674:	movw	r2, #1
   22678:	bl	20540 <__assert_fail@plt+0xef38>
   2267c:	ldr	r1, [fp, #-4]
   22680:	ldr	r2, [fp, #-8]
   22684:	movw	r3, #0
   22688:	str	r0, [sp, #4]
   2268c:	mov	r0, r3
   22690:	add	r3, sp, #12
   22694:	bl	221a4 <__assert_fail@plt+0x10b9c>
   22698:	mov	sp, fp
   2269c:	pop	{fp, pc}
   226a0:	push	{fp, lr}
   226a4:	mov	fp, sp
   226a8:	sub	sp, sp, #8
   226ac:	str	r0, [sp, #4]
   226b0:	strb	r1, [sp, #3]
   226b4:	ldr	r0, [sp, #4]
   226b8:	mvn	r1, #0
   226bc:	ldrb	r2, [sp, #3]
   226c0:	bl	22630 <__assert_fail@plt+0x11028>
   226c4:	mov	sp, fp
   226c8:	pop	{fp, pc}
   226cc:	push	{fp, lr}
   226d0:	mov	fp, sp
   226d4:	sub	sp, sp, #8
   226d8:	str	r0, [sp, #4]
   226dc:	ldr	r0, [sp, #4]
   226e0:	movw	r1, #58	; 0x3a
   226e4:	and	r1, r1, #255	; 0xff
   226e8:	bl	226a0 <__assert_fail@plt+0x11098>
   226ec:	mov	sp, fp
   226f0:	pop	{fp, pc}
   226f4:	push	{fp, lr}
   226f8:	mov	fp, sp
   226fc:	sub	sp, sp, #8
   22700:	str	r0, [sp, #4]
   22704:	str	r1, [sp]
   22708:	ldr	r0, [sp, #4]
   2270c:	ldr	r1, [sp]
   22710:	movw	r2, #58	; 0x3a
   22714:	and	r2, r2, #255	; 0xff
   22718:	bl	22630 <__assert_fail@plt+0x11028>
   2271c:	mov	sp, fp
   22720:	pop	{fp, pc}
   22724:	push	{fp, lr}
   22728:	mov	fp, sp
   2272c:	sub	sp, sp, #120	; 0x78
   22730:	str	r0, [fp, #-4]
   22734:	str	r1, [fp, #-8]
   22738:	str	r2, [fp, #-12]
   2273c:	ldr	r1, [fp, #-8]
   22740:	add	r0, sp, #12
   22744:	bl	2253c <__assert_fail@plt+0x10f34>
   22748:	add	r0, sp, #60	; 0x3c
   2274c:	mov	r1, r0
   22750:	add	r2, sp, #12
   22754:	str	r0, [sp, #8]
   22758:	mov	r0, r1
   2275c:	mov	r1, r2
   22760:	movw	r2, #48	; 0x30
   22764:	bl	1135c <memcpy@plt>
   22768:	ldr	r0, [sp, #8]
   2276c:	movw	r1, #58	; 0x3a
   22770:	and	r1, r1, #255	; 0xff
   22774:	movw	r2, #1
   22778:	bl	20540 <__assert_fail@plt+0xef38>
   2277c:	ldr	r1, [fp, #-4]
   22780:	ldr	r2, [fp, #-12]
   22784:	str	r0, [sp, #4]
   22788:	mov	r0, r1
   2278c:	mov	r1, r2
   22790:	mvn	r2, #0
   22794:	add	r3, sp, #60	; 0x3c
   22798:	bl	221a4 <__assert_fail@plt+0x10b9c>
   2279c:	mov	sp, fp
   227a0:	pop	{fp, pc}
   227a4:	push	{fp, lr}
   227a8:	mov	fp, sp
   227ac:	sub	sp, sp, #24
   227b0:	str	r0, [fp, #-4]
   227b4:	str	r1, [fp, #-8]
   227b8:	str	r2, [sp, #12]
   227bc:	str	r3, [sp, #8]
   227c0:	ldr	r0, [fp, #-4]
   227c4:	ldr	r1, [fp, #-8]
   227c8:	ldr	r2, [sp, #12]
   227cc:	ldr	r3, [sp, #8]
   227d0:	mvn	ip, #0
   227d4:	str	ip, [sp]
   227d8:	bl	227e4 <__assert_fail@plt+0x111dc>
   227dc:	mov	sp, fp
   227e0:	pop	{fp, pc}
   227e4:	push	{fp, lr}
   227e8:	mov	fp, sp
   227ec:	sub	sp, sp, #72	; 0x48
   227f0:	ldr	ip, [fp, #8]
   227f4:	movw	lr, #8880	; 0x22b0
   227f8:	movt	lr, #4
   227fc:	str	r0, [fp, #-4]
   22800:	str	r1, [fp, #-8]
   22804:	str	r2, [fp, #-12]
   22808:	str	r3, [fp, #-16]
   2280c:	add	r0, sp, #8
   22810:	mov	r1, r0
   22814:	str	r0, [sp, #4]
   22818:	mov	r0, r1
   2281c:	mov	r1, lr
   22820:	movw	r2, #48	; 0x30
   22824:	str	ip, [sp]
   22828:	bl	1135c <memcpy@plt>
   2282c:	ldr	r1, [fp, #-8]
   22830:	ldr	r2, [fp, #-12]
   22834:	ldr	r0, [sp, #4]
   22838:	bl	20640 <__assert_fail@plt+0xf038>
   2283c:	ldr	r0, [fp, #-4]
   22840:	ldr	r1, [fp, #-16]
   22844:	ldr	r2, [fp, #8]
   22848:	add	r3, sp, #8
   2284c:	bl	221a4 <__assert_fail@plt+0x10b9c>
   22850:	mov	sp, fp
   22854:	pop	{fp, pc}
   22858:	push	{fp, lr}
   2285c:	mov	fp, sp
   22860:	sub	sp, sp, #16
   22864:	str	r0, [fp, #-4]
   22868:	str	r1, [sp, #8]
   2286c:	str	r2, [sp, #4]
   22870:	ldr	r1, [fp, #-4]
   22874:	ldr	r2, [sp, #8]
   22878:	ldr	r3, [sp, #4]
   2287c:	movw	r0, #0
   22880:	bl	227a4 <__assert_fail@plt+0x1119c>
   22884:	mov	sp, fp
   22888:	pop	{fp, pc}
   2288c:	push	{fp, lr}
   22890:	mov	fp, sp
   22894:	sub	sp, sp, #24
   22898:	str	r0, [fp, #-4]
   2289c:	str	r1, [fp, #-8]
   228a0:	str	r2, [sp, #12]
   228a4:	str	r3, [sp, #8]
   228a8:	ldr	r1, [fp, #-4]
   228ac:	ldr	r2, [fp, #-8]
   228b0:	ldr	r3, [sp, #12]
   228b4:	ldr	r0, [sp, #8]
   228b8:	movw	ip, #0
   228bc:	str	r0, [sp, #4]
   228c0:	mov	r0, ip
   228c4:	ldr	ip, [sp, #4]
   228c8:	str	ip, [sp]
   228cc:	bl	227e4 <__assert_fail@plt+0x111dc>
   228d0:	mov	sp, fp
   228d4:	pop	{fp, pc}
   228d8:	push	{fp, lr}
   228dc:	mov	fp, sp
   228e0:	sub	sp, sp, #16
   228e4:	str	r0, [fp, #-4]
   228e8:	str	r1, [sp, #8]
   228ec:	str	r2, [sp, #4]
   228f0:	ldr	r0, [fp, #-4]
   228f4:	ldr	r1, [sp, #8]
   228f8:	ldr	r2, [sp, #4]
   228fc:	movw	r3, #8608	; 0x21a0
   22900:	movt	r3, #4
   22904:	bl	221a4 <__assert_fail@plt+0x10b9c>
   22908:	mov	sp, fp
   2290c:	pop	{fp, pc}
   22910:	push	{fp, lr}
   22914:	mov	fp, sp
   22918:	sub	sp, sp, #8
   2291c:	str	r0, [sp, #4]
   22920:	str	r1, [sp]
   22924:	ldr	r1, [sp, #4]
   22928:	ldr	r2, [sp]
   2292c:	movw	r0, #0
   22930:	bl	228d8 <__assert_fail@plt+0x112d0>
   22934:	mov	sp, fp
   22938:	pop	{fp, pc}
   2293c:	push	{fp, lr}
   22940:	mov	fp, sp
   22944:	sub	sp, sp, #8
   22948:	str	r0, [sp, #4]
   2294c:	str	r1, [sp]
   22950:	ldr	r0, [sp, #4]
   22954:	ldr	r1, [sp]
   22958:	mvn	r2, #0
   2295c:	bl	228d8 <__assert_fail@plt+0x112d0>
   22960:	mov	sp, fp
   22964:	pop	{fp, pc}
   22968:	push	{fp, lr}
   2296c:	mov	fp, sp
   22970:	sub	sp, sp, #8
   22974:	str	r0, [sp, #4]
   22978:	ldr	r1, [sp, #4]
   2297c:	movw	r0, #0
   22980:	bl	2293c <__assert_fail@plt+0x11334>
   22984:	mov	sp, fp
   22988:	pop	{fp, pc}
   2298c:	push	{fp, lr}
   22990:	mov	fp, sp
   22994:	sub	sp, sp, #24
   22998:	str	r0, [fp, #-8]
   2299c:	str	r1, [sp, #12]
   229a0:	ldr	r0, [fp, #-8]
   229a4:	bl	114a0 <gettext@plt>
   229a8:	str	r0, [sp, #8]
   229ac:	ldr	r0, [sp, #8]
   229b0:	ldr	r1, [fp, #-8]
   229b4:	cmp	r0, r1
   229b8:	beq	229c8 <__assert_fail@plt+0x113c0>
   229bc:	ldr	r0, [sp, #8]
   229c0:	str	r0, [fp, #-4]
   229c4:	b	22a94 <__assert_fail@plt+0x1148c>
   229c8:	bl	2dbf8 <__assert_fail@plt+0x1c5f0>
   229cc:	str	r0, [sp, #4]
   229d0:	ldr	r0, [sp, #4]
   229d4:	movw	r1, #4521	; 0x11a9
   229d8:	movt	r1, #3
   229dc:	bl	2d4bc <__assert_fail@plt+0x1beb4>
   229e0:	cmp	r0, #0
   229e4:	bne	22a1c <__assert_fail@plt+0x11414>
   229e8:	ldr	r0, [fp, #-8]
   229ec:	ldrb	r0, [r0]
   229f0:	cmp	r0, #96	; 0x60
   229f4:	movw	r0, #0
   229f8:	moveq	r0, #1
   229fc:	tst	r0, #1
   22a00:	movw	r0, #4531	; 0x11b3
   22a04:	movt	r0, #3
   22a08:	movw	r1, #4527	; 0x11af
   22a0c:	movt	r1, #3
   22a10:	movne	r0, r1
   22a14:	str	r0, [fp, #-4]
   22a18:	b	22a94 <__assert_fail@plt+0x1148c>
   22a1c:	ldr	r0, [sp, #4]
   22a20:	movw	r1, #4535	; 0x11b7
   22a24:	movt	r1, #3
   22a28:	bl	2d4bc <__assert_fail@plt+0x1beb4>
   22a2c:	cmp	r0, #0
   22a30:	bne	22a68 <__assert_fail@plt+0x11460>
   22a34:	ldr	r0, [fp, #-8]
   22a38:	ldrb	r0, [r0]
   22a3c:	cmp	r0, #96	; 0x60
   22a40:	movw	r0, #0
   22a44:	moveq	r0, #1
   22a48:	tst	r0, #1
   22a4c:	movw	r0, #4547	; 0x11c3
   22a50:	movt	r0, #3
   22a54:	movw	r1, #4543	; 0x11bf
   22a58:	movt	r1, #3
   22a5c:	movne	r0, r1
   22a60:	str	r0, [fp, #-4]
   22a64:	b	22a94 <__assert_fail@plt+0x1148c>
   22a68:	ldr	r0, [sp, #12]
   22a6c:	cmp	r0, #9
   22a70:	movw	r0, #0
   22a74:	moveq	r0, #1
   22a78:	tst	r0, #1
   22a7c:	movw	r0, #5668	; 0x1624
   22a80:	movt	r0, #3
   22a84:	movw	r1, #4517	; 0x11a5
   22a88:	movt	r1, #3
   22a8c:	movne	r0, r1
   22a90:	str	r0, [fp, #-4]
   22a94:	ldr	r0, [fp, #-4]
   22a98:	mov	sp, fp
   22a9c:	pop	{fp, pc}
   22aa0:	push	{fp, lr}
   22aa4:	mov	fp, sp
   22aa8:	sub	sp, sp, #16
   22aac:	str	r0, [fp, #-4]
   22ab0:	str	r1, [sp, #8]
   22ab4:	str	r2, [sp, #4]
   22ab8:	ldr	r0, [fp, #-4]
   22abc:	ldr	r1, [sp, #8]
   22ac0:	ldr	r2, [sp, #4]
   22ac4:	bl	22ad0 <__assert_fail@plt+0x114c8>
   22ac8:	mov	sp, fp
   22acc:	pop	{fp, pc}
   22ad0:	push	{fp, lr}
   22ad4:	mov	fp, sp
   22ad8:	sub	sp, sp, #24
   22adc:	str	r0, [fp, #-8]
   22ae0:	str	r1, [sp, #12]
   22ae4:	str	r2, [sp, #8]
   22ae8:	ldr	r0, [fp, #-8]
   22aec:	bl	22bd0 <__assert_fail@plt+0x115c8>
   22af0:	str	r0, [sp, #4]
   22af4:	ldr	r0, [sp, #4]
   22af8:	movw	r1, #0
   22afc:	cmp	r0, r1
   22b00:	bne	22b28 <__assert_fail@plt+0x11520>
   22b04:	ldr	r0, [sp, #8]
   22b08:	cmp	r0, #0
   22b0c:	bls	22b1c <__assert_fail@plt+0x11514>
   22b10:	ldr	r0, [sp, #12]
   22b14:	movw	r1, #0
   22b18:	strb	r1, [r0]
   22b1c:	movw	r0, #22
   22b20:	str	r0, [fp, #-4]
   22b24:	b	22ba4 <__assert_fail@plt+0x1159c>
   22b28:	ldr	r0, [sp, #4]
   22b2c:	bl	114ac <strlen@plt>
   22b30:	str	r0, [sp]
   22b34:	ldr	r0, [sp]
   22b38:	ldr	lr, [sp, #8]
   22b3c:	cmp	r0, lr
   22b40:	bcs	22b64 <__assert_fail@plt+0x1155c>
   22b44:	ldr	r0, [sp, #12]
   22b48:	ldr	r1, [sp, #4]
   22b4c:	ldr	r2, [sp]
   22b50:	add	r2, r2, #1
   22b54:	bl	1135c <memcpy@plt>
   22b58:	movw	r0, #0
   22b5c:	str	r0, [fp, #-4]
   22b60:	b	22ba4 <__assert_fail@plt+0x1159c>
   22b64:	ldr	r0, [sp, #8]
   22b68:	cmp	r0, #0
   22b6c:	bls	22b9c <__assert_fail@plt+0x11594>
   22b70:	ldr	r0, [sp, #12]
   22b74:	ldr	r1, [sp, #4]
   22b78:	ldr	r2, [sp, #8]
   22b7c:	sub	r2, r2, #1
   22b80:	bl	1135c <memcpy@plt>
   22b84:	ldr	r0, [sp, #12]
   22b88:	ldr	r1, [sp, #8]
   22b8c:	sub	r1, r1, #1
   22b90:	add	r0, r0, r1
   22b94:	movw	r1, #0
   22b98:	strb	r1, [r0]
   22b9c:	movw	r0, #34	; 0x22
   22ba0:	str	r0, [fp, #-4]
   22ba4:	ldr	r0, [fp, #-4]
   22ba8:	mov	sp, fp
   22bac:	pop	{fp, pc}
   22bb0:	push	{fp, lr}
   22bb4:	mov	fp, sp
   22bb8:	sub	sp, sp, #8
   22bbc:	str	r0, [sp, #4]
   22bc0:	ldr	r0, [sp, #4]
   22bc4:	bl	22bd0 <__assert_fail@plt+0x115c8>
   22bc8:	mov	sp, fp
   22bcc:	pop	{fp, pc}
   22bd0:	push	{fp, lr}
   22bd4:	mov	fp, sp
   22bd8:	sub	sp, sp, #8
   22bdc:	str	r0, [sp, #4]
   22be0:	ldr	r0, [sp, #4]
   22be4:	movw	r1, #0
   22be8:	bl	11554 <setlocale@plt>
   22bec:	str	r0, [sp]
   22bf0:	ldr	r0, [sp]
   22bf4:	mov	sp, fp
   22bf8:	pop	{fp, pc}
   22bfc:	sub	sp, sp, #4
   22c00:	str	r0, [sp]
   22c04:	ldr	r0, [sp]
   22c08:	ldr	r0, [r0, #76]	; 0x4c
   22c0c:	add	sp, sp, #4
   22c10:	bx	lr
   22c14:	sub	sp, sp, #4
   22c18:	str	r0, [sp]
   22c1c:	ldr	r0, [sp]
   22c20:	ldr	r0, [r0, #92]	; 0x5c
   22c24:	add	sp, sp, #4
   22c28:	bx	lr
   22c2c:	sub	sp, sp, #4
   22c30:	str	r0, [sp]
   22c34:	ldr	r0, [sp]
   22c38:	ldr	r0, [r0, #84]	; 0x54
   22c3c:	add	sp, sp, #4
   22c40:	bx	lr
   22c44:	sub	sp, sp, #4
   22c48:	str	r0, [sp]
   22c4c:	movw	r0, #0
   22c50:	add	sp, sp, #4
   22c54:	bx	lr
   22c58:	sub	sp, sp, #4
   22c5c:	str	r1, [sp]
   22c60:	ldr	r1, [sp]
   22c64:	ldr	r2, [r1, #72]	; 0x48
   22c68:	str	r2, [r0]
   22c6c:	ldr	r1, [r1, #76]	; 0x4c
   22c70:	str	r1, [r0, #4]
   22c74:	add	sp, sp, #4
   22c78:	bx	lr
   22c7c:	sub	sp, sp, #4
   22c80:	str	r1, [sp]
   22c84:	ldr	r1, [sp]
   22c88:	ldr	r2, [r1, #88]	; 0x58
   22c8c:	str	r2, [r0]
   22c90:	ldr	r1, [r1, #92]	; 0x5c
   22c94:	str	r1, [r0, #4]
   22c98:	add	sp, sp, #4
   22c9c:	bx	lr
   22ca0:	sub	sp, sp, #4
   22ca4:	str	r1, [sp]
   22ca8:	ldr	r1, [sp]
   22cac:	ldr	r2, [r1, #80]	; 0x50
   22cb0:	str	r2, [r0]
   22cb4:	ldr	r1, [r1, #84]	; 0x54
   22cb8:	str	r1, [r0, #4]
   22cbc:	add	sp, sp, #4
   22cc0:	bx	lr
   22cc4:	sub	sp, sp, #4
   22cc8:	str	r1, [sp]
   22ccc:	mvn	r1, #0
   22cd0:	str	r1, [r0]
   22cd4:	str	r1, [r0, #4]
   22cd8:	add	sp, sp, #4
   22cdc:	bx	lr
   22ce0:	sub	sp, sp, #8
   22ce4:	str	r0, [sp, #4]
   22ce8:	str	r1, [sp]
   22cec:	ldr	r0, [sp, #4]
   22cf0:	add	sp, sp, #8
   22cf4:	bx	lr
   22cf8:	push	{fp, lr}
   22cfc:	mov	fp, sp
   22d00:	sub	sp, sp, #24
   22d04:	str	r0, [fp, #-4]
   22d08:	ldr	r0, [fp, #-4]
   22d0c:	movw	r1, #0
   22d10:	cmp	r0, r1
   22d14:	beq	22d2c <__assert_fail@plt+0x11724>
   22d18:	ldr	r0, [fp, #-4]
   22d1c:	bl	114ac <strlen@plt>
   22d20:	add	r0, r0, #1
   22d24:	str	r0, [sp, #4]
   22d28:	b	22d38 <__assert_fail@plt+0x11730>
   22d2c:	movw	r0, #0
   22d30:	str	r0, [sp, #4]
   22d34:	b	22d38 <__assert_fail@plt+0x11730>
   22d38:	ldr	r0, [sp, #4]
   22d3c:	str	r0, [fp, #-8]
   22d40:	ldr	r0, [fp, #-8]
   22d44:	cmp	r0, #59	; 0x3b
   22d48:	bcs	22d58 <__assert_fail@plt+0x11750>
   22d4c:	movw	r0, #59	; 0x3b
   22d50:	str	r0, [sp]
   22d54:	b	22d64 <__assert_fail@plt+0x1175c>
   22d58:	ldr	r0, [fp, #-8]
   22d5c:	add	r0, r0, #1
   22d60:	str	r0, [sp]
   22d64:	ldr	r0, [sp]
   22d68:	str	r0, [sp, #12]
   22d6c:	ldr	r0, [sp, #12]
   22d70:	add	r0, r0, #8
   22d74:	mvn	r1, #3
   22d78:	and	r0, r0, r1
   22d7c:	bl	2d3a8 <__assert_fail@plt+0x1bda0>
   22d80:	str	r0, [sp, #8]
   22d84:	ldr	r0, [sp, #8]
   22d88:	movw	r1, #0
   22d8c:	cmp	r0, r1
   22d90:	beq	22df8 <__assert_fail@plt+0x117f0>
   22d94:	ldr	r0, [sp, #8]
   22d98:	movw	r1, #0
   22d9c:	str	r1, [r0]
   22da0:	ldr	r0, [fp, #-4]
   22da4:	cmp	r0, r1
   22da8:	movw	r0, #0
   22dac:	movne	r0, #1
   22db0:	mvn	r2, #0
   22db4:	eor	r0, r0, r2
   22db8:	eor	r0, r0, r2
   22dbc:	and	r0, r0, #1
   22dc0:	ldr	r2, [sp, #8]
   22dc4:	strb	r0, [r2, #4]
   22dc8:	ldr	r0, [sp, #8]
   22dcc:	movw	r2, #0
   22dd0:	strb	r2, [r0, #5]
   22dd4:	ldr	r0, [fp, #-4]
   22dd8:	cmp	r0, r1
   22ddc:	beq	22df4 <__assert_fail@plt+0x117ec>
   22de0:	ldr	r0, [sp, #8]
   22de4:	add	r0, r0, #5
   22de8:	ldr	r1, [fp, #-4]
   22dec:	ldr	r2, [fp, #-8]
   22df0:	bl	22e04 <__assert_fail@plt+0x117fc>
   22df4:	b	22df8 <__assert_fail@plt+0x117f0>
   22df8:	ldr	r0, [sp, #8]
   22dfc:	mov	sp, fp
   22e00:	pop	{fp, pc}
   22e04:	push	{fp, lr}
   22e08:	mov	fp, sp
   22e0c:	sub	sp, sp, #16
   22e10:	str	r0, [fp, #-4]
   22e14:	str	r1, [sp, #8]
   22e18:	str	r2, [sp, #4]
   22e1c:	ldr	r0, [fp, #-4]
   22e20:	ldr	r1, [sp, #8]
   22e24:	ldr	r2, [sp, #4]
   22e28:	bl	1135c <memcpy@plt>
   22e2c:	ldr	r0, [fp, #-4]
   22e30:	ldr	r1, [sp, #4]
   22e34:	add	r0, r0, r1
   22e38:	movw	r1, #0
   22e3c:	strb	r1, [r0]
   22e40:	mov	sp, fp
   22e44:	pop	{fp, pc}
   22e48:	push	{fp, lr}
   22e4c:	mov	fp, sp
   22e50:	sub	sp, sp, #8
   22e54:	str	r0, [sp, #4]
   22e58:	ldr	r0, [sp, #4]
   22e5c:	movw	r1, #1
   22e60:	cmp	r0, r1
   22e64:	beq	22ea0 <__assert_fail@plt+0x11898>
   22e68:	b	22e6c <__assert_fail@plt+0x11864>
   22e6c:	ldr	r0, [sp, #4]
   22e70:	movw	r1, #0
   22e74:	cmp	r0, r1
   22e78:	beq	22e9c <__assert_fail@plt+0x11894>
   22e7c:	ldr	r0, [sp, #4]
   22e80:	ldr	r0, [r0]
   22e84:	str	r0, [sp]
   22e88:	ldr	r0, [sp, #4]
   22e8c:	bl	1c060 <__assert_fail@plt+0xaa58>
   22e90:	ldr	r0, [sp]
   22e94:	str	r0, [sp, #4]
   22e98:	b	22e6c <__assert_fail@plt+0x11864>
   22e9c:	b	22ea0 <__assert_fail@plt+0x11898>
   22ea0:	mov	sp, fp
   22ea4:	pop	{fp, pc}
   22ea8:	push	{fp, lr}
   22eac:	mov	fp, sp
   22eb0:	sub	sp, sp, #32
   22eb4:	str	r0, [fp, #-8]
   22eb8:	str	r1, [fp, #-12]
   22ebc:	str	r2, [sp, #16]
   22ec0:	ldr	r0, [fp, #-8]
   22ec4:	movw	r1, #0
   22ec8:	cmp	r0, r1
   22ecc:	bne	22ee4 <__assert_fail@plt+0x118dc>
   22ed0:	ldr	r0, [fp, #-12]
   22ed4:	ldr	r1, [sp, #16]
   22ed8:	bl	112d8 <gmtime_r@plt>
   22edc:	str	r0, [fp, #-4]
   22ee0:	b	22f70 <__assert_fail@plt+0x11968>
   22ee4:	ldr	r0, [fp, #-8]
   22ee8:	bl	22f7c <__assert_fail@plt+0x11974>
   22eec:	str	r0, [sp, #12]
   22ef0:	ldr	r0, [sp, #12]
   22ef4:	movw	lr, #0
   22ef8:	cmp	r0, lr
   22efc:	beq	22f68 <__assert_fail@plt+0x11960>
   22f00:	ldr	r0, [fp, #-12]
   22f04:	ldr	r1, [sp, #16]
   22f08:	bl	113a4 <localtime_r@plt>
   22f0c:	movw	r1, #0
   22f10:	cmp	r0, r1
   22f14:	movw	r0, #0
   22f18:	str	r0, [sp, #4]
   22f1c:	beq	22f30 <__assert_fail@plt+0x11928>
   22f20:	ldr	r0, [fp, #-8]
   22f24:	ldr	r1, [sp, #16]
   22f28:	bl	2306c <__assert_fail@plt+0x11a64>
   22f2c:	str	r0, [sp, #4]
   22f30:	ldr	r0, [sp, #4]
   22f34:	and	r0, r0, #1
   22f38:	strb	r0, [sp, #11]
   22f3c:	ldr	r0, [sp, #12]
   22f40:	bl	2325c <__assert_fail@plt+0x11c54>
   22f44:	tst	r0, #1
   22f48:	beq	22f64 <__assert_fail@plt+0x1195c>
   22f4c:	ldrb	r0, [sp, #11]
   22f50:	tst	r0, #1
   22f54:	beq	22f64 <__assert_fail@plt+0x1195c>
   22f58:	ldr	r0, [sp, #16]
   22f5c:	str	r0, [fp, #-4]
   22f60:	b	22f70 <__assert_fail@plt+0x11968>
   22f64:	b	22f68 <__assert_fail@plt+0x11960>
   22f68:	movw	r0, #0
   22f6c:	str	r0, [fp, #-4]
   22f70:	ldr	r0, [fp, #-4]
   22f74:	mov	sp, fp
   22f78:	pop	{fp, pc}
   22f7c:	push	{fp, lr}
   22f80:	mov	fp, sp
   22f84:	sub	sp, sp, #24
   22f88:	str	r0, [fp, #-8]
   22f8c:	bl	2344c <__assert_fail@plt+0x11e44>
   22f90:	str	r0, [sp, #12]
   22f94:	ldr	r0, [sp, #12]
   22f98:	movw	lr, #0
   22f9c:	cmp	r0, lr
   22fa0:	beq	22fd0 <__assert_fail@plt+0x119c8>
   22fa4:	ldr	r0, [fp, #-8]
   22fa8:	ldrb	r0, [r0, #4]
   22fac:	cmp	r0, #0
   22fb0:	beq	22fec <__assert_fail@plt+0x119e4>
   22fb4:	ldr	r0, [fp, #-8]
   22fb8:	add	r0, r0, #5
   22fbc:	ldr	r1, [sp, #12]
   22fc0:	bl	112e4 <strcmp@plt>
   22fc4:	cmp	r0, #0
   22fc8:	beq	22fe0 <__assert_fail@plt+0x119d8>
   22fcc:	b	22fec <__assert_fail@plt+0x119e4>
   22fd0:	ldr	r0, [fp, #-8]
   22fd4:	ldrsb	r0, [r0, #4]
   22fd8:	cmp	r0, #0
   22fdc:	bne	22fec <__assert_fail@plt+0x119e4>
   22fe0:	movw	r0, #1
   22fe4:	str	r0, [fp, #-4]
   22fe8:	b	23060 <__assert_fail@plt+0x11a58>
   22fec:	ldr	r0, [sp, #12]
   22ff0:	bl	22cf8 <__assert_fail@plt+0x116f0>
   22ff4:	str	r0, [sp, #8]
   22ff8:	ldr	r0, [sp, #8]
   22ffc:	movw	lr, #0
   23000:	cmp	r0, lr
   23004:	bne	23014 <__assert_fail@plt+0x11a0c>
   23008:	ldr	r0, [sp, #8]
   2300c:	str	r0, [fp, #-4]
   23010:	b	23060 <__assert_fail@plt+0x11a58>
   23014:	ldr	r0, [fp, #-8]
   23018:	bl	23464 <__assert_fail@plt+0x11e5c>
   2301c:	tst	r0, #1
   23020:	bne	23058 <__assert_fail@plt+0x11a50>
   23024:	bl	114e8 <__errno_location@plt>
   23028:	ldr	r0, [r0]
   2302c:	str	r0, [sp, #4]
   23030:	ldr	r0, [sp, #8]
   23034:	bl	22e48 <__assert_fail@plt+0x11840>
   23038:	ldr	r0, [sp, #4]
   2303c:	str	r0, [sp]
   23040:	bl	114e8 <__errno_location@plt>
   23044:	ldr	lr, [sp]
   23048:	str	lr, [r0]
   2304c:	movw	r0, #0
   23050:	str	r0, [fp, #-4]
   23054:	b	23060 <__assert_fail@plt+0x11a58>
   23058:	ldr	r0, [sp, #8]
   2305c:	str	r0, [fp, #-4]
   23060:	ldr	r0, [fp, #-4]
   23064:	mov	sp, fp
   23068:	pop	{fp, pc}
   2306c:	push	{fp, lr}
   23070:	mov	fp, sp
   23074:	sub	sp, sp, #24
   23078:	str	r0, [fp, #-8]
   2307c:	str	r1, [sp, #12]
   23080:	movw	r0, #0
   23084:	str	r0, [sp, #8]
   23088:	movw	r1, #3196	; 0xc7c
   2308c:	movt	r1, #3
   23090:	str	r1, [sp, #4]
   23094:	ldr	r1, [sp, #12]
   23098:	ldr	r1, [r1, #40]	; 0x28
   2309c:	str	r1, [sp, #8]
   230a0:	ldr	r1, [sp, #8]
   230a4:	cmp	r1, r0
   230a8:	beq	230d0 <__assert_fail@plt+0x11ac8>
   230ac:	ldr	r0, [sp, #12]
   230b0:	ldr	r1, [sp, #8]
   230b4:	cmp	r0, r1
   230b8:	bhi	230e0 <__assert_fail@plt+0x11ad8>
   230bc:	ldr	r0, [sp, #8]
   230c0:	ldr	r1, [sp, #12]
   230c4:	add	r1, r1, #44	; 0x2c
   230c8:	cmp	r0, r1
   230cc:	bcs	230e0 <__assert_fail@plt+0x11ad8>
   230d0:	movw	r0, #1
   230d4:	and	r0, r0, #1
   230d8:	strb	r0, [fp, #-1]
   230dc:	b	2324c <__assert_fail@plt+0x11c44>
   230e0:	ldr	r0, [sp, #8]
   230e4:	ldrsb	r0, [r0]
   230e8:	cmp	r0, #0
   230ec:	beq	23234 <__assert_fail@plt+0x11c2c>
   230f0:	ldr	r0, [fp, #-8]
   230f4:	add	r0, r0, #5
   230f8:	str	r0, [sp, #4]
   230fc:	ldr	r0, [sp, #4]
   23100:	ldr	r1, [sp, #8]
   23104:	bl	112e4 <strcmp@plt>
   23108:	cmp	r0, #0
   2310c:	beq	23230 <__assert_fail@plt+0x11c28>
   23110:	ldr	r0, [sp, #4]
   23114:	ldrb	r0, [r0]
   23118:	cmp	r0, #0
   2311c:	bne	231d8 <__assert_fail@plt+0x11bd0>
   23120:	ldr	r0, [sp, #4]
   23124:	ldr	r1, [fp, #-8]
   23128:	add	r1, r1, #5
   2312c:	cmp	r0, r1
   23130:	bne	23144 <__assert_fail@plt+0x11b3c>
   23134:	ldr	r0, [fp, #-8]
   23138:	ldrb	r0, [r0, #4]
   2313c:	cmp	r0, #0
   23140:	bne	231d8 <__assert_fail@plt+0x11bd0>
   23144:	ldr	r0, [sp, #8]
   23148:	bl	114ac <strlen@plt>
   2314c:	add	r0, r0, #1
   23150:	str	r0, [sp]
   23154:	ldr	r0, [sp]
   23158:	ldr	lr, [fp, #-8]
   2315c:	add	lr, lr, #5
   23160:	add	lr, lr, #59	; 0x3b
   23164:	ldr	r1, [sp, #4]
   23168:	sub	r1, lr, r1
   2316c:	cmp	r0, r1
   23170:	bge	23188 <__assert_fail@plt+0x11b80>
   23174:	ldr	r0, [sp, #4]
   23178:	ldr	r1, [sp, #8]
   2317c:	ldr	r2, [sp]
   23180:	bl	22e04 <__assert_fail@plt+0x117fc>
   23184:	b	231d4 <__assert_fail@plt+0x11bcc>
   23188:	ldr	r0, [sp, #8]
   2318c:	bl	22cf8 <__assert_fail@plt+0x116f0>
   23190:	ldr	lr, [fp, #-8]
   23194:	str	r0, [lr]
   23198:	str	r0, [fp, #-8]
   2319c:	ldr	r0, [fp, #-8]
   231a0:	movw	lr, #0
   231a4:	cmp	r0, lr
   231a8:	bne	231bc <__assert_fail@plt+0x11bb4>
   231ac:	movw	r0, #0
   231b0:	and	r0, r0, #1
   231b4:	strb	r0, [fp, #-1]
   231b8:	b	2324c <__assert_fail@plt+0x11c44>
   231bc:	ldr	r0, [fp, #-8]
   231c0:	movw	r1, #0
   231c4:	strb	r1, [r0, #4]
   231c8:	ldr	r0, [fp, #-8]
   231cc:	add	r0, r0, #5
   231d0:	str	r0, [sp, #4]
   231d4:	b	23230 <__assert_fail@plt+0x11c28>
   231d8:	ldr	r0, [sp, #4]
   231dc:	bl	114ac <strlen@plt>
   231e0:	add	r0, r0, #1
   231e4:	ldr	lr, [sp, #4]
   231e8:	add	r0, lr, r0
   231ec:	str	r0, [sp, #4]
   231f0:	ldr	r0, [sp, #4]
   231f4:	ldrsb	r0, [r0]
   231f8:	cmp	r0, #0
   231fc:	bne	2322c <__assert_fail@plt+0x11c24>
   23200:	ldr	r0, [fp, #-8]
   23204:	ldr	r0, [r0]
   23208:	movw	r1, #0
   2320c:	cmp	r0, r1
   23210:	beq	2322c <__assert_fail@plt+0x11c24>
   23214:	ldr	r0, [fp, #-8]
   23218:	ldr	r0, [r0]
   2321c:	str	r0, [fp, #-8]
   23220:	ldr	r0, [fp, #-8]
   23224:	add	r0, r0, #5
   23228:	str	r0, [sp, #4]
   2322c:	b	230fc <__assert_fail@plt+0x11af4>
   23230:	b	23234 <__assert_fail@plt+0x11c2c>
   23234:	ldr	r0, [sp, #4]
   23238:	ldr	r1, [sp, #12]
   2323c:	str	r0, [r1, #40]	; 0x28
   23240:	movw	r0, #1
   23244:	and	r0, r0, #1
   23248:	strb	r0, [fp, #-1]
   2324c:	ldrb	r0, [fp, #-1]
   23250:	and	r0, r0, #1
   23254:	mov	sp, fp
   23258:	pop	{fp, pc}
   2325c:	push	{fp, lr}
   23260:	mov	fp, sp
   23264:	sub	sp, sp, #24
   23268:	str	r0, [fp, #-8]
   2326c:	ldr	r0, [fp, #-8]
   23270:	movw	r1, #1
   23274:	cmp	r0, r1
   23278:	bne	2328c <__assert_fail@plt+0x11c84>
   2327c:	movw	r0, #1
   23280:	and	r0, r0, #1
   23284:	strb	r0, [fp, #-1]
   23288:	b	232e8 <__assert_fail@plt+0x11ce0>
   2328c:	bl	114e8 <__errno_location@plt>
   23290:	ldr	r0, [r0]
   23294:	str	r0, [sp, #12]
   23298:	ldr	r0, [fp, #-8]
   2329c:	bl	23464 <__assert_fail@plt+0x11e5c>
   232a0:	and	r0, r0, #1
   232a4:	strb	r0, [sp, #11]
   232a8:	ldrb	r0, [sp, #11]
   232ac:	tst	r0, #1
   232b0:	bne	232c0 <__assert_fail@plt+0x11cb8>
   232b4:	bl	114e8 <__errno_location@plt>
   232b8:	ldr	r0, [r0]
   232bc:	str	r0, [sp, #12]
   232c0:	ldr	r0, [fp, #-8]
   232c4:	bl	22e48 <__assert_fail@plt+0x11840>
   232c8:	ldr	r0, [sp, #12]
   232cc:	str	r0, [sp, #4]
   232d0:	bl	114e8 <__errno_location@plt>
   232d4:	ldr	lr, [sp, #4]
   232d8:	str	lr, [r0]
   232dc:	ldrb	r0, [sp, #11]
   232e0:	and	r0, r0, #1
   232e4:	strb	r0, [fp, #-1]
   232e8:	ldrb	r0, [fp, #-1]
   232ec:	and	r0, r0, #1
   232f0:	mov	sp, fp
   232f4:	pop	{fp, pc}
   232f8:	push	{fp, lr}
   232fc:	mov	fp, sp
   23300:	sub	sp, sp, #72	; 0x48
   23304:	str	r0, [fp, #-8]
   23308:	str	r1, [fp, #-12]
   2330c:	ldr	r0, [fp, #-8]
   23310:	movw	r1, #0
   23314:	cmp	r0, r1
   23318:	bne	2332c <__assert_fail@plt+0x11d24>
   2331c:	ldr	r0, [fp, #-12]
   23320:	bl	11590 <timegm@plt>
   23324:	str	r0, [fp, #-4]
   23328:	b	23440 <__assert_fail@plt+0x11e38>
   2332c:	ldr	r0, [fp, #-8]
   23330:	bl	22f7c <__assert_fail@plt+0x11974>
   23334:	str	r0, [fp, #-16]
   23338:	ldr	r0, [fp, #-16]
   2333c:	movw	lr, #0
   23340:	cmp	r0, lr
   23344:	beq	23438 <__assert_fail@plt+0x11e30>
   23348:	ldr	r0, [fp, #-12]
   2334c:	ldr	r0, [r0]
   23350:	str	r0, [sp, #12]
   23354:	ldr	r0, [fp, #-12]
   23358:	ldr	r0, [r0, #4]
   2335c:	str	r0, [sp, #16]
   23360:	ldr	r0, [fp, #-12]
   23364:	ldr	r0, [r0, #8]
   23368:	str	r0, [sp, #20]
   2336c:	ldr	r0, [fp, #-12]
   23370:	ldr	r0, [r0, #12]
   23374:	str	r0, [sp, #24]
   23378:	ldr	r0, [fp, #-12]
   2337c:	ldr	r0, [r0, #16]
   23380:	str	r0, [sp, #28]
   23384:	ldr	r0, [fp, #-12]
   23388:	ldr	r0, [r0, #20]
   2338c:	str	r0, [sp, #32]
   23390:	mvn	r0, #0
   23394:	str	r0, [sp, #40]	; 0x28
   23398:	ldr	r0, [fp, #-12]
   2339c:	ldr	r0, [r0, #32]
   233a0:	str	r0, [sp, #44]	; 0x2c
   233a4:	add	r0, sp, #12
   233a8:	bl	11314 <mktime@plt>
   233ac:	str	r0, [sp, #8]
   233b0:	ldr	r0, [sp, #40]	; 0x28
   233b4:	movw	lr, #0
   233b8:	cmp	lr, r0
   233bc:	movw	r0, #0
   233c0:	movle	r0, #1
   233c4:	and	r0, r0, #1
   233c8:	strb	r0, [sp, #7]
   233cc:	ldrb	r0, [sp, #7]
   233d0:	tst	r0, #1
   233d4:	movw	r0, #0
   233d8:	str	r0, [sp]
   233dc:	beq	233f0 <__assert_fail@plt+0x11de8>
   233e0:	ldr	r0, [fp, #-8]
   233e4:	add	r1, sp, #12
   233e8:	bl	2306c <__assert_fail@plt+0x11a64>
   233ec:	str	r0, [sp]
   233f0:	ldr	r0, [sp]
   233f4:	and	r0, r0, #1
   233f8:	strb	r0, [sp, #7]
   233fc:	ldr	r0, [fp, #-16]
   23400:	bl	2325c <__assert_fail@plt+0x11c54>
   23404:	tst	r0, #1
   23408:	beq	23434 <__assert_fail@plt+0x11e2c>
   2340c:	ldrb	r0, [sp, #7]
   23410:	tst	r0, #1
   23414:	beq	23434 <__assert_fail@plt+0x11e2c>
   23418:	ldr	r0, [fp, #-12]
   2341c:	add	r1, sp, #12
   23420:	movw	r2, #44	; 0x2c
   23424:	bl	1135c <memcpy@plt>
   23428:	ldr	r0, [sp, #8]
   2342c:	str	r0, [fp, #-4]
   23430:	b	23440 <__assert_fail@plt+0x11e38>
   23434:	b	23438 <__assert_fail@plt+0x11e30>
   23438:	mvn	r0, #0
   2343c:	str	r0, [fp, #-4]
   23440:	ldr	r0, [fp, #-4]
   23444:	mov	sp, fp
   23448:	pop	{fp, pc}
   2344c:	push	{fp, lr}
   23450:	mov	fp, sp
   23454:	movw	r0, #64315	; 0xfb3b
   23458:	movt	r0, #2
   2345c:	bl	11434 <getenv@plt>
   23460:	pop	{fp, pc}
   23464:	push	{fp, lr}
   23468:	mov	fp, sp
   2346c:	sub	sp, sp, #16
   23470:	str	r0, [sp, #8]
   23474:	ldr	r0, [sp, #8]
   23478:	ldrb	r0, [r0, #4]
   2347c:	cmp	r0, #0
   23480:	beq	23494 <__assert_fail@plt+0x11e8c>
   23484:	ldr	r0, [sp, #8]
   23488:	add	r0, r0, #5
   2348c:	str	r0, [sp, #4]
   23490:	b	234a0 <__assert_fail@plt+0x11e98>
   23494:	movw	r0, #0
   23498:	str	r0, [sp, #4]
   2349c:	b	234a0 <__assert_fail@plt+0x11e98>
   234a0:	ldr	r0, [sp, #4]
   234a4:	bl	234e0 <__assert_fail@plt+0x11ed8>
   234a8:	cmp	r0, #0
   234ac:	beq	234c0 <__assert_fail@plt+0x11eb8>
   234b0:	movw	r0, #0
   234b4:	and	r0, r0, #1
   234b8:	strb	r0, [fp, #-1]
   234bc:	b	234d0 <__assert_fail@plt+0x11ec8>
   234c0:	bl	113d4 <tzset@plt>
   234c4:	movw	lr, #1
   234c8:	and	lr, lr, #1
   234cc:	strb	lr, [fp, #-1]
   234d0:	ldrb	r0, [fp, #-1]
   234d4:	and	r0, r0, #1
   234d8:	mov	sp, fp
   234dc:	pop	{fp, pc}
   234e0:	push	{fp, lr}
   234e4:	mov	fp, sp
   234e8:	sub	sp, sp, #8
   234ec:	str	r0, [sp, #4]
   234f0:	ldr	r0, [sp, #4]
   234f4:	movw	r1, #0
   234f8:	cmp	r0, r1
   234fc:	beq	2351c <__assert_fail@plt+0x11f14>
   23500:	ldr	r1, [sp, #4]
   23504:	movw	r0, #64315	; 0xfb3b
   23508:	movt	r0, #2
   2350c:	movw	r2, #1
   23510:	bl	114c4 <setenv@plt>
   23514:	str	r0, [sp]
   23518:	b	2352c <__assert_fail@plt+0x11f24>
   2351c:	movw	r0, #64315	; 0xfb3b
   23520:	movt	r0, #2
   23524:	bl	115c0 <unsetenv@plt>
   23528:	str	r0, [sp]
   2352c:	ldr	r0, [sp]
   23530:	mov	sp, fp
   23534:	pop	{fp, pc}
   23538:	push	{fp, lr}
   2353c:	mov	fp, sp
   23540:	sub	sp, sp, #8
   23544:	str	r0, [sp, #4]
   23548:	ldr	r0, [sp, #4]
   2354c:	movw	r1, #0
   23550:	movw	r2, #3
   23554:	bl	2d644 <__assert_fail@plt+0x1c03c>
   23558:	mov	sp, fp
   2355c:	pop	{fp, pc}
   23560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23564:	add	fp, sp, #28
   23568:	sub	sp, sp, #260	; 0x104
   2356c:	ldr	ip, [fp, #12]
   23570:	ldr	lr, [fp, #8]
   23574:	str	r0, [fp, #-32]	; 0xffffffe0
   23578:	str	r1, [fp, #-36]	; 0xffffffdc
   2357c:	str	r2, [fp, #-40]	; 0xffffffd8
   23580:	str	r3, [fp, #-44]	; 0xffffffd4
   23584:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23588:	movw	r1, #0
   2358c:	cmp	r0, r1
   23590:	str	lr, [fp, #-48]	; 0xffffffd0
   23594:	str	ip, [fp, #-52]	; 0xffffffcc
   23598:	beq	235d0 <__assert_fail@plt+0x11fc8>
   2359c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   235a0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   235a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   235a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   235ac:	movw	ip, #4636	; 0x121c
   235b0:	movt	ip, #3
   235b4:	str	r1, [fp, #-56]	; 0xffffffc8
   235b8:	mov	r1, ip
   235bc:	ldr	ip, [fp, #-56]	; 0xffffffc8
   235c0:	str	ip, [sp]
   235c4:	bl	114d0 <fprintf@plt>
   235c8:	str	r0, [fp, #-60]	; 0xffffffc4
   235cc:	b	235ec <__assert_fail@plt+0x11fe4>
   235d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   235d4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   235d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   235dc:	movw	r1, #4648	; 0x1228
   235e0:	movt	r1, #3
   235e4:	bl	114d0 <fprintf@plt>
   235e8:	str	r0, [fp, #-64]	; 0xffffffc0
   235ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   235f0:	movw	r1, #4655	; 0x122f
   235f4:	movt	r1, #3
   235f8:	str	r0, [fp, #-68]	; 0xffffffbc
   235fc:	mov	r0, r1
   23600:	bl	114a0 <gettext@plt>
   23604:	movw	r1, #5373	; 0x14fd
   23608:	movt	r1, #3
   2360c:	movw	r3, #2022	; 0x7e6
   23610:	ldr	lr, [fp, #-68]	; 0xffffffbc
   23614:	str	r0, [fp, #-72]	; 0xffffffb8
   23618:	mov	r0, lr
   2361c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   23620:	bl	114d0 <fprintf@plt>
   23624:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23628:	movw	r2, #3307	; 0xceb
   2362c:	movt	r2, #3
   23630:	str	r0, [fp, #-76]	; 0xffffffb4
   23634:	mov	r0, r2
   23638:	str	r2, [fp, #-80]	; 0xffffffb0
   2363c:	bl	112c0 <fputs_unlocked@plt>
   23640:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23644:	movw	r2, #4659	; 0x1233
   23648:	movt	r2, #3
   2364c:	str	r0, [fp, #-84]	; 0xffffffac
   23650:	mov	r0, r2
   23654:	str	r1, [fp, #-88]	; 0xffffffa8
   23658:	bl	114a0 <gettext@plt>
   2365c:	movw	r2, #4830	; 0x12de
   23660:	movt	r2, #3
   23664:	ldr	r1, [fp, #-88]	; 0xffffffa8
   23668:	str	r0, [fp, #-92]	; 0xffffffa4
   2366c:	mov	r0, r1
   23670:	ldr	r1, [fp, #-92]	; 0xffffffa4
   23674:	bl	114d0 <fprintf@plt>
   23678:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2367c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   23680:	str	r0, [fp, #-96]	; 0xffffffa0
   23684:	mov	r0, r2
   23688:	bl	112c0 <fputs_unlocked@plt>
   2368c:	ldr	r1, [fp, #12]
   23690:	cmp	r1, #9
   23694:	str	r0, [fp, #-100]	; 0xffffff9c
   23698:	str	r1, [fp, #-104]	; 0xffffff98
   2369c:	bhi	23adc <__assert_fail@plt+0x124d4>
   236a0:	add	r0, pc, #8
   236a4:	ldr	r1, [fp, #-104]	; 0xffffff98
   236a8:	ldr	r0, [r0, r1, lsl #2]
   236ac:	mov	pc, r0
   236b0:	ldrdeq	r3, [r2], -r8
   236b4:	ldrdeq	r3, [r2], -ip
   236b8:	andeq	r3, r2, r8, lsl r7
   236bc:	andeq	r3, r2, ip, asr r7
   236c0:			; <UNDEFINED> instruction: 0x000237b8
   236c4:	andeq	r3, r2, r0, lsr #16
   236c8:	muleq	r2, r4, r8
   236cc:	andeq	r3, r2, r4, lsl r9
   236d0:	andeq	r3, r2, r0, lsr #19
   236d4:	andeq	r3, r2, r8, lsr sl
   236d8:	b	23b7c <__assert_fail@plt+0x12574>
   236dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   236e0:	movw	r1, #4864	; 0x1300
   236e4:	movt	r1, #3
   236e8:	str	r0, [fp, #-108]	; 0xffffff94
   236ec:	mov	r0, r1
   236f0:	bl	114a0 <gettext@plt>
   236f4:	ldr	r1, [fp, #8]
   236f8:	ldr	r2, [r1]
   236fc:	ldr	r1, [fp, #-108]	; 0xffffff94
   23700:	str	r0, [fp, #-112]	; 0xffffff90
   23704:	mov	r0, r1
   23708:	ldr	r1, [fp, #-112]	; 0xffffff90
   2370c:	bl	114d0 <fprintf@plt>
   23710:	str	r0, [fp, #-116]	; 0xffffff8c
   23714:	b	23b7c <__assert_fail@plt+0x12574>
   23718:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2371c:	movw	r1, #4880	; 0x1310
   23720:	movt	r1, #3
   23724:	str	r0, [fp, #-120]	; 0xffffff88
   23728:	mov	r0, r1
   2372c:	bl	114a0 <gettext@plt>
   23730:	ldr	r1, [fp, #8]
   23734:	ldr	r2, [r1]
   23738:	ldr	r1, [fp, #8]
   2373c:	ldr	r3, [r1, #4]
   23740:	ldr	r1, [fp, #-120]	; 0xffffff88
   23744:	str	r0, [fp, #-124]	; 0xffffff84
   23748:	mov	r0, r1
   2374c:	ldr	r1, [fp, #-124]	; 0xffffff84
   23750:	bl	114d0 <fprintf@plt>
   23754:	str	r0, [fp, #-128]	; 0xffffff80
   23758:	b	23b7c <__assert_fail@plt+0x12574>
   2375c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23760:	movw	r1, #4903	; 0x1327
   23764:	movt	r1, #3
   23768:	str	r0, [fp, #-132]	; 0xffffff7c
   2376c:	mov	r0, r1
   23770:	bl	114a0 <gettext@plt>
   23774:	ldr	r1, [fp, #8]
   23778:	ldr	r2, [r1]
   2377c:	ldr	r1, [fp, #8]
   23780:	ldr	r3, [r1, #4]
   23784:	ldr	r1, [fp, #8]
   23788:	ldr	r1, [r1, #8]
   2378c:	ldr	lr, [fp, #-132]	; 0xffffff7c
   23790:	str	r0, [fp, #-136]	; 0xffffff78
   23794:	mov	r0, lr
   23798:	ldr	ip, [fp, #-136]	; 0xffffff78
   2379c:	str	r1, [fp, #-140]	; 0xffffff74
   237a0:	mov	r1, ip
   237a4:	ldr	r4, [fp, #-140]	; 0xffffff74
   237a8:	str	r4, [sp]
   237ac:	bl	114d0 <fprintf@plt>
   237b0:	str	r0, [sp, #144]	; 0x90
   237b4:	b	23b7c <__assert_fail@plt+0x12574>
   237b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   237bc:	movw	r1, #4931	; 0x1343
   237c0:	movt	r1, #3
   237c4:	str	r0, [sp, #140]	; 0x8c
   237c8:	mov	r0, r1
   237cc:	bl	114a0 <gettext@plt>
   237d0:	ldr	r1, [fp, #8]
   237d4:	ldr	r2, [r1]
   237d8:	ldr	r1, [fp, #8]
   237dc:	ldr	r3, [r1, #4]
   237e0:	ldr	r1, [fp, #8]
   237e4:	ldr	r1, [r1, #8]
   237e8:	ldr	lr, [fp, #8]
   237ec:	ldr	lr, [lr, #12]
   237f0:	ldr	ip, [sp, #140]	; 0x8c
   237f4:	str	r0, [sp, #136]	; 0x88
   237f8:	mov	r0, ip
   237fc:	ldr	r4, [sp, #136]	; 0x88
   23800:	str	r1, [sp, #132]	; 0x84
   23804:	mov	r1, r4
   23808:	ldr	r5, [sp, #132]	; 0x84
   2380c:	str	r5, [sp]
   23810:	str	lr, [sp, #4]
   23814:	bl	114d0 <fprintf@plt>
   23818:	str	r0, [sp, #128]	; 0x80
   2381c:	b	23b7c <__assert_fail@plt+0x12574>
   23820:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23824:	movw	r1, #4963	; 0x1363
   23828:	movt	r1, #3
   2382c:	str	r0, [sp, #124]	; 0x7c
   23830:	mov	r0, r1
   23834:	bl	114a0 <gettext@plt>
   23838:	ldr	r1, [fp, #8]
   2383c:	ldr	r2, [r1]
   23840:	ldr	r1, [fp, #8]
   23844:	ldr	r3, [r1, #4]
   23848:	ldr	r1, [fp, #8]
   2384c:	ldr	r1, [r1, #8]
   23850:	ldr	lr, [fp, #8]
   23854:	ldr	lr, [lr, #12]
   23858:	ldr	ip, [fp, #8]
   2385c:	ldr	ip, [ip, #16]
   23860:	ldr	r4, [sp, #124]	; 0x7c
   23864:	str	r0, [sp, #120]	; 0x78
   23868:	mov	r0, r4
   2386c:	ldr	r5, [sp, #120]	; 0x78
   23870:	str	r1, [sp, #116]	; 0x74
   23874:	mov	r1, r5
   23878:	ldr	r6, [sp, #116]	; 0x74
   2387c:	str	r6, [sp]
   23880:	str	lr, [sp, #4]
   23884:	str	ip, [sp, #8]
   23888:	bl	114d0 <fprintf@plt>
   2388c:	str	r0, [sp, #112]	; 0x70
   23890:	b	23b7c <__assert_fail@plt+0x12574>
   23894:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23898:	movw	r1, #4999	; 0x1387
   2389c:	movt	r1, #3
   238a0:	str	r0, [sp, #108]	; 0x6c
   238a4:	mov	r0, r1
   238a8:	bl	114a0 <gettext@plt>
   238ac:	ldr	r1, [fp, #8]
   238b0:	ldr	r2, [r1]
   238b4:	ldr	r1, [fp, #8]
   238b8:	ldr	r3, [r1, #4]
   238bc:	ldr	r1, [fp, #8]
   238c0:	ldr	r1, [r1, #8]
   238c4:	ldr	lr, [fp, #8]
   238c8:	ldr	lr, [lr, #12]
   238cc:	ldr	ip, [fp, #8]
   238d0:	ldr	ip, [ip, #16]
   238d4:	ldr	r4, [fp, #8]
   238d8:	ldr	r4, [r4, #20]
   238dc:	ldr	r5, [sp, #108]	; 0x6c
   238e0:	str	r0, [sp, #104]	; 0x68
   238e4:	mov	r0, r5
   238e8:	ldr	r6, [sp, #104]	; 0x68
   238ec:	str	r1, [sp, #100]	; 0x64
   238f0:	mov	r1, r6
   238f4:	ldr	r7, [sp, #100]	; 0x64
   238f8:	str	r7, [sp]
   238fc:	str	lr, [sp, #4]
   23900:	str	ip, [sp, #8]
   23904:	str	r4, [sp, #12]
   23908:	bl	114d0 <fprintf@plt>
   2390c:	str	r0, [sp, #96]	; 0x60
   23910:	b	23b7c <__assert_fail@plt+0x12574>
   23914:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23918:	movw	r1, #5039	; 0x13af
   2391c:	movt	r1, #3
   23920:	str	r0, [sp, #92]	; 0x5c
   23924:	mov	r0, r1
   23928:	bl	114a0 <gettext@plt>
   2392c:	ldr	r1, [fp, #8]
   23930:	ldr	r2, [r1]
   23934:	ldr	r1, [fp, #8]
   23938:	ldr	r3, [r1, #4]
   2393c:	ldr	r1, [fp, #8]
   23940:	ldr	r1, [r1, #8]
   23944:	ldr	lr, [fp, #8]
   23948:	ldr	lr, [lr, #12]
   2394c:	ldr	ip, [fp, #8]
   23950:	ldr	ip, [ip, #16]
   23954:	ldr	r4, [fp, #8]
   23958:	ldr	r4, [r4, #20]
   2395c:	ldr	r5, [fp, #8]
   23960:	ldr	r5, [r5, #24]
   23964:	ldr	r6, [sp, #92]	; 0x5c
   23968:	str	r0, [sp, #88]	; 0x58
   2396c:	mov	r0, r6
   23970:	ldr	r7, [sp, #88]	; 0x58
   23974:	str	r1, [sp, #84]	; 0x54
   23978:	mov	r1, r7
   2397c:	ldr	r8, [sp, #84]	; 0x54
   23980:	str	r8, [sp]
   23984:	str	lr, [sp, #4]
   23988:	str	ip, [sp, #8]
   2398c:	str	r4, [sp, #12]
   23990:	str	r5, [sp, #16]
   23994:	bl	114d0 <fprintf@plt>
   23998:	str	r0, [sp, #80]	; 0x50
   2399c:	b	23b7c <__assert_fail@plt+0x12574>
   239a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   239a4:	movw	r1, #5083	; 0x13db
   239a8:	movt	r1, #3
   239ac:	str	r0, [sp, #76]	; 0x4c
   239b0:	mov	r0, r1
   239b4:	bl	114a0 <gettext@plt>
   239b8:	ldr	r1, [fp, #8]
   239bc:	ldr	r2, [r1]
   239c0:	ldr	r1, [fp, #8]
   239c4:	ldr	r3, [r1, #4]
   239c8:	ldr	r1, [fp, #8]
   239cc:	ldr	r1, [r1, #8]
   239d0:	ldr	lr, [fp, #8]
   239d4:	ldr	lr, [lr, #12]
   239d8:	ldr	ip, [fp, #8]
   239dc:	ldr	ip, [ip, #16]
   239e0:	ldr	r4, [fp, #8]
   239e4:	ldr	r4, [r4, #20]
   239e8:	ldr	r5, [fp, #8]
   239ec:	ldr	r5, [r5, #24]
   239f0:	ldr	r6, [fp, #8]
   239f4:	ldr	r6, [r6, #28]
   239f8:	ldr	r7, [sp, #76]	; 0x4c
   239fc:	str	r0, [sp, #72]	; 0x48
   23a00:	mov	r0, r7
   23a04:	ldr	r8, [sp, #72]	; 0x48
   23a08:	str	r1, [sp, #68]	; 0x44
   23a0c:	mov	r1, r8
   23a10:	ldr	r9, [sp, #68]	; 0x44
   23a14:	str	r9, [sp]
   23a18:	str	lr, [sp, #4]
   23a1c:	str	ip, [sp, #8]
   23a20:	str	r4, [sp, #12]
   23a24:	str	r5, [sp, #16]
   23a28:	str	r6, [sp, #20]
   23a2c:	bl	114d0 <fprintf@plt>
   23a30:	str	r0, [sp, #64]	; 0x40
   23a34:	b	23b7c <__assert_fail@plt+0x12574>
   23a38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23a3c:	movw	r1, #5131	; 0x140b
   23a40:	movt	r1, #3
   23a44:	str	r0, [sp, #60]	; 0x3c
   23a48:	mov	r0, r1
   23a4c:	bl	114a0 <gettext@plt>
   23a50:	ldr	r1, [fp, #8]
   23a54:	ldr	r2, [r1]
   23a58:	ldr	r1, [fp, #8]
   23a5c:	ldr	r3, [r1, #4]
   23a60:	ldr	r1, [fp, #8]
   23a64:	ldr	r1, [r1, #8]
   23a68:	ldr	lr, [fp, #8]
   23a6c:	ldr	lr, [lr, #12]
   23a70:	ldr	ip, [fp, #8]
   23a74:	ldr	ip, [ip, #16]
   23a78:	ldr	r4, [fp, #8]
   23a7c:	ldr	r4, [r4, #20]
   23a80:	ldr	r5, [fp, #8]
   23a84:	ldr	r5, [r5, #24]
   23a88:	ldr	r6, [fp, #8]
   23a8c:	ldr	r6, [r6, #28]
   23a90:	ldr	r7, [fp, #8]
   23a94:	ldr	r7, [r7, #32]
   23a98:	ldr	r8, [sp, #60]	; 0x3c
   23a9c:	str	r0, [sp, #56]	; 0x38
   23aa0:	mov	r0, r8
   23aa4:	ldr	r9, [sp, #56]	; 0x38
   23aa8:	str	r1, [sp, #52]	; 0x34
   23aac:	mov	r1, r9
   23ab0:	ldr	sl, [sp, #52]	; 0x34
   23ab4:	str	sl, [sp]
   23ab8:	str	lr, [sp, #4]
   23abc:	str	ip, [sp, #8]
   23ac0:	str	r4, [sp, #12]
   23ac4:	str	r5, [sp, #16]
   23ac8:	str	r6, [sp, #20]
   23acc:	str	r7, [sp, #24]
   23ad0:	bl	114d0 <fprintf@plt>
   23ad4:	str	r0, [sp, #48]	; 0x30
   23ad8:	b	23b7c <__assert_fail@plt+0x12574>
   23adc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   23ae0:	movw	r1, #5183	; 0x143f
   23ae4:	movt	r1, #3
   23ae8:	str	r0, [sp, #44]	; 0x2c
   23aec:	mov	r0, r1
   23af0:	bl	114a0 <gettext@plt>
   23af4:	ldr	r1, [fp, #8]
   23af8:	ldr	r2, [r1]
   23afc:	ldr	r1, [fp, #8]
   23b00:	ldr	r3, [r1, #4]
   23b04:	ldr	r1, [fp, #8]
   23b08:	ldr	r1, [r1, #8]
   23b0c:	ldr	lr, [fp, #8]
   23b10:	ldr	lr, [lr, #12]
   23b14:	ldr	ip, [fp, #8]
   23b18:	ldr	ip, [ip, #16]
   23b1c:	ldr	r4, [fp, #8]
   23b20:	ldr	r4, [r4, #20]
   23b24:	ldr	r5, [fp, #8]
   23b28:	ldr	r5, [r5, #24]
   23b2c:	ldr	r6, [fp, #8]
   23b30:	ldr	r6, [r6, #28]
   23b34:	ldr	r7, [fp, #8]
   23b38:	ldr	r7, [r7, #32]
   23b3c:	ldr	r8, [sp, #44]	; 0x2c
   23b40:	str	r0, [sp, #40]	; 0x28
   23b44:	mov	r0, r8
   23b48:	ldr	r9, [sp, #40]	; 0x28
   23b4c:	str	r1, [sp, #36]	; 0x24
   23b50:	mov	r1, r9
   23b54:	ldr	sl, [sp, #36]	; 0x24
   23b58:	str	sl, [sp]
   23b5c:	str	lr, [sp, #4]
   23b60:	str	ip, [sp, #8]
   23b64:	str	r4, [sp, #12]
   23b68:	str	r5, [sp, #16]
   23b6c:	str	r6, [sp, #20]
   23b70:	str	r7, [sp, #24]
   23b74:	bl	114d0 <fprintf@plt>
   23b78:	str	r0, [sp, #32]
   23b7c:	sub	sp, fp, #28
   23b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b84:	push	{fp, lr}
   23b88:	mov	fp, sp
   23b8c:	sub	sp, sp, #32
   23b90:	ldr	ip, [fp, #8]
   23b94:	str	r0, [fp, #-4]
   23b98:	str	r1, [fp, #-8]
   23b9c:	str	r2, [fp, #-12]
   23ba0:	str	r3, [sp, #16]
   23ba4:	movw	r0, #0
   23ba8:	str	r0, [sp, #12]
   23bac:	str	ip, [sp, #8]
   23bb0:	ldr	r0, [fp, #8]
   23bb4:	ldr	r1, [sp, #12]
   23bb8:	add	r0, r0, r1, lsl #2
   23bbc:	ldr	r0, [r0]
   23bc0:	movw	r1, #0
   23bc4:	cmp	r0, r1
   23bc8:	beq	23be0 <__assert_fail@plt+0x125d8>
   23bcc:	b	23bd0 <__assert_fail@plt+0x125c8>
   23bd0:	ldr	r0, [sp, #12]
   23bd4:	add	r0, r0, #1
   23bd8:	str	r0, [sp, #12]
   23bdc:	b	23bb0 <__assert_fail@plt+0x125a8>
   23be0:	ldr	r0, [fp, #-4]
   23be4:	ldr	r1, [fp, #-8]
   23be8:	ldr	r2, [fp, #-12]
   23bec:	ldr	r3, [sp, #16]
   23bf0:	ldr	ip, [fp, #8]
   23bf4:	ldr	lr, [sp, #12]
   23bf8:	str	ip, [sp]
   23bfc:	str	lr, [sp, #4]
   23c00:	bl	23560 <__assert_fail@plt+0x11f58>
   23c04:	mov	sp, fp
   23c08:	pop	{fp, pc}
   23c0c:	push	{fp, lr}
   23c10:	mov	fp, sp
   23c14:	sub	sp, sp, #80	; 0x50
   23c18:	ldr	ip, [fp, #8]
   23c1c:	str	ip, [fp, #-4]
   23c20:	str	r0, [fp, #-8]
   23c24:	str	r1, [fp, #-12]
   23c28:	str	r2, [fp, #-16]
   23c2c:	str	r3, [fp, #-20]	; 0xffffffec
   23c30:	movw	r0, #0
   23c34:	str	r0, [fp, #-24]	; 0xffffffe8
   23c38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23c3c:	cmp	r0, #10
   23c40:	movw	r0, #0
   23c44:	str	r0, [sp, #12]
   23c48:	bcs	23c80 <__assert_fail@plt+0x12678>
   23c4c:	ldr	r0, [fp, #-4]
   23c50:	add	r1, r0, #4
   23c54:	str	r1, [fp, #-4]
   23c58:	ldr	r0, [r0]
   23c5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   23c60:	add	r2, sp, #16
   23c64:	add	r1, r2, r1, lsl #2
   23c68:	str	r0, [r1]
   23c6c:	movw	r1, #0
   23c70:	cmp	r0, r1
   23c74:	movw	r0, #0
   23c78:	movne	r0, #1
   23c7c:	str	r0, [sp, #12]
   23c80:	ldr	r0, [sp, #12]
   23c84:	tst	r0, #1
   23c88:	beq	23ca0 <__assert_fail@plt+0x12698>
   23c8c:	b	23c90 <__assert_fail@plt+0x12688>
   23c90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   23c94:	add	r0, r0, #1
   23c98:	str	r0, [fp, #-24]	; 0xffffffe8
   23c9c:	b	23c38 <__assert_fail@plt+0x12630>
   23ca0:	add	r0, sp, #16
   23ca4:	ldr	r1, [fp, #-8]
   23ca8:	ldr	r2, [fp, #-12]
   23cac:	ldr	r3, [fp, #-16]
   23cb0:	ldr	ip, [fp, #-20]	; 0xffffffec
   23cb4:	ldr	lr, [fp, #-24]	; 0xffffffe8
   23cb8:	str	r0, [sp, #8]
   23cbc:	mov	r0, r1
   23cc0:	mov	r1, r2
   23cc4:	mov	r2, r3
   23cc8:	mov	r3, ip
   23ccc:	ldr	ip, [sp, #8]
   23cd0:	str	ip, [sp]
   23cd4:	str	lr, [sp, #4]
   23cd8:	bl	23560 <__assert_fail@plt+0x11f58>
   23cdc:	mov	sp, fp
   23ce0:	pop	{fp, pc}
   23ce4:	push	{fp, lr}
   23ce8:	mov	fp, sp
   23cec:	sub	sp, sp, #32
   23cf0:	str	r0, [fp, #-4]
   23cf4:	str	r1, [fp, #-8]
   23cf8:	str	r2, [fp, #-12]
   23cfc:	str	r3, [sp, #16]
   23d00:	add	r0, fp, #8
   23d04:	str	r0, [sp, #12]
   23d08:	ldr	r0, [fp, #-4]
   23d0c:	ldr	r1, [fp, #-8]
   23d10:	ldr	r2, [fp, #-12]
   23d14:	ldr	r3, [sp, #16]
   23d18:	ldr	ip, [sp, #12]
   23d1c:	mov	lr, sp
   23d20:	str	ip, [lr]
   23d24:	bl	23c0c <__assert_fail@plt+0x12604>
   23d28:	add	r0, sp, #12
   23d2c:	str	r0, [sp, #8]
   23d30:	mov	sp, fp
   23d34:	pop	{fp, pc}
   23d38:	push	{fp, lr}
   23d3c:	mov	fp, sp
   23d40:	sub	sp, sp, #16
   23d44:	movw	r0, #8684	; 0x21ec
   23d48:	movt	r0, #4
   23d4c:	ldr	r1, [r0]
   23d50:	movw	r0, #3307	; 0xceb
   23d54:	movt	r0, #3
   23d58:	bl	112c0 <fputs_unlocked@plt>
   23d5c:	movw	r1, #5243	; 0x147b
   23d60:	movt	r1, #3
   23d64:	str	r0, [fp, #-4]
   23d68:	mov	r0, r1
   23d6c:	bl	114a0 <gettext@plt>
   23d70:	movw	r1, #5263	; 0x148f
   23d74:	movt	r1, #3
   23d78:	bl	11308 <printf@plt>
   23d7c:	movw	r1, #5285	; 0x14a5
   23d80:	movt	r1, #3
   23d84:	str	r0, [sp, #8]
   23d88:	mov	r0, r1
   23d8c:	bl	114a0 <gettext@plt>
   23d90:	movw	r1, #64227	; 0xfae3
   23d94:	movt	r1, #2
   23d98:	movw	r2, #3567	; 0xdef
   23d9c:	movt	r2, #3
   23da0:	bl	11308 <printf@plt>
   23da4:	movw	r1, #5305	; 0x14b9
   23da8:	movt	r1, #3
   23dac:	str	r0, [sp, #4]
   23db0:	mov	r0, r1
   23db4:	bl	114a0 <gettext@plt>
   23db8:	movw	r1, #5344	; 0x14e0
   23dbc:	movt	r1, #3
   23dc0:	bl	11308 <printf@plt>
   23dc4:	str	r0, [sp]
   23dc8:	mov	sp, fp
   23dcc:	pop	{fp, pc}
   23dd0:	push	{fp, lr}
   23dd4:	mov	fp, sp
   23dd8:	sub	sp, sp, #16
   23ddc:	str	r0, [fp, #-4]
   23de0:	str	r1, [sp, #8]
   23de4:	str	r2, [sp, #4]
   23de8:	ldr	r0, [fp, #-4]
   23dec:	ldr	r1, [sp, #8]
   23df0:	ldr	r2, [sp, #4]
   23df4:	bl	23e00 <__assert_fail@plt+0x127f8>
   23df8:	mov	sp, fp
   23dfc:	pop	{fp, pc}
   23e00:	push	{fp, lr}
   23e04:	mov	fp, sp
   23e08:	sub	sp, sp, #16
   23e0c:	str	r0, [fp, #-4]
   23e10:	str	r1, [sp, #8]
   23e14:	str	r2, [sp, #4]
   23e18:	ldr	r0, [fp, #-4]
   23e1c:	ldr	r1, [sp, #8]
   23e20:	ldr	r2, [sp, #4]
   23e24:	bl	2dd04 <__assert_fail@plt+0x1c6fc>
   23e28:	str	r0, [sp]
   23e2c:	ldr	r0, [sp]
   23e30:	movw	r1, #0
   23e34:	cmp	r0, r1
   23e38:	bne	23e68 <__assert_fail@plt+0x12860>
   23e3c:	ldr	r0, [fp, #-4]
   23e40:	movw	r1, #0
   23e44:	cmp	r0, r1
   23e48:	beq	23e64 <__assert_fail@plt+0x1285c>
   23e4c:	ldr	r0, [sp, #8]
   23e50:	cmp	r0, #0
   23e54:	beq	23e68 <__assert_fail@plt+0x12860>
   23e58:	ldr	r0, [sp, #4]
   23e5c:	cmp	r0, #0
   23e60:	beq	23e68 <__assert_fail@plt+0x12860>
   23e64:	bl	26c50 <__assert_fail@plt+0x15648>
   23e68:	ldr	r0, [sp]
   23e6c:	mov	sp, fp
   23e70:	pop	{fp, pc}
   23e74:	push	{fp, lr}
   23e78:	mov	fp, sp
   23e7c:	sub	sp, sp, #8
   23e80:	str	r0, [sp, #4]
   23e84:	ldr	r0, [sp, #4]
   23e88:	bl	2d3a8 <__assert_fail@plt+0x1bda0>
   23e8c:	bl	23e98 <__assert_fail@plt+0x12890>
   23e90:	mov	sp, fp
   23e94:	pop	{fp, pc}
   23e98:	push	{fp, lr}
   23e9c:	mov	fp, sp
   23ea0:	sub	sp, sp, #8
   23ea4:	str	r0, [sp, #4]
   23ea8:	ldr	r0, [sp, #4]
   23eac:	movw	r1, #0
   23eb0:	cmp	r0, r1
   23eb4:	bne	23ebc <__assert_fail@plt+0x128b4>
   23eb8:	bl	26c50 <__assert_fail@plt+0x15648>
   23ebc:	ldr	r0, [sp, #4]
   23ec0:	mov	sp, fp
   23ec4:	pop	{fp, pc}
   23ec8:	push	{fp, lr}
   23ecc:	mov	fp, sp
   23ed0:	sub	sp, sp, #8
   23ed4:	str	r0, [sp, #4]
   23ed8:	ldr	r0, [sp, #4]
   23edc:	bl	2da40 <__assert_fail@plt+0x1c438>
   23ee0:	bl	23e98 <__assert_fail@plt+0x12890>
   23ee4:	mov	sp, fp
   23ee8:	pop	{fp, pc}
   23eec:	push	{fp, lr}
   23ef0:	mov	fp, sp
   23ef4:	sub	sp, sp, #8
   23ef8:	str	r0, [sp, #4]
   23efc:	ldr	r0, [sp, #4]
   23f00:	bl	23e74 <__assert_fail@plt+0x1286c>
   23f04:	mov	sp, fp
   23f08:	pop	{fp, pc}
   23f0c:	push	{fp, lr}
   23f10:	mov	fp, sp
   23f14:	sub	sp, sp, #16
   23f18:	str	r0, [fp, #-4]
   23f1c:	str	r1, [sp, #8]
   23f20:	ldr	r0, [fp, #-4]
   23f24:	ldr	r1, [sp, #8]
   23f28:	bl	2d418 <__assert_fail@plt+0x1be10>
   23f2c:	str	r0, [sp, #4]
   23f30:	ldr	r0, [sp, #4]
   23f34:	movw	r1, #0
   23f38:	cmp	r0, r1
   23f3c:	bne	23f60 <__assert_fail@plt+0x12958>
   23f40:	ldr	r0, [fp, #-4]
   23f44:	movw	r1, #0
   23f48:	cmp	r0, r1
   23f4c:	beq	23f5c <__assert_fail@plt+0x12954>
   23f50:	ldr	r0, [sp, #8]
   23f54:	cmp	r0, #0
   23f58:	beq	23f60 <__assert_fail@plt+0x12958>
   23f5c:	bl	26c50 <__assert_fail@plt+0x15648>
   23f60:	ldr	r0, [sp, #4]
   23f64:	mov	sp, fp
   23f68:	pop	{fp, pc}
   23f6c:	push	{fp, lr}
   23f70:	mov	fp, sp
   23f74:	sub	sp, sp, #8
   23f78:	str	r0, [sp, #4]
   23f7c:	str	r1, [sp]
   23f80:	ldr	r0, [sp, #4]
   23f84:	ldr	r1, [sp]
   23f88:	bl	2da80 <__assert_fail@plt+0x1c478>
   23f8c:	bl	23e98 <__assert_fail@plt+0x12890>
   23f90:	mov	sp, fp
   23f94:	pop	{fp, pc}
   23f98:	push	{fp, lr}
   23f9c:	mov	fp, sp
   23fa0:	sub	sp, sp, #16
   23fa4:	str	r0, [fp, #-4]
   23fa8:	str	r1, [sp, #8]
   23fac:	str	r2, [sp, #4]
   23fb0:	ldr	r0, [fp, #-4]
   23fb4:	ldr	r1, [sp, #8]
   23fb8:	ldr	r2, [sp, #4]
   23fbc:	bl	2db78 <__assert_fail@plt+0x1c570>
   23fc0:	bl	23e98 <__assert_fail@plt+0x12890>
   23fc4:	mov	sp, fp
   23fc8:	pop	{fp, pc}
   23fcc:	push	{fp, lr}
   23fd0:	mov	fp, sp
   23fd4:	sub	sp, sp, #8
   23fd8:	str	r0, [sp, #4]
   23fdc:	str	r1, [sp]
   23fe0:	ldr	r1, [sp, #4]
   23fe4:	ldr	r2, [sp]
   23fe8:	movw	r0, #0
   23fec:	bl	23e00 <__assert_fail@plt+0x127f8>
   23ff0:	mov	sp, fp
   23ff4:	pop	{fp, pc}
   23ff8:	push	{fp, lr}
   23ffc:	mov	fp, sp
   24000:	sub	sp, sp, #8
   24004:	str	r0, [sp, #4]
   24008:	str	r1, [sp]
   2400c:	ldr	r1, [sp, #4]
   24010:	ldr	r2, [sp]
   24014:	movw	r0, #0
   24018:	bl	23f98 <__assert_fail@plt+0x12990>
   2401c:	mov	sp, fp
   24020:	pop	{fp, pc}
   24024:	push	{fp, lr}
   24028:	mov	fp, sp
   2402c:	sub	sp, sp, #8
   24030:	str	r0, [sp, #4]
   24034:	str	r1, [sp]
   24038:	ldr	r0, [sp, #4]
   2403c:	ldr	r1, [sp]
   24040:	movw	r2, #1
   24044:	bl	24050 <__assert_fail@plt+0x12a48>
   24048:	mov	sp, fp
   2404c:	pop	{fp, pc}
   24050:	push	{fp, lr}
   24054:	mov	fp, sp
   24058:	sub	sp, sp, #16
   2405c:	str	r0, [fp, #-4]
   24060:	str	r1, [sp, #8]
   24064:	str	r2, [sp, #4]
   24068:	ldr	r0, [sp, #8]
   2406c:	ldr	r0, [r0]
   24070:	str	r0, [sp]
   24074:	ldr	r0, [fp, #-4]
   24078:	movw	r1, #0
   2407c:	cmp	r0, r1
   24080:	bne	240cc <__assert_fail@plt+0x12ac4>
   24084:	ldr	r0, [sp]
   24088:	cmp	r0, #0
   2408c:	bne	240c8 <__assert_fail@plt+0x12ac0>
   24090:	ldr	r0, [sp, #4]
   24094:	movw	r1, #64	; 0x40
   24098:	udiv	r0, r1, r0
   2409c:	str	r0, [sp]
   240a0:	ldr	r0, [sp]
   240a4:	cmp	r0, #0
   240a8:	movw	r0, #0
   240ac:	movne	r0, #1
   240b0:	mvn	r1, #0
   240b4:	eor	r0, r0, r1
   240b8:	and	r0, r0, #1
   240bc:	ldr	r1, [sp]
   240c0:	add	r0, r1, r0
   240c4:	str	r0, [sp]
   240c8:	b	240fc <__assert_fail@plt+0x12af4>
   240cc:	ldr	r0, [sp]
   240d0:	ldr	r1, [sp]
   240d4:	lsr	r1, r1, #1
   240d8:	add	r1, r1, #1
   240dc:	adds	r0, r0, r1
   240e0:	mov	r1, #0
   240e4:	adc	r1, r1, #0
   240e8:	str	r0, [sp]
   240ec:	tst	r1, #1
   240f0:	beq	240f8 <__assert_fail@plt+0x12af0>
   240f4:	bl	26c50 <__assert_fail@plt+0x15648>
   240f8:	b	240fc <__assert_fail@plt+0x12af4>
   240fc:	ldr	r0, [fp, #-4]
   24100:	ldr	r1, [sp]
   24104:	ldr	r2, [sp, #4]
   24108:	bl	23e00 <__assert_fail@plt+0x127f8>
   2410c:	str	r0, [fp, #-4]
   24110:	ldr	r0, [sp]
   24114:	ldr	r1, [sp, #8]
   24118:	str	r0, [r1]
   2411c:	ldr	r0, [fp, #-4]
   24120:	mov	sp, fp
   24124:	pop	{fp, pc}
   24128:	push	{fp, lr}
   2412c:	mov	fp, sp
   24130:	sub	sp, sp, #376	; 0x178
   24134:	ldr	ip, [fp, #8]
   24138:	str	r0, [fp, #-4]
   2413c:	str	r1, [fp, #-8]
   24140:	str	r2, [fp, #-12]
   24144:	str	r3, [fp, #-16]
   24148:	ldr	r0, [fp, #-8]
   2414c:	ldr	r0, [r0]
   24150:	str	r0, [fp, #-20]	; 0xffffffec
   24154:	ldr	r0, [fp, #-20]	; 0xffffffec
   24158:	ldr	r1, [fp, #-20]	; 0xffffffec
   2415c:	asr	r1, r1, #1
   24160:	add	r1, r0, r1
   24164:	mov	r2, #1
   24168:	cmp	r1, r0
   2416c:	movwvc	r2, #0
   24170:	str	r1, [fp, #-24]	; 0xffffffe8
   24174:	tst	r2, #1
   24178:	str	ip, [fp, #-36]	; 0xffffffdc
   2417c:	beq	24188 <__assert_fail@plt+0x12b80>
   24180:	ldr	r0, [pc, #4044]	; 25154 <__assert_fail@plt+0x13b4c>
   24184:	str	r0, [fp, #-24]	; 0xffffffe8
   24188:	ldr	r0, [fp, #-16]
   2418c:	movw	r1, #0
   24190:	cmp	r1, r0
   24194:	bgt	241b0 <__assert_fail@plt+0x12ba8>
   24198:	ldr	r0, [fp, #-16]
   2419c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   241a0:	cmp	r0, r1
   241a4:	bge	241b0 <__assert_fail@plt+0x12ba8>
   241a8:	ldr	r0, [fp, #-16]
   241ac:	str	r0, [fp, #-24]	; 0xffffffe8
   241b0:	b	24588 <__assert_fail@plt+0x12f80>
   241b4:	b	241b8 <__assert_fail@plt+0x12bb0>
   241b8:	ldr	r0, [fp, #8]
   241bc:	cmp	r0, #0
   241c0:	bge	242d4 <__assert_fail@plt+0x12ccc>
   241c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   241c8:	cmp	r0, #0
   241cc:	bge	24258 <__assert_fail@plt+0x12c50>
   241d0:	b	241d4 <__assert_fail@plt+0x12bcc>
   241d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   241d8:	ldr	r1, [fp, #8]
   241dc:	movw	r2, #127	; 0x7f
   241e0:	sdiv	r1, r2, r1
   241e4:	cmp	r0, r1
   241e8:	blt	24374 <__assert_fail@plt+0x12d6c>
   241ec:	b	2438c <__assert_fail@plt+0x12d84>
   241f0:	b	241f4 <__assert_fail@plt+0x12bec>
   241f4:	ldr	r0, [pc, #4076]	; 251e8 <__assert_fail@plt+0x13be0>
   241f8:	ldr	r1, [fp, #8]
   241fc:	cmp	r1, r0
   24200:	blt	24218 <__assert_fail@plt+0x12c10>
   24204:	b	24224 <__assert_fail@plt+0x12c1c>
   24208:	ldr	r0, [fp, #8]
   2420c:	movw	r1, #0
   24210:	cmp	r1, r0
   24214:	bge	24224 <__assert_fail@plt+0x12c1c>
   24218:	movw	r0, #0
   2421c:	str	r0, [fp, #-40]	; 0xffffffd8
   24220:	b	2423c <__assert_fail@plt+0x12c34>
   24224:	ldr	r0, [fp, #8]
   24228:	movw	r1, #0
   2422c:	sub	r0, r1, r0
   24230:	movw	r1, #127	; 0x7f
   24234:	sdiv	r0, r1, r0
   24238:	str	r0, [fp, #-40]	; 0xffffffd8
   2423c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24240:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24244:	mvn	r2, #0
   24248:	sub	r1, r2, r1
   2424c:	cmp	r0, r1
   24250:	ble	24374 <__assert_fail@plt+0x12d6c>
   24254:	b	2438c <__assert_fail@plt+0x12d84>
   24258:	b	2425c <__assert_fail@plt+0x12c54>
   2425c:	b	242b8 <__assert_fail@plt+0x12cb0>
   24260:	b	242b8 <__assert_fail@plt+0x12cb0>
   24264:	ldr	r0, [fp, #8]
   24268:	cmn	r0, #1
   2426c:	bne	242b8 <__assert_fail@plt+0x12cb0>
   24270:	b	24274 <__assert_fail@plt+0x12c6c>
   24274:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24278:	mvn	r1, #127	; 0x7f
   2427c:	add	r0, r0, r1
   24280:	movw	r1, #0
   24284:	cmp	r1, r0
   24288:	blt	24374 <__assert_fail@plt+0x12d6c>
   2428c:	b	2438c <__assert_fail@plt+0x12d84>
   24290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24294:	movw	r1, #0
   24298:	cmp	r1, r0
   2429c:	bge	2438c <__assert_fail@plt+0x12d84>
   242a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   242a4:	sub	r0, r0, #1
   242a8:	movw	r1, #127	; 0x7f
   242ac:	cmp	r1, r0
   242b0:	blt	24374 <__assert_fail@plt+0x12d6c>
   242b4:	b	2438c <__assert_fail@plt+0x12d84>
   242b8:	ldr	r0, [fp, #8]
   242bc:	mvn	r1, #127	; 0x7f
   242c0:	sdiv	r0, r1, r0
   242c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   242c8:	cmp	r0, r1
   242cc:	blt	24374 <__assert_fail@plt+0x12d6c>
   242d0:	b	2438c <__assert_fail@plt+0x12d84>
   242d4:	ldr	r0, [fp, #8]
   242d8:	cmp	r0, #0
   242dc:	bne	242e4 <__assert_fail@plt+0x12cdc>
   242e0:	b	2438c <__assert_fail@plt+0x12d84>
   242e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   242e8:	cmp	r0, #0
   242ec:	bge	2435c <__assert_fail@plt+0x12d54>
   242f0:	b	242f4 <__assert_fail@plt+0x12cec>
   242f4:	b	24340 <__assert_fail@plt+0x12d38>
   242f8:	b	24340 <__assert_fail@plt+0x12d38>
   242fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24300:	cmn	r0, #1
   24304:	bne	24340 <__assert_fail@plt+0x12d38>
   24308:	b	2430c <__assert_fail@plt+0x12d04>
   2430c:	ldr	r0, [fp, #8]
   24310:	mvn	r1, #127	; 0x7f
   24314:	add	r0, r0, r1
   24318:	movw	r1, #0
   2431c:	cmp	r1, r0
   24320:	blt	24374 <__assert_fail@plt+0x12d6c>
   24324:	b	2438c <__assert_fail@plt+0x12d84>
   24328:	ldr	r0, [fp, #8]
   2432c:	sub	r0, r0, #1
   24330:	movw	r1, #127	; 0x7f
   24334:	cmp	r1, r0
   24338:	blt	24374 <__assert_fail@plt+0x12d6c>
   2433c:	b	2438c <__assert_fail@plt+0x12d84>
   24340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24344:	mvn	r1, #127	; 0x7f
   24348:	sdiv	r0, r1, r0
   2434c:	ldr	r1, [fp, #8]
   24350:	cmp	r0, r1
   24354:	blt	24374 <__assert_fail@plt+0x12d6c>
   24358:	b	2438c <__assert_fail@plt+0x12d84>
   2435c:	ldr	r0, [fp, #8]
   24360:	movw	r1, #127	; 0x7f
   24364:	sdiv	r0, r1, r0
   24368:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2436c:	cmp	r0, r1
   24370:	bge	2438c <__assert_fail@plt+0x12d84>
   24374:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24378:	ldr	r1, [fp, #8]
   2437c:	mul	r0, r0, r1
   24380:	sxtb	r0, r0
   24384:	str	r0, [fp, #-28]	; 0xffffffe4
   24388:	b	255a0 <__assert_fail@plt+0x13f98>
   2438c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24390:	ldr	r1, [fp, #8]
   24394:	mul	r0, r0, r1
   24398:	sxtb	r0, r0
   2439c:	str	r0, [fp, #-28]	; 0xffffffe4
   243a0:	b	255b0 <__assert_fail@plt+0x13fa8>
   243a4:	ldr	r0, [fp, #8]
   243a8:	cmp	r0, #0
   243ac:	bge	244bc <__assert_fail@plt+0x12eb4>
   243b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   243b4:	cmp	r0, #0
   243b8:	bge	24444 <__assert_fail@plt+0x12e3c>
   243bc:	b	243c0 <__assert_fail@plt+0x12db8>
   243c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   243c4:	ldr	r1, [fp, #8]
   243c8:	movw	r2, #255	; 0xff
   243cc:	sdiv	r1, r2, r1
   243d0:	cmp	r0, r1
   243d4:	blt	24558 <__assert_fail@plt+0x12f50>
   243d8:	b	24570 <__assert_fail@plt+0x12f68>
   243dc:	b	243e0 <__assert_fail@plt+0x12dd8>
   243e0:	ldr	r0, [pc, #3584]	; 251e8 <__assert_fail@plt+0x13be0>
   243e4:	ldr	r1, [fp, #8]
   243e8:	cmp	r1, r0
   243ec:	blt	24404 <__assert_fail@plt+0x12dfc>
   243f0:	b	24410 <__assert_fail@plt+0x12e08>
   243f4:	ldr	r0, [fp, #8]
   243f8:	movw	r1, #0
   243fc:	cmp	r1, r0
   24400:	bge	24410 <__assert_fail@plt+0x12e08>
   24404:	movw	r0, #0
   24408:	str	r0, [fp, #-44]	; 0xffffffd4
   2440c:	b	24428 <__assert_fail@plt+0x12e20>
   24410:	ldr	r0, [fp, #8]
   24414:	movw	r1, #0
   24418:	sub	r0, r1, r0
   2441c:	movw	r1, #255	; 0xff
   24420:	sdiv	r0, r1, r0
   24424:	str	r0, [fp, #-44]	; 0xffffffd4
   24428:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2442c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24430:	mvn	r2, #0
   24434:	sub	r1, r2, r1
   24438:	cmp	r0, r1
   2443c:	ble	24558 <__assert_fail@plt+0x12f50>
   24440:	b	24570 <__assert_fail@plt+0x12f68>
   24444:	b	24448 <__assert_fail@plt+0x12e40>
   24448:	b	244a0 <__assert_fail@plt+0x12e98>
   2444c:	b	244a0 <__assert_fail@plt+0x12e98>
   24450:	ldr	r0, [fp, #8]
   24454:	cmn	r0, #1
   24458:	bne	244a0 <__assert_fail@plt+0x12e98>
   2445c:	b	24460 <__assert_fail@plt+0x12e58>
   24460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24464:	add	r0, r0, #0
   24468:	movw	r1, #0
   2446c:	cmp	r1, r0
   24470:	blt	24558 <__assert_fail@plt+0x12f50>
   24474:	b	24570 <__assert_fail@plt+0x12f68>
   24478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2447c:	movw	r1, #0
   24480:	cmp	r1, r0
   24484:	bge	24570 <__assert_fail@plt+0x12f68>
   24488:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2448c:	sub	r0, r0, #1
   24490:	mvn	r1, #0
   24494:	cmp	r1, r0
   24498:	blt	24558 <__assert_fail@plt+0x12f50>
   2449c:	b	24570 <__assert_fail@plt+0x12f68>
   244a0:	ldr	r0, [fp, #8]
   244a4:	movw	r1, #0
   244a8:	sdiv	r0, r1, r0
   244ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   244b0:	cmp	r0, r1
   244b4:	blt	24558 <__assert_fail@plt+0x12f50>
   244b8:	b	24570 <__assert_fail@plt+0x12f68>
   244bc:	ldr	r0, [fp, #8]
   244c0:	cmp	r0, #0
   244c4:	bne	244cc <__assert_fail@plt+0x12ec4>
   244c8:	b	24570 <__assert_fail@plt+0x12f68>
   244cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   244d0:	cmp	r0, #0
   244d4:	bge	24540 <__assert_fail@plt+0x12f38>
   244d8:	b	244dc <__assert_fail@plt+0x12ed4>
   244dc:	b	24524 <__assert_fail@plt+0x12f1c>
   244e0:	b	24524 <__assert_fail@plt+0x12f1c>
   244e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   244e8:	cmn	r0, #1
   244ec:	bne	24524 <__assert_fail@plt+0x12f1c>
   244f0:	b	244f4 <__assert_fail@plt+0x12eec>
   244f4:	ldr	r0, [fp, #8]
   244f8:	add	r0, r0, #0
   244fc:	movw	r1, #0
   24500:	cmp	r1, r0
   24504:	blt	24558 <__assert_fail@plt+0x12f50>
   24508:	b	24570 <__assert_fail@plt+0x12f68>
   2450c:	ldr	r0, [fp, #8]
   24510:	sub	r0, r0, #1
   24514:	mvn	r1, #0
   24518:	cmp	r1, r0
   2451c:	blt	24558 <__assert_fail@plt+0x12f50>
   24520:	b	24570 <__assert_fail@plt+0x12f68>
   24524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24528:	movw	r1, #0
   2452c:	sdiv	r0, r1, r0
   24530:	ldr	r1, [fp, #8]
   24534:	cmp	r0, r1
   24538:	blt	24558 <__assert_fail@plt+0x12f50>
   2453c:	b	24570 <__assert_fail@plt+0x12f68>
   24540:	ldr	r0, [fp, #8]
   24544:	movw	r1, #255	; 0xff
   24548:	sdiv	r0, r1, r0
   2454c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24550:	cmp	r0, r1
   24554:	bge	24570 <__assert_fail@plt+0x12f68>
   24558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2455c:	ldr	r1, [fp, #8]
   24560:	mul	r0, r0, r1
   24564:	and	r0, r0, #255	; 0xff
   24568:	str	r0, [fp, #-28]	; 0xffffffe4
   2456c:	b	255a0 <__assert_fail@plt+0x13f98>
   24570:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24574:	ldr	r1, [fp, #8]
   24578:	mul	r0, r0, r1
   2457c:	and	r0, r0, #255	; 0xff
   24580:	str	r0, [fp, #-28]	; 0xffffffe4
   24584:	b	255b0 <__assert_fail@plt+0x13fa8>
   24588:	b	24960 <__assert_fail@plt+0x13358>
   2458c:	b	24590 <__assert_fail@plt+0x12f88>
   24590:	ldr	r0, [fp, #8]
   24594:	cmp	r0, #0
   24598:	bge	246ac <__assert_fail@plt+0x130a4>
   2459c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   245a0:	cmp	r0, #0
   245a4:	bge	24630 <__assert_fail@plt+0x13028>
   245a8:	b	245ac <__assert_fail@plt+0x12fa4>
   245ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   245b0:	ldr	r1, [fp, #8]
   245b4:	movw	r2, #32767	; 0x7fff
   245b8:	sdiv	r1, r2, r1
   245bc:	cmp	r0, r1
   245c0:	blt	2474c <__assert_fail@plt+0x13144>
   245c4:	b	24764 <__assert_fail@plt+0x1315c>
   245c8:	b	245cc <__assert_fail@plt+0x12fc4>
   245cc:	ldr	r0, [pc, #3092]	; 251e8 <__assert_fail@plt+0x13be0>
   245d0:	ldr	r1, [fp, #8]
   245d4:	cmp	r1, r0
   245d8:	blt	245f0 <__assert_fail@plt+0x12fe8>
   245dc:	b	245fc <__assert_fail@plt+0x12ff4>
   245e0:	ldr	r0, [fp, #8]
   245e4:	movw	r1, #0
   245e8:	cmp	r1, r0
   245ec:	bge	245fc <__assert_fail@plt+0x12ff4>
   245f0:	movw	r0, #0
   245f4:	str	r0, [fp, #-48]	; 0xffffffd0
   245f8:	b	24614 <__assert_fail@plt+0x1300c>
   245fc:	ldr	r0, [fp, #8]
   24600:	movw	r1, #0
   24604:	sub	r0, r1, r0
   24608:	movw	r1, #32767	; 0x7fff
   2460c:	sdiv	r0, r1, r0
   24610:	str	r0, [fp, #-48]	; 0xffffffd0
   24614:	ldr	r0, [fp, #-48]	; 0xffffffd0
   24618:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2461c:	mvn	r2, #0
   24620:	sub	r1, r2, r1
   24624:	cmp	r0, r1
   24628:	ble	2474c <__assert_fail@plt+0x13144>
   2462c:	b	24764 <__assert_fail@plt+0x1315c>
   24630:	b	24634 <__assert_fail@plt+0x1302c>
   24634:	b	24690 <__assert_fail@plt+0x13088>
   24638:	b	24690 <__assert_fail@plt+0x13088>
   2463c:	ldr	r0, [fp, #8]
   24640:	cmn	r0, #1
   24644:	bne	24690 <__assert_fail@plt+0x13088>
   24648:	b	2464c <__assert_fail@plt+0x13044>
   2464c:	ldr	r0, [pc, #3928]	; 255ac <__assert_fail@plt+0x13fa4>
   24650:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24654:	add	r0, r1, r0
   24658:	movw	r1, #0
   2465c:	cmp	r1, r0
   24660:	blt	2474c <__assert_fail@plt+0x13144>
   24664:	b	24764 <__assert_fail@plt+0x1315c>
   24668:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2466c:	movw	r1, #0
   24670:	cmp	r1, r0
   24674:	bge	24764 <__assert_fail@plt+0x1315c>
   24678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2467c:	sub	r0, r0, #1
   24680:	movw	r1, #32767	; 0x7fff
   24684:	cmp	r1, r0
   24688:	blt	2474c <__assert_fail@plt+0x13144>
   2468c:	b	24764 <__assert_fail@plt+0x1315c>
   24690:	ldr	r0, [pc, #3860]	; 255ac <__assert_fail@plt+0x13fa4>
   24694:	ldr	r1, [fp, #8]
   24698:	sdiv	r0, r0, r1
   2469c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   246a0:	cmp	r0, r1
   246a4:	blt	2474c <__assert_fail@plt+0x13144>
   246a8:	b	24764 <__assert_fail@plt+0x1315c>
   246ac:	ldr	r0, [fp, #8]
   246b0:	cmp	r0, #0
   246b4:	bne	246bc <__assert_fail@plt+0x130b4>
   246b8:	b	24764 <__assert_fail@plt+0x1315c>
   246bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   246c0:	cmp	r0, #0
   246c4:	bge	24734 <__assert_fail@plt+0x1312c>
   246c8:	b	246cc <__assert_fail@plt+0x130c4>
   246cc:	b	24718 <__assert_fail@plt+0x13110>
   246d0:	b	24718 <__assert_fail@plt+0x13110>
   246d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   246d8:	cmn	r0, #1
   246dc:	bne	24718 <__assert_fail@plt+0x13110>
   246e0:	b	246e4 <__assert_fail@plt+0x130dc>
   246e4:	ldr	r0, [pc, #3776]	; 255ac <__assert_fail@plt+0x13fa4>
   246e8:	ldr	r1, [fp, #8]
   246ec:	add	r0, r1, r0
   246f0:	movw	r1, #0
   246f4:	cmp	r1, r0
   246f8:	blt	2474c <__assert_fail@plt+0x13144>
   246fc:	b	24764 <__assert_fail@plt+0x1315c>
   24700:	ldr	r0, [fp, #8]
   24704:	sub	r0, r0, #1
   24708:	movw	r1, #32767	; 0x7fff
   2470c:	cmp	r1, r0
   24710:	blt	2474c <__assert_fail@plt+0x13144>
   24714:	b	24764 <__assert_fail@plt+0x1315c>
   24718:	ldr	r0, [pc, #3724]	; 255ac <__assert_fail@plt+0x13fa4>
   2471c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24720:	sdiv	r0, r0, r1
   24724:	ldr	r1, [fp, #8]
   24728:	cmp	r0, r1
   2472c:	blt	2474c <__assert_fail@plt+0x13144>
   24730:	b	24764 <__assert_fail@plt+0x1315c>
   24734:	ldr	r0, [fp, #8]
   24738:	movw	r1, #32767	; 0x7fff
   2473c:	sdiv	r0, r1, r0
   24740:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24744:	cmp	r0, r1
   24748:	bge	24764 <__assert_fail@plt+0x1315c>
   2474c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24750:	ldr	r1, [fp, #8]
   24754:	mul	r0, r0, r1
   24758:	sxth	r0, r0
   2475c:	str	r0, [fp, #-28]	; 0xffffffe4
   24760:	b	255a0 <__assert_fail@plt+0x13f98>
   24764:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24768:	ldr	r1, [fp, #8]
   2476c:	mul	r0, r0, r1
   24770:	sxth	r0, r0
   24774:	str	r0, [fp, #-28]	; 0xffffffe4
   24778:	b	255b0 <__assert_fail@plt+0x13fa8>
   2477c:	ldr	r0, [fp, #8]
   24780:	cmp	r0, #0
   24784:	bge	24894 <__assert_fail@plt+0x1328c>
   24788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2478c:	cmp	r0, #0
   24790:	bge	2481c <__assert_fail@plt+0x13214>
   24794:	b	24798 <__assert_fail@plt+0x13190>
   24798:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2479c:	ldr	r1, [fp, #8]
   247a0:	movw	r2, #65535	; 0xffff
   247a4:	sdiv	r1, r2, r1
   247a8:	cmp	r0, r1
   247ac:	blt	24930 <__assert_fail@plt+0x13328>
   247b0:	b	24948 <__assert_fail@plt+0x13340>
   247b4:	b	247b8 <__assert_fail@plt+0x131b0>
   247b8:	ldr	r0, [pc, #2600]	; 251e8 <__assert_fail@plt+0x13be0>
   247bc:	ldr	r1, [fp, #8]
   247c0:	cmp	r1, r0
   247c4:	blt	247dc <__assert_fail@plt+0x131d4>
   247c8:	b	247e8 <__assert_fail@plt+0x131e0>
   247cc:	ldr	r0, [fp, #8]
   247d0:	movw	r1, #0
   247d4:	cmp	r1, r0
   247d8:	bge	247e8 <__assert_fail@plt+0x131e0>
   247dc:	movw	r0, #0
   247e0:	str	r0, [fp, #-52]	; 0xffffffcc
   247e4:	b	24800 <__assert_fail@plt+0x131f8>
   247e8:	ldr	r0, [fp, #8]
   247ec:	movw	r1, #0
   247f0:	sub	r0, r1, r0
   247f4:	movw	r1, #65535	; 0xffff
   247f8:	sdiv	r0, r1, r0
   247fc:	str	r0, [fp, #-52]	; 0xffffffcc
   24800:	ldr	r0, [fp, #-52]	; 0xffffffcc
   24804:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24808:	mvn	r2, #0
   2480c:	sub	r1, r2, r1
   24810:	cmp	r0, r1
   24814:	ble	24930 <__assert_fail@plt+0x13328>
   24818:	b	24948 <__assert_fail@plt+0x13340>
   2481c:	b	24820 <__assert_fail@plt+0x13218>
   24820:	b	24878 <__assert_fail@plt+0x13270>
   24824:	b	24878 <__assert_fail@plt+0x13270>
   24828:	ldr	r0, [fp, #8]
   2482c:	cmn	r0, #1
   24830:	bne	24878 <__assert_fail@plt+0x13270>
   24834:	b	24838 <__assert_fail@plt+0x13230>
   24838:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2483c:	add	r0, r0, #0
   24840:	movw	r1, #0
   24844:	cmp	r1, r0
   24848:	blt	24930 <__assert_fail@plt+0x13328>
   2484c:	b	24948 <__assert_fail@plt+0x13340>
   24850:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24854:	movw	r1, #0
   24858:	cmp	r1, r0
   2485c:	bge	24948 <__assert_fail@plt+0x13340>
   24860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24864:	sub	r0, r0, #1
   24868:	mvn	r1, #0
   2486c:	cmp	r1, r0
   24870:	blt	24930 <__assert_fail@plt+0x13328>
   24874:	b	24948 <__assert_fail@plt+0x13340>
   24878:	ldr	r0, [fp, #8]
   2487c:	movw	r1, #0
   24880:	sdiv	r0, r1, r0
   24884:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24888:	cmp	r0, r1
   2488c:	blt	24930 <__assert_fail@plt+0x13328>
   24890:	b	24948 <__assert_fail@plt+0x13340>
   24894:	ldr	r0, [fp, #8]
   24898:	cmp	r0, #0
   2489c:	bne	248a4 <__assert_fail@plt+0x1329c>
   248a0:	b	24948 <__assert_fail@plt+0x13340>
   248a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   248a8:	cmp	r0, #0
   248ac:	bge	24918 <__assert_fail@plt+0x13310>
   248b0:	b	248b4 <__assert_fail@plt+0x132ac>
   248b4:	b	248fc <__assert_fail@plt+0x132f4>
   248b8:	b	248fc <__assert_fail@plt+0x132f4>
   248bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   248c0:	cmn	r0, #1
   248c4:	bne	248fc <__assert_fail@plt+0x132f4>
   248c8:	b	248cc <__assert_fail@plt+0x132c4>
   248cc:	ldr	r0, [fp, #8]
   248d0:	add	r0, r0, #0
   248d4:	movw	r1, #0
   248d8:	cmp	r1, r0
   248dc:	blt	24930 <__assert_fail@plt+0x13328>
   248e0:	b	24948 <__assert_fail@plt+0x13340>
   248e4:	ldr	r0, [fp, #8]
   248e8:	sub	r0, r0, #1
   248ec:	mvn	r1, #0
   248f0:	cmp	r1, r0
   248f4:	blt	24930 <__assert_fail@plt+0x13328>
   248f8:	b	24948 <__assert_fail@plt+0x13340>
   248fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24900:	movw	r1, #0
   24904:	sdiv	r0, r1, r0
   24908:	ldr	r1, [fp, #8]
   2490c:	cmp	r0, r1
   24910:	blt	24930 <__assert_fail@plt+0x13328>
   24914:	b	24948 <__assert_fail@plt+0x13340>
   24918:	ldr	r0, [fp, #8]
   2491c:	movw	r1, #65535	; 0xffff
   24920:	sdiv	r0, r1, r0
   24924:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24928:	cmp	r0, r1
   2492c:	bge	24948 <__assert_fail@plt+0x13340>
   24930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24934:	ldr	r1, [fp, #8]
   24938:	mul	r0, r0, r1
   2493c:	uxth	r0, r0
   24940:	str	r0, [fp, #-28]	; 0xffffffe4
   24944:	b	255a0 <__assert_fail@plt+0x13f98>
   24948:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2494c:	ldr	r1, [fp, #8]
   24950:	mul	r0, r0, r1
   24954:	uxth	r0, r0
   24958:	str	r0, [fp, #-28]	; 0xffffffe4
   2495c:	b	255b0 <__assert_fail@plt+0x13fa8>
   24960:	b	24964 <__assert_fail@plt+0x1335c>
   24964:	b	24968 <__assert_fail@plt+0x13360>
   24968:	ldr	r0, [fp, #8]
   2496c:	cmp	r0, #0
   24970:	bge	24a74 <__assert_fail@plt+0x1346c>
   24974:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24978:	cmp	r0, #0
   2497c:	bge	24a08 <__assert_fail@plt+0x13400>
   24980:	b	24984 <__assert_fail@plt+0x1337c>
   24984:	ldr	r0, [pc, #1992]	; 25154 <__assert_fail@plt+0x13b4c>
   24988:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2498c:	ldr	r2, [fp, #8]
   24990:	sdiv	r0, r0, r2
   24994:	cmp	r1, r0
   24998:	blt	24b04 <__assert_fail@plt+0x134fc>
   2499c:	b	24b18 <__assert_fail@plt+0x13510>
   249a0:	b	249a4 <__assert_fail@plt+0x1339c>
   249a4:	ldr	r0, [pc, #2108]	; 251e8 <__assert_fail@plt+0x13be0>
   249a8:	ldr	r1, [fp, #8]
   249ac:	cmp	r1, r0
   249b0:	blt	249c8 <__assert_fail@plt+0x133c0>
   249b4:	b	249d4 <__assert_fail@plt+0x133cc>
   249b8:	ldr	r0, [fp, #8]
   249bc:	movw	r1, #0
   249c0:	cmp	r1, r0
   249c4:	bge	249d4 <__assert_fail@plt+0x133cc>
   249c8:	movw	r0, #0
   249cc:	str	r0, [fp, #-56]	; 0xffffffc8
   249d0:	b	249ec <__assert_fail@plt+0x133e4>
   249d4:	ldr	r0, [pc, #1912]	; 25154 <__assert_fail@plt+0x13b4c>
   249d8:	ldr	r1, [fp, #8]
   249dc:	movw	r2, #0
   249e0:	sub	r1, r2, r1
   249e4:	sdiv	r0, r0, r1
   249e8:	str	r0, [fp, #-56]	; 0xffffffc8
   249ec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   249f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   249f4:	mvn	r2, #0
   249f8:	sub	r1, r2, r1
   249fc:	cmp	r0, r1
   24a00:	ble	24b04 <__assert_fail@plt+0x134fc>
   24a04:	b	24b18 <__assert_fail@plt+0x13510>
   24a08:	ldr	r0, [fp, #8]
   24a0c:	cmn	r0, #1
   24a10:	bne	24a58 <__assert_fail@plt+0x13450>
   24a14:	b	24a18 <__assert_fail@plt+0x13410>
   24a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a1c:	add	r0, r0, #-2147483648	; 0x80000000
   24a20:	movw	r1, #0
   24a24:	cmp	r1, r0
   24a28:	blt	24b04 <__assert_fail@plt+0x134fc>
   24a2c:	b	24b18 <__assert_fail@plt+0x13510>
   24a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a34:	movw	r1, #0
   24a38:	cmp	r1, r0
   24a3c:	bge	24b18 <__assert_fail@plt+0x13510>
   24a40:	ldr	r0, [pc, #1804]	; 25154 <__assert_fail@plt+0x13b4c>
   24a44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24a48:	sub	r1, r1, #1
   24a4c:	cmp	r0, r1
   24a50:	blt	24b04 <__assert_fail@plt+0x134fc>
   24a54:	b	24b18 <__assert_fail@plt+0x13510>
   24a58:	ldr	r0, [pc, #4072]	; 25a48 <__assert_fail@plt+0x14440>
   24a5c:	ldr	r1, [fp, #8]
   24a60:	sdiv	r0, r0, r1
   24a64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24a68:	cmp	r0, r1
   24a6c:	blt	24b04 <__assert_fail@plt+0x134fc>
   24a70:	b	24b18 <__assert_fail@plt+0x13510>
   24a74:	ldr	r0, [fp, #8]
   24a78:	cmp	r0, #0
   24a7c:	bne	24a84 <__assert_fail@plt+0x1347c>
   24a80:	b	24b18 <__assert_fail@plt+0x13510>
   24a84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a88:	cmp	r0, #0
   24a8c:	bge	24aec <__assert_fail@plt+0x134e4>
   24a90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24a94:	cmn	r0, #1
   24a98:	bne	24ad0 <__assert_fail@plt+0x134c8>
   24a9c:	b	24aa0 <__assert_fail@plt+0x13498>
   24aa0:	ldr	r0, [fp, #8]
   24aa4:	add	r0, r0, #-2147483648	; 0x80000000
   24aa8:	movw	r1, #0
   24aac:	cmp	r1, r0
   24ab0:	blt	24b04 <__assert_fail@plt+0x134fc>
   24ab4:	b	24b18 <__assert_fail@plt+0x13510>
   24ab8:	ldr	r0, [pc, #1684]	; 25154 <__assert_fail@plt+0x13b4c>
   24abc:	ldr	r1, [fp, #8]
   24ac0:	sub	r1, r1, #1
   24ac4:	cmp	r0, r1
   24ac8:	blt	24b04 <__assert_fail@plt+0x134fc>
   24acc:	b	24b18 <__assert_fail@plt+0x13510>
   24ad0:	ldr	r0, [pc, #3952]	; 25a48 <__assert_fail@plt+0x14440>
   24ad4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24ad8:	sdiv	r0, r0, r1
   24adc:	ldr	r1, [fp, #8]
   24ae0:	cmp	r0, r1
   24ae4:	blt	24b04 <__assert_fail@plt+0x134fc>
   24ae8:	b	24b18 <__assert_fail@plt+0x13510>
   24aec:	ldr	r0, [pc, #1632]	; 25154 <__assert_fail@plt+0x13b4c>
   24af0:	ldr	r1, [fp, #8]
   24af4:	sdiv	r0, r0, r1
   24af8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24afc:	cmp	r0, r1
   24b00:	bge	24b18 <__assert_fail@plt+0x13510>
   24b04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b08:	ldr	r1, [fp, #8]
   24b0c:	mul	r0, r0, r1
   24b10:	str	r0, [fp, #-28]	; 0xffffffe4
   24b14:	b	255a0 <__assert_fail@plt+0x13f98>
   24b18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b1c:	ldr	r1, [fp, #8]
   24b20:	mul	r0, r0, r1
   24b24:	str	r0, [fp, #-28]	; 0xffffffe4
   24b28:	b	255b0 <__assert_fail@plt+0x13fa8>
   24b2c:	ldr	r0, [fp, #8]
   24b30:	cmp	r0, #0
   24b34:	bge	24c44 <__assert_fail@plt+0x1363c>
   24b38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b3c:	cmp	r0, #0
   24b40:	bge	24bcc <__assert_fail@plt+0x135c4>
   24b44:	b	24b64 <__assert_fail@plt+0x1355c>
   24b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24b4c:	ldr	r1, [fp, #8]
   24b50:	mvn	r2, #0
   24b54:	udiv	r1, r2, r1
   24b58:	cmp	r0, r1
   24b5c:	bcc	24ce0 <__assert_fail@plt+0x136d8>
   24b60:	b	24cf4 <__assert_fail@plt+0x136ec>
   24b64:	b	24b68 <__assert_fail@plt+0x13560>
   24b68:	ldr	r0, [pc, #1656]	; 251e8 <__assert_fail@plt+0x13be0>
   24b6c:	ldr	r1, [fp, #8]
   24b70:	cmp	r1, r0
   24b74:	blt	24b8c <__assert_fail@plt+0x13584>
   24b78:	b	24b98 <__assert_fail@plt+0x13590>
   24b7c:	ldr	r0, [fp, #8]
   24b80:	movw	r1, #0
   24b84:	cmp	r1, r0
   24b88:	bge	24b98 <__assert_fail@plt+0x13590>
   24b8c:	movw	r0, #1
   24b90:	str	r0, [fp, #-60]	; 0xffffffc4
   24b94:	b	24bb0 <__assert_fail@plt+0x135a8>
   24b98:	ldr	r0, [fp, #8]
   24b9c:	movw	r1, #0
   24ba0:	sub	r0, r1, r0
   24ba4:	mvn	r1, #0
   24ba8:	udiv	r0, r1, r0
   24bac:	str	r0, [fp, #-60]	; 0xffffffc4
   24bb0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   24bb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24bb8:	mvn	r2, #0
   24bbc:	sub	r1, r2, r1
   24bc0:	cmp	r0, r1
   24bc4:	bls	24ce0 <__assert_fail@plt+0x136d8>
   24bc8:	b	24cf4 <__assert_fail@plt+0x136ec>
   24bcc:	b	24bd0 <__assert_fail@plt+0x135c8>
   24bd0:	b	24c28 <__assert_fail@plt+0x13620>
   24bd4:	b	24c28 <__assert_fail@plt+0x13620>
   24bd8:	ldr	r0, [fp, #8]
   24bdc:	cmn	r0, #1
   24be0:	bne	24c28 <__assert_fail@plt+0x13620>
   24be4:	b	24be8 <__assert_fail@plt+0x135e0>
   24be8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24bec:	add	r0, r0, #0
   24bf0:	movw	r1, #0
   24bf4:	cmp	r1, r0
   24bf8:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24bfc:	b	24cf4 <__assert_fail@plt+0x136ec>
   24c00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c04:	movw	r1, #0
   24c08:	cmp	r1, r0
   24c0c:	bge	24cf4 <__assert_fail@plt+0x136ec>
   24c10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c14:	sub	r0, r0, #1
   24c18:	mvn	r1, #0
   24c1c:	cmp	r1, r0
   24c20:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24c24:	b	24cf4 <__assert_fail@plt+0x136ec>
   24c28:	ldr	r0, [fp, #8]
   24c2c:	movw	r1, #0
   24c30:	sdiv	r0, r1, r0
   24c34:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24c38:	cmp	r0, r1
   24c3c:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24c40:	b	24cf4 <__assert_fail@plt+0x136ec>
   24c44:	ldr	r0, [fp, #8]
   24c48:	cmp	r0, #0
   24c4c:	bne	24c54 <__assert_fail@plt+0x1364c>
   24c50:	b	24cf4 <__assert_fail@plt+0x136ec>
   24c54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c58:	cmp	r0, #0
   24c5c:	bge	24cc8 <__assert_fail@plt+0x136c0>
   24c60:	b	24c64 <__assert_fail@plt+0x1365c>
   24c64:	b	24cac <__assert_fail@plt+0x136a4>
   24c68:	b	24cac <__assert_fail@plt+0x136a4>
   24c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24c70:	cmn	r0, #1
   24c74:	bne	24cac <__assert_fail@plt+0x136a4>
   24c78:	b	24c7c <__assert_fail@plt+0x13674>
   24c7c:	ldr	r0, [fp, #8]
   24c80:	add	r0, r0, #0
   24c84:	movw	r1, #0
   24c88:	cmp	r1, r0
   24c8c:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24c90:	b	24cf4 <__assert_fail@plt+0x136ec>
   24c94:	ldr	r0, [fp, #8]
   24c98:	sub	r0, r0, #1
   24c9c:	mvn	r1, #0
   24ca0:	cmp	r1, r0
   24ca4:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24ca8:	b	24cf4 <__assert_fail@plt+0x136ec>
   24cac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24cb0:	movw	r1, #0
   24cb4:	sdiv	r0, r1, r0
   24cb8:	ldr	r1, [fp, #8]
   24cbc:	cmp	r0, r1
   24cc0:	blt	24ce0 <__assert_fail@plt+0x136d8>
   24cc4:	b	24cf4 <__assert_fail@plt+0x136ec>
   24cc8:	ldr	r0, [fp, #8]
   24ccc:	mvn	r1, #0
   24cd0:	udiv	r0, r1, r0
   24cd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24cd8:	cmp	r0, r1
   24cdc:	bcs	24cf4 <__assert_fail@plt+0x136ec>
   24ce0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ce4:	ldr	r1, [fp, #8]
   24ce8:	mul	r0, r0, r1
   24cec:	str	r0, [fp, #-28]	; 0xffffffe4
   24cf0:	b	255a0 <__assert_fail@plt+0x13f98>
   24cf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24cf8:	ldr	r1, [fp, #8]
   24cfc:	mul	r0, r0, r1
   24d00:	str	r0, [fp, #-28]	; 0xffffffe4
   24d04:	b	255b0 <__assert_fail@plt+0x13fa8>
   24d08:	b	24d0c <__assert_fail@plt+0x13704>
   24d0c:	b	24d10 <__assert_fail@plt+0x13708>
   24d10:	ldr	r0, [fp, #8]
   24d14:	cmp	r0, #0
   24d18:	bge	24e1c <__assert_fail@plt+0x13814>
   24d1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24d20:	cmp	r0, #0
   24d24:	bge	24db0 <__assert_fail@plt+0x137a8>
   24d28:	b	24d2c <__assert_fail@plt+0x13724>
   24d2c:	ldr	r0, [pc, #1056]	; 25154 <__assert_fail@plt+0x13b4c>
   24d30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24d34:	ldr	r2, [fp, #8]
   24d38:	sdiv	r0, r0, r2
   24d3c:	cmp	r1, r0
   24d40:	blt	24eac <__assert_fail@plt+0x138a4>
   24d44:	b	24ec0 <__assert_fail@plt+0x138b8>
   24d48:	b	24d4c <__assert_fail@plt+0x13744>
   24d4c:	ldr	r0, [pc, #1172]	; 251e8 <__assert_fail@plt+0x13be0>
   24d50:	ldr	r1, [fp, #8]
   24d54:	cmp	r1, r0
   24d58:	blt	24d70 <__assert_fail@plt+0x13768>
   24d5c:	b	24d7c <__assert_fail@plt+0x13774>
   24d60:	ldr	r0, [fp, #8]
   24d64:	movw	r1, #0
   24d68:	cmp	r1, r0
   24d6c:	bge	24d7c <__assert_fail@plt+0x13774>
   24d70:	movw	r0, #0
   24d74:	str	r0, [fp, #-64]	; 0xffffffc0
   24d78:	b	24d94 <__assert_fail@plt+0x1378c>
   24d7c:	ldr	r0, [pc, #976]	; 25154 <__assert_fail@plt+0x13b4c>
   24d80:	ldr	r1, [fp, #8]
   24d84:	movw	r2, #0
   24d88:	sub	r1, r2, r1
   24d8c:	sdiv	r0, r0, r1
   24d90:	str	r0, [fp, #-64]	; 0xffffffc0
   24d94:	ldr	r0, [fp, #-64]	; 0xffffffc0
   24d98:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24d9c:	mvn	r2, #0
   24da0:	sub	r1, r2, r1
   24da4:	cmp	r0, r1
   24da8:	ble	24eac <__assert_fail@plt+0x138a4>
   24dac:	b	24ec0 <__assert_fail@plt+0x138b8>
   24db0:	ldr	r0, [fp, #8]
   24db4:	cmn	r0, #1
   24db8:	bne	24e00 <__assert_fail@plt+0x137f8>
   24dbc:	b	24dc0 <__assert_fail@plt+0x137b8>
   24dc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24dc4:	add	r0, r0, #-2147483648	; 0x80000000
   24dc8:	movw	r1, #0
   24dcc:	cmp	r1, r0
   24dd0:	blt	24eac <__assert_fail@plt+0x138a4>
   24dd4:	b	24ec0 <__assert_fail@plt+0x138b8>
   24dd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ddc:	movw	r1, #0
   24de0:	cmp	r1, r0
   24de4:	bge	24ec0 <__assert_fail@plt+0x138b8>
   24de8:	ldr	r0, [pc, #868]	; 25154 <__assert_fail@plt+0x13b4c>
   24dec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24df0:	sub	r1, r1, #1
   24df4:	cmp	r0, r1
   24df8:	blt	24eac <__assert_fail@plt+0x138a4>
   24dfc:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e00:	ldr	r0, [pc, #3136]	; 25a48 <__assert_fail@plt+0x14440>
   24e04:	ldr	r1, [fp, #8]
   24e08:	sdiv	r0, r0, r1
   24e0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24e10:	cmp	r0, r1
   24e14:	blt	24eac <__assert_fail@plt+0x138a4>
   24e18:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e1c:	ldr	r0, [fp, #8]
   24e20:	cmp	r0, #0
   24e24:	bne	24e2c <__assert_fail@plt+0x13824>
   24e28:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e30:	cmp	r0, #0
   24e34:	bge	24e94 <__assert_fail@plt+0x1388c>
   24e38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24e3c:	cmn	r0, #1
   24e40:	bne	24e78 <__assert_fail@plt+0x13870>
   24e44:	b	24e48 <__assert_fail@plt+0x13840>
   24e48:	ldr	r0, [fp, #8]
   24e4c:	add	r0, r0, #-2147483648	; 0x80000000
   24e50:	movw	r1, #0
   24e54:	cmp	r1, r0
   24e58:	blt	24eac <__assert_fail@plt+0x138a4>
   24e5c:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e60:	ldr	r0, [pc, #748]	; 25154 <__assert_fail@plt+0x13b4c>
   24e64:	ldr	r1, [fp, #8]
   24e68:	sub	r1, r1, #1
   24e6c:	cmp	r0, r1
   24e70:	blt	24eac <__assert_fail@plt+0x138a4>
   24e74:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e78:	ldr	r0, [pc, #3016]	; 25a48 <__assert_fail@plt+0x14440>
   24e7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24e80:	sdiv	r0, r0, r1
   24e84:	ldr	r1, [fp, #8]
   24e88:	cmp	r0, r1
   24e8c:	blt	24eac <__assert_fail@plt+0x138a4>
   24e90:	b	24ec0 <__assert_fail@plt+0x138b8>
   24e94:	ldr	r0, [pc, #696]	; 25154 <__assert_fail@plt+0x13b4c>
   24e98:	ldr	r1, [fp, #8]
   24e9c:	sdiv	r0, r0, r1
   24ea0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24ea4:	cmp	r0, r1
   24ea8:	bge	24ec0 <__assert_fail@plt+0x138b8>
   24eac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24eb0:	ldr	r1, [fp, #8]
   24eb4:	mul	r0, r0, r1
   24eb8:	str	r0, [fp, #-28]	; 0xffffffe4
   24ebc:	b	255a0 <__assert_fail@plt+0x13f98>
   24ec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ec4:	ldr	r1, [fp, #8]
   24ec8:	mul	r0, r0, r1
   24ecc:	str	r0, [fp, #-28]	; 0xffffffe4
   24ed0:	b	255b0 <__assert_fail@plt+0x13fa8>
   24ed4:	ldr	r0, [fp, #8]
   24ed8:	cmp	r0, #0
   24edc:	bge	24fec <__assert_fail@plt+0x139e4>
   24ee0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ee4:	cmp	r0, #0
   24ee8:	bge	24f74 <__assert_fail@plt+0x1396c>
   24eec:	b	24f0c <__assert_fail@plt+0x13904>
   24ef0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24ef4:	ldr	r1, [fp, #8]
   24ef8:	mvn	r2, #0
   24efc:	udiv	r1, r2, r1
   24f00:	cmp	r0, r1
   24f04:	bcc	25088 <__assert_fail@plt+0x13a80>
   24f08:	b	2509c <__assert_fail@plt+0x13a94>
   24f0c:	b	24f10 <__assert_fail@plt+0x13908>
   24f10:	ldr	r0, [pc, #720]	; 251e8 <__assert_fail@plt+0x13be0>
   24f14:	ldr	r1, [fp, #8]
   24f18:	cmp	r1, r0
   24f1c:	blt	24f34 <__assert_fail@plt+0x1392c>
   24f20:	b	24f40 <__assert_fail@plt+0x13938>
   24f24:	ldr	r0, [fp, #8]
   24f28:	movw	r1, #0
   24f2c:	cmp	r1, r0
   24f30:	bge	24f40 <__assert_fail@plt+0x13938>
   24f34:	movw	r0, #1
   24f38:	str	r0, [fp, #-68]	; 0xffffffbc
   24f3c:	b	24f58 <__assert_fail@plt+0x13950>
   24f40:	ldr	r0, [fp, #8]
   24f44:	movw	r1, #0
   24f48:	sub	r0, r1, r0
   24f4c:	mvn	r1, #0
   24f50:	udiv	r0, r1, r0
   24f54:	str	r0, [fp, #-68]	; 0xffffffbc
   24f58:	ldr	r0, [fp, #-68]	; 0xffffffbc
   24f5c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24f60:	mvn	r2, #0
   24f64:	sub	r1, r2, r1
   24f68:	cmp	r0, r1
   24f6c:	bls	25088 <__assert_fail@plt+0x13a80>
   24f70:	b	2509c <__assert_fail@plt+0x13a94>
   24f74:	b	24f78 <__assert_fail@plt+0x13970>
   24f78:	b	24fd0 <__assert_fail@plt+0x139c8>
   24f7c:	b	24fd0 <__assert_fail@plt+0x139c8>
   24f80:	ldr	r0, [fp, #8]
   24f84:	cmn	r0, #1
   24f88:	bne	24fd0 <__assert_fail@plt+0x139c8>
   24f8c:	b	24f90 <__assert_fail@plt+0x13988>
   24f90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24f94:	add	r0, r0, #0
   24f98:	movw	r1, #0
   24f9c:	cmp	r1, r0
   24fa0:	blt	25088 <__assert_fail@plt+0x13a80>
   24fa4:	b	2509c <__assert_fail@plt+0x13a94>
   24fa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24fac:	movw	r1, #0
   24fb0:	cmp	r1, r0
   24fb4:	bge	2509c <__assert_fail@plt+0x13a94>
   24fb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   24fbc:	sub	r0, r0, #1
   24fc0:	mvn	r1, #0
   24fc4:	cmp	r1, r0
   24fc8:	blt	25088 <__assert_fail@plt+0x13a80>
   24fcc:	b	2509c <__assert_fail@plt+0x13a94>
   24fd0:	ldr	r0, [fp, #8]
   24fd4:	movw	r1, #0
   24fd8:	sdiv	r0, r1, r0
   24fdc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   24fe0:	cmp	r0, r1
   24fe4:	blt	25088 <__assert_fail@plt+0x13a80>
   24fe8:	b	2509c <__assert_fail@plt+0x13a94>
   24fec:	ldr	r0, [fp, #8]
   24ff0:	cmp	r0, #0
   24ff4:	bne	24ffc <__assert_fail@plt+0x139f4>
   24ff8:	b	2509c <__assert_fail@plt+0x13a94>
   24ffc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25000:	cmp	r0, #0
   25004:	bge	25070 <__assert_fail@plt+0x13a68>
   25008:	b	2500c <__assert_fail@plt+0x13a04>
   2500c:	b	25054 <__assert_fail@plt+0x13a4c>
   25010:	b	25054 <__assert_fail@plt+0x13a4c>
   25014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25018:	cmn	r0, #1
   2501c:	bne	25054 <__assert_fail@plt+0x13a4c>
   25020:	b	25024 <__assert_fail@plt+0x13a1c>
   25024:	ldr	r0, [fp, #8]
   25028:	add	r0, r0, #0
   2502c:	movw	r1, #0
   25030:	cmp	r1, r0
   25034:	blt	25088 <__assert_fail@plt+0x13a80>
   25038:	b	2509c <__assert_fail@plt+0x13a94>
   2503c:	ldr	r0, [fp, #8]
   25040:	sub	r0, r0, #1
   25044:	mvn	r1, #0
   25048:	cmp	r1, r0
   2504c:	blt	25088 <__assert_fail@plt+0x13a80>
   25050:	b	2509c <__assert_fail@plt+0x13a94>
   25054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25058:	movw	r1, #0
   2505c:	sdiv	r0, r1, r0
   25060:	ldr	r1, [fp, #8]
   25064:	cmp	r0, r1
   25068:	blt	25088 <__assert_fail@plt+0x13a80>
   2506c:	b	2509c <__assert_fail@plt+0x13a94>
   25070:	ldr	r0, [fp, #8]
   25074:	mvn	r1, #0
   25078:	udiv	r0, r1, r0
   2507c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25080:	cmp	r0, r1
   25084:	bcs	2509c <__assert_fail@plt+0x13a94>
   25088:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2508c:	ldr	r1, [fp, #8]
   25090:	mul	r0, r0, r1
   25094:	str	r0, [fp, #-28]	; 0xffffffe4
   25098:	b	255a0 <__assert_fail@plt+0x13f98>
   2509c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   250a0:	ldr	r1, [fp, #8]
   250a4:	mul	r0, r0, r1
   250a8:	str	r0, [fp, #-28]	; 0xffffffe4
   250ac:	b	255b0 <__assert_fail@plt+0x13fa8>
   250b0:	b	250b4 <__assert_fail@plt+0x13aac>
   250b4:	ldr	r0, [fp, #8]
   250b8:	cmp	r0, #0
   250bc:	bge	2524c <__assert_fail@plt+0x13c44>
   250c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   250c4:	cmp	r0, #0
   250c8:	bge	251b4 <__assert_fail@plt+0x13bac>
   250cc:	b	250d0 <__assert_fail@plt+0x13ac8>
   250d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   250d4:	ldr	r1, [fp, #8]
   250d8:	asr	r3, r1, #31
   250dc:	mvn	r2, #0
   250e0:	mvn	ip, #-2147483648	; 0x80000000
   250e4:	str	r0, [fp, #-72]	; 0xffffffb8
   250e8:	mov	r0, r2
   250ec:	str	r1, [fp, #-76]	; 0xffffffb4
   250f0:	mov	r1, ip
   250f4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   250f8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   250fc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   25100:	subs	r0, r2, r0
   25104:	rscs	r1, r1, r2, asr #31
   25108:	str	r0, [fp, #-80]	; 0xffffffb0
   2510c:	str	r1, [fp, #-84]	; 0xffffffac
   25110:	blt	2532c <__assert_fail@plt+0x13d24>
   25114:	b	25340 <__assert_fail@plt+0x13d38>
   25118:	b	2511c <__assert_fail@plt+0x13b14>
   2511c:	ldr	r0, [pc, #196]	; 251e8 <__assert_fail@plt+0x13be0>
   25120:	ldr	r1, [fp, #8]
   25124:	cmp	r1, r0
   25128:	blt	25140 <__assert_fail@plt+0x13b38>
   2512c:	b	25158 <__assert_fail@plt+0x13b50>
   25130:	ldr	r0, [fp, #8]
   25134:	movw	r1, #0
   25138:	cmp	r1, r0
   2513c:	bge	25158 <__assert_fail@plt+0x13b50>
   25140:	mov	r0, #0
   25144:	mvn	r1, #0
   25148:	str	r1, [fp, #-88]	; 0xffffffa8
   2514c:	str	r0, [fp, #-92]	; 0xffffffa4
   25150:	b	2518c <__assert_fail@plt+0x13b84>
   25154:	svcvc	0x00ffffff
   25158:	ldr	r0, [fp, #8]
   2515c:	rsb	r0, r0, #0
   25160:	asr	r3, r0, #31
   25164:	mvn	r1, #0
   25168:	mvn	r2, #-2147483648	; 0x80000000
   2516c:	str	r0, [fp, #-96]	; 0xffffffa0
   25170:	mov	r0, r1
   25174:	mov	r1, r2
   25178:	ldr	r2, [fp, #-96]	; 0xffffffa0
   2517c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   25180:	str	r0, [fp, #-88]	; 0xffffffa8
   25184:	str	r1, [fp, #-92]	; 0xffffffa4
   25188:	b	2518c <__assert_fail@plt+0x13b84>
   2518c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   25190:	ldr	r1, [fp, #-88]	; 0xffffffa8
   25194:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25198:	mvn	r2, r2
   2519c:	subs	r1, r2, r1
   251a0:	rscs	r0, r0, r2, asr #31
   251a4:	str	r1, [fp, #-100]	; 0xffffff9c
   251a8:	str	r0, [fp, #-104]	; 0xffffff98
   251ac:	bge	2532c <__assert_fail@plt+0x13d24>
   251b0:	b	25340 <__assert_fail@plt+0x13d38>
   251b4:	ldr	r0, [fp, #8]
   251b8:	cmn	r0, #1
   251bc:	bne	2520c <__assert_fail@plt+0x13c04>
   251c0:	b	251c4 <__assert_fail@plt+0x13bbc>
   251c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   251c8:	mov	r1, #-2147483648	; 0x80000000
   251cc:	add	r1, r1, r0, asr #31
   251d0:	rsbs	r0, r0, #0
   251d4:	rscs	r1, r1, #0
   251d8:	str	r0, [fp, #-108]	; 0xffffff94
   251dc:	str	r1, [fp, #-112]	; 0xffffff90
   251e0:	blt	2532c <__assert_fail@plt+0x13d24>
   251e4:	b	25340 <__assert_fail@plt+0x13d38>
   251e8:	andhi	r0, r0, r1
   251ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   251f0:	movw	r1, #0
   251f4:	cmp	r1, r0
   251f8:	bge	25340 <__assert_fail@plt+0x13d38>
   251fc:	mov	r0, #0
   25200:	cmp	r0, #0
   25204:	bne	2532c <__assert_fail@plt+0x13d24>
   25208:	b	25340 <__assert_fail@plt+0x13d38>
   2520c:	ldr	r0, [fp, #8]
   25210:	asr	r3, r0, #31
   25214:	mov	r1, #0
   25218:	mov	r2, #-2147483648	; 0x80000000
   2521c:	str	r0, [fp, #-116]	; 0xffffff8c
   25220:	mov	r0, r1
   25224:	mov	r1, r2
   25228:	ldr	r2, [fp, #-116]	; 0xffffff8c
   2522c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   25230:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25234:	subs	r0, r0, r2
   25238:	sbcs	r1, r1, r2, asr #31
   2523c:	str	r0, [fp, #-120]	; 0xffffff88
   25240:	str	r1, [fp, #-124]	; 0xffffff84
   25244:	blt	2532c <__assert_fail@plt+0x13d24>
   25248:	b	25340 <__assert_fail@plt+0x13d38>
   2524c:	ldr	r0, [fp, #8]
   25250:	cmp	r0, #0
   25254:	bne	2525c <__assert_fail@plt+0x13c54>
   25258:	b	25340 <__assert_fail@plt+0x13d38>
   2525c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25260:	cmp	r0, #0
   25264:	bge	252ec <__assert_fail@plt+0x13ce4>
   25268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2526c:	cmn	r0, #1
   25270:	bne	252ac <__assert_fail@plt+0x13ca4>
   25274:	b	25278 <__assert_fail@plt+0x13c70>
   25278:	ldr	r0, [fp, #8]
   2527c:	mov	r1, #-2147483648	; 0x80000000
   25280:	add	r1, r1, r0, asr #31
   25284:	rsbs	r0, r0, #0
   25288:	rscs	r1, r1, #0
   2528c:	str	r0, [fp, #-128]	; 0xffffff80
   25290:	str	r1, [fp, #-132]	; 0xffffff7c
   25294:	blt	2532c <__assert_fail@plt+0x13d24>
   25298:	b	25340 <__assert_fail@plt+0x13d38>
   2529c:	mov	r0, #0
   252a0:	cmp	r0, #0
   252a4:	bne	2532c <__assert_fail@plt+0x13d24>
   252a8:	b	25340 <__assert_fail@plt+0x13d38>
   252ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   252b0:	asr	r3, r0, #31
   252b4:	mov	r1, #0
   252b8:	mov	r2, #-2147483648	; 0x80000000
   252bc:	str	r0, [fp, #-136]	; 0xffffff78
   252c0:	mov	r0, r1
   252c4:	mov	r1, r2
   252c8:	ldr	r2, [fp, #-136]	; 0xffffff78
   252cc:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   252d0:	ldr	r2, [fp, #8]
   252d4:	subs	r0, r0, r2
   252d8:	sbcs	r1, r1, r2, asr #31
   252dc:	str	r0, [fp, #-140]	; 0xffffff74
   252e0:	str	r1, [fp, #-144]	; 0xffffff70
   252e4:	blt	2532c <__assert_fail@plt+0x13d24>
   252e8:	b	25340 <__assert_fail@plt+0x13d38>
   252ec:	ldr	r0, [fp, #8]
   252f0:	asr	r3, r0, #31
   252f4:	mvn	r1, #0
   252f8:	mvn	r2, #-2147483648	; 0x80000000
   252fc:	str	r0, [fp, #-148]	; 0xffffff6c
   25300:	mov	r0, r1
   25304:	mov	r1, r2
   25308:	ldr	r2, [fp, #-148]	; 0xffffff6c
   2530c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   25310:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25314:	subs	r0, r0, r2
   25318:	sbcs	r1, r1, r2, asr #31
   2531c:	str	r0, [fp, #-152]	; 0xffffff68
   25320:	str	r1, [fp, #-156]	; 0xffffff64
   25324:	bge	25340 <__assert_fail@plt+0x13d38>
   25328:	b	2532c <__assert_fail@plt+0x13d24>
   2532c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25330:	ldr	r1, [fp, #8]
   25334:	mul	r0, r0, r1
   25338:	str	r0, [fp, #-28]	; 0xffffffe4
   2533c:	b	255a0 <__assert_fail@plt+0x13f98>
   25340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25344:	ldr	r1, [fp, #8]
   25348:	mul	r0, r0, r1
   2534c:	str	r0, [fp, #-28]	; 0xffffffe4
   25350:	b	255b0 <__assert_fail@plt+0x13fa8>
   25354:	ldr	r0, [fp, #8]
   25358:	cmp	r0, #0
   2535c:	bge	254bc <__assert_fail@plt+0x13eb4>
   25360:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25364:	cmp	r0, #0
   25368:	bge	25444 <__assert_fail@plt+0x13e3c>
   2536c:	b	253b4 <__assert_fail@plt+0x13dac>
   25370:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25374:	ldr	r1, [fp, #8]
   25378:	asr	r3, r1, #31
   2537c:	mvn	r2, #0
   25380:	str	r0, [fp, #-160]	; 0xffffff60
   25384:	mov	r0, r2
   25388:	str	r1, [fp, #-164]	; 0xffffff5c
   2538c:	mov	r1, r2
   25390:	ldr	r2, [fp, #-164]	; 0xffffff5c
   25394:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   25398:	ldr	r2, [fp, #-160]	; 0xffffff60
   2539c:	subs	r0, r2, r0
   253a0:	rscs	r1, r1, r2, asr #31
   253a4:	str	r0, [fp, #-168]	; 0xffffff58
   253a8:	str	r1, [fp, #-172]	; 0xffffff54
   253ac:	bcc	25578 <__assert_fail@plt+0x13f70>
   253b0:	b	2558c <__assert_fail@plt+0x13f84>
   253b4:	b	253b8 <__assert_fail@plt+0x13db0>
   253b8:	ldr	r0, [pc, #-472]	; 251e8 <__assert_fail@plt+0x13be0>
   253bc:	ldr	r1, [fp, #8]
   253c0:	cmp	r1, r0
   253c4:	blt	253dc <__assert_fail@plt+0x13dd4>
   253c8:	b	253f0 <__assert_fail@plt+0x13de8>
   253cc:	ldr	r0, [fp, #8]
   253d0:	movw	r1, #0
   253d4:	cmp	r1, r0
   253d8:	bge	253f0 <__assert_fail@plt+0x13de8>
   253dc:	mov	r0, #1
   253e0:	mvn	r1, #0
   253e4:	str	r1, [fp, #-176]	; 0xffffff50
   253e8:	str	r0, [fp, #-180]	; 0xffffff4c
   253ec:	b	2541c <__assert_fail@plt+0x13e14>
   253f0:	ldr	r0, [fp, #8]
   253f4:	rsb	r0, r0, #0
   253f8:	asr	r3, r0, #31
   253fc:	mvn	r1, #0
   25400:	str	r0, [fp, #-184]	; 0xffffff48
   25404:	mov	r0, r1
   25408:	ldr	r2, [fp, #-184]	; 0xffffff48
   2540c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   25410:	str	r0, [fp, #-176]	; 0xffffff50
   25414:	str	r1, [fp, #-180]	; 0xffffff4c
   25418:	b	2541c <__assert_fail@plt+0x13e14>
   2541c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   25420:	ldr	r1, [fp, #-176]	; 0xffffff50
   25424:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25428:	mvn	r2, r2
   2542c:	subs	r1, r2, r1
   25430:	rscs	r0, r0, r2, asr #31
   25434:	str	r1, [sp, #188]	; 0xbc
   25438:	str	r0, [sp, #184]	; 0xb8
   2543c:	bcs	25578 <__assert_fail@plt+0x13f70>
   25440:	b	2558c <__assert_fail@plt+0x13f84>
   25444:	b	25448 <__assert_fail@plt+0x13e40>
   25448:	b	254a0 <__assert_fail@plt+0x13e98>
   2544c:	b	254a0 <__assert_fail@plt+0x13e98>
   25450:	ldr	r0, [fp, #8]
   25454:	cmn	r0, #1
   25458:	bne	254a0 <__assert_fail@plt+0x13e98>
   2545c:	b	25460 <__assert_fail@plt+0x13e58>
   25460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25464:	add	r0, r0, #0
   25468:	movw	r1, #0
   2546c:	cmp	r1, r0
   25470:	blt	25578 <__assert_fail@plt+0x13f70>
   25474:	b	2558c <__assert_fail@plt+0x13f84>
   25478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2547c:	movw	r1, #0
   25480:	cmp	r1, r0
   25484:	bge	2558c <__assert_fail@plt+0x13f84>
   25488:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2548c:	sub	r0, r0, #1
   25490:	mvn	r1, #0
   25494:	cmp	r1, r0
   25498:	blt	25578 <__assert_fail@plt+0x13f70>
   2549c:	b	2558c <__assert_fail@plt+0x13f84>
   254a0:	ldr	r0, [fp, #8]
   254a4:	movw	r1, #0
   254a8:	sdiv	r0, r1, r0
   254ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   254b0:	cmp	r0, r1
   254b4:	blt	25578 <__assert_fail@plt+0x13f70>
   254b8:	b	2558c <__assert_fail@plt+0x13f84>
   254bc:	ldr	r0, [fp, #8]
   254c0:	cmp	r0, #0
   254c4:	bne	254cc <__assert_fail@plt+0x13ec4>
   254c8:	b	2558c <__assert_fail@plt+0x13f84>
   254cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   254d0:	cmp	r0, #0
   254d4:	bge	25540 <__assert_fail@plt+0x13f38>
   254d8:	b	254dc <__assert_fail@plt+0x13ed4>
   254dc:	b	25524 <__assert_fail@plt+0x13f1c>
   254e0:	b	25524 <__assert_fail@plt+0x13f1c>
   254e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   254e8:	cmn	r0, #1
   254ec:	bne	25524 <__assert_fail@plt+0x13f1c>
   254f0:	b	254f4 <__assert_fail@plt+0x13eec>
   254f4:	ldr	r0, [fp, #8]
   254f8:	add	r0, r0, #0
   254fc:	movw	r1, #0
   25500:	cmp	r1, r0
   25504:	blt	25578 <__assert_fail@plt+0x13f70>
   25508:	b	2558c <__assert_fail@plt+0x13f84>
   2550c:	ldr	r0, [fp, #8]
   25510:	sub	r0, r0, #1
   25514:	mvn	r1, #0
   25518:	cmp	r1, r0
   2551c:	blt	25578 <__assert_fail@plt+0x13f70>
   25520:	b	2558c <__assert_fail@plt+0x13f84>
   25524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25528:	movw	r1, #0
   2552c:	sdiv	r0, r1, r0
   25530:	ldr	r1, [fp, #8]
   25534:	cmp	r0, r1
   25538:	blt	25578 <__assert_fail@plt+0x13f70>
   2553c:	b	2558c <__assert_fail@plt+0x13f84>
   25540:	ldr	r0, [fp, #8]
   25544:	asr	r3, r0, #31
   25548:	mvn	r1, #0
   2554c:	str	r0, [sp, #180]	; 0xb4
   25550:	mov	r0, r1
   25554:	ldr	r2, [sp, #180]	; 0xb4
   25558:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2555c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25560:	subs	r0, r0, r2
   25564:	sbcs	r1, r1, r2, asr #31
   25568:	str	r0, [sp, #176]	; 0xb0
   2556c:	str	r1, [sp, #172]	; 0xac
   25570:	bcs	2558c <__assert_fail@plt+0x13f84>
   25574:	b	25578 <__assert_fail@plt+0x13f70>
   25578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2557c:	ldr	r1, [fp, #8]
   25580:	mul	r0, r0, r1
   25584:	str	r0, [fp, #-28]	; 0xffffffe4
   25588:	b	255a0 <__assert_fail@plt+0x13f98>
   2558c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25590:	ldr	r1, [fp, #8]
   25594:	mul	r0, r0, r1
   25598:	str	r0, [fp, #-28]	; 0xffffffe4
   2559c:	b	255b0 <__assert_fail@plt+0x13fa8>
   255a0:	ldr	r0, [pc, #-1108]	; 25154 <__assert_fail@plt+0x13b4c>
   255a4:	str	r0, [sp, #168]	; 0xa8
   255a8:	b	255d0 <__assert_fail@plt+0x13fc8>
   255ac:			; <UNDEFINED> instruction: 0xffff8000
   255b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   255b4:	cmp	r0, #64	; 0x40
   255b8:	movw	r0, #0
   255bc:	movlt	r0, #1
   255c0:	tst	r0, #1
   255c4:	movw	r0, #64	; 0x40
   255c8:	moveq	r0, #0
   255cc:	str	r0, [sp, #168]	; 0xa8
   255d0:	ldr	r0, [sp, #168]	; 0xa8
   255d4:	str	r0, [fp, #-32]	; 0xffffffe0
   255d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   255dc:	cmp	r0, #0
   255e0:	beq	25610 <__assert_fail@plt+0x14008>
   255e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   255e8:	ldr	r1, [fp, #8]
   255ec:	sdiv	r0, r0, r1
   255f0:	str	r0, [fp, #-24]	; 0xffffffe8
   255f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   255f8:	mov	r1, r0
   255fc:	ldr	r2, [fp, #8]
   25600:	sdiv	r3, r0, r2
   25604:	mls	r0, r3, r2, r0
   25608:	sub	r0, r1, r0
   2560c:	str	r0, [fp, #-28]	; 0xffffffe4
   25610:	ldr	r0, [fp, #-4]
   25614:	movw	r1, #0
   25618:	cmp	r0, r1
   2561c:	bne	2562c <__assert_fail@plt+0x14024>
   25620:	ldr	r0, [fp, #-8]
   25624:	movw	r1, #0
   25628:	str	r1, [r0]
   2562c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25630:	ldr	r1, [fp, #-20]	; 0xffffffec
   25634:	sub	r0, r0, r1
   25638:	ldr	r1, [fp, #-12]
   2563c:	cmp	r0, r1
   25640:	bge	26a78 <__assert_fail@plt+0x15470>
   25644:	ldr	r0, [fp, #-20]	; 0xffffffec
   25648:	ldr	r1, [fp, #-12]
   2564c:	add	r1, r0, r1
   25650:	mov	r2, #1
   25654:	cmp	r1, r0
   25658:	movwvc	r2, #0
   2565c:	str	r1, [fp, #-24]	; 0xffffffe8
   25660:	tst	r2, #1
   25664:	bne	26a74 <__assert_fail@plt+0x1546c>
   25668:	ldr	r0, [fp, #-16]
   2566c:	movw	r1, #0
   25670:	cmp	r1, r0
   25674:	bgt	25688 <__assert_fail@plt+0x14080>
   25678:	ldr	r0, [fp, #-16]
   2567c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25680:	cmp	r0, r1
   25684:	blt	26a74 <__assert_fail@plt+0x1546c>
   25688:	b	25a64 <__assert_fail@plt+0x1445c>
   2568c:	b	25690 <__assert_fail@plt+0x14088>
   25690:	ldr	r0, [fp, #8]
   25694:	cmp	r0, #0
   25698:	bge	257ac <__assert_fail@plt+0x141a4>
   2569c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   256a0:	cmp	r0, #0
   256a4:	bge	25730 <__assert_fail@plt+0x14128>
   256a8:	b	256ac <__assert_fail@plt+0x140a4>
   256ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   256b0:	ldr	r1, [fp, #8]
   256b4:	movw	r2, #127	; 0x7f
   256b8:	sdiv	r1, r2, r1
   256bc:	cmp	r0, r1
   256c0:	blt	2584c <__assert_fail@plt+0x14244>
   256c4:	b	25864 <__assert_fail@plt+0x1425c>
   256c8:	b	256cc <__assert_fail@plt+0x140c4>
   256cc:	ldr	r0, [pc, #-1260]	; 251e8 <__assert_fail@plt+0x13be0>
   256d0:	ldr	r1, [fp, #8]
   256d4:	cmp	r1, r0
   256d8:	blt	256f0 <__assert_fail@plt+0x140e8>
   256dc:	b	256fc <__assert_fail@plt+0x140f4>
   256e0:	ldr	r0, [fp, #8]
   256e4:	movw	r1, #0
   256e8:	cmp	r1, r0
   256ec:	bge	256fc <__assert_fail@plt+0x140f4>
   256f0:	movw	r0, #0
   256f4:	str	r0, [sp, #164]	; 0xa4
   256f8:	b	25714 <__assert_fail@plt+0x1410c>
   256fc:	ldr	r0, [fp, #8]
   25700:	movw	r1, #0
   25704:	sub	r0, r1, r0
   25708:	movw	r1, #127	; 0x7f
   2570c:	sdiv	r0, r1, r0
   25710:	str	r0, [sp, #164]	; 0xa4
   25714:	ldr	r0, [sp, #164]	; 0xa4
   25718:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2571c:	mvn	r2, #0
   25720:	sub	r1, r2, r1
   25724:	cmp	r0, r1
   25728:	ble	2584c <__assert_fail@plt+0x14244>
   2572c:	b	25864 <__assert_fail@plt+0x1425c>
   25730:	b	25734 <__assert_fail@plt+0x1412c>
   25734:	b	25790 <__assert_fail@plt+0x14188>
   25738:	b	25790 <__assert_fail@plt+0x14188>
   2573c:	ldr	r0, [fp, #8]
   25740:	cmn	r0, #1
   25744:	bne	25790 <__assert_fail@plt+0x14188>
   25748:	b	2574c <__assert_fail@plt+0x14144>
   2574c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25750:	mvn	r1, #127	; 0x7f
   25754:	add	r0, r0, r1
   25758:	movw	r1, #0
   2575c:	cmp	r1, r0
   25760:	blt	2584c <__assert_fail@plt+0x14244>
   25764:	b	25864 <__assert_fail@plt+0x1425c>
   25768:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2576c:	movw	r1, #0
   25770:	cmp	r1, r0
   25774:	bge	25864 <__assert_fail@plt+0x1425c>
   25778:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2577c:	sub	r0, r0, #1
   25780:	movw	r1, #127	; 0x7f
   25784:	cmp	r1, r0
   25788:	blt	2584c <__assert_fail@plt+0x14244>
   2578c:	b	25864 <__assert_fail@plt+0x1425c>
   25790:	ldr	r0, [fp, #8]
   25794:	mvn	r1, #127	; 0x7f
   25798:	sdiv	r0, r1, r0
   2579c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   257a0:	cmp	r0, r1
   257a4:	blt	2584c <__assert_fail@plt+0x14244>
   257a8:	b	25864 <__assert_fail@plt+0x1425c>
   257ac:	ldr	r0, [fp, #8]
   257b0:	cmp	r0, #0
   257b4:	bne	257bc <__assert_fail@plt+0x141b4>
   257b8:	b	25864 <__assert_fail@plt+0x1425c>
   257bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   257c0:	cmp	r0, #0
   257c4:	bge	25834 <__assert_fail@plt+0x1422c>
   257c8:	b	257cc <__assert_fail@plt+0x141c4>
   257cc:	b	25818 <__assert_fail@plt+0x14210>
   257d0:	b	25818 <__assert_fail@plt+0x14210>
   257d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   257d8:	cmn	r0, #1
   257dc:	bne	25818 <__assert_fail@plt+0x14210>
   257e0:	b	257e4 <__assert_fail@plt+0x141dc>
   257e4:	ldr	r0, [fp, #8]
   257e8:	mvn	r1, #127	; 0x7f
   257ec:	add	r0, r0, r1
   257f0:	movw	r1, #0
   257f4:	cmp	r1, r0
   257f8:	blt	2584c <__assert_fail@plt+0x14244>
   257fc:	b	25864 <__assert_fail@plt+0x1425c>
   25800:	ldr	r0, [fp, #8]
   25804:	sub	r0, r0, #1
   25808:	movw	r1, #127	; 0x7f
   2580c:	cmp	r1, r0
   25810:	blt	2584c <__assert_fail@plt+0x14244>
   25814:	b	25864 <__assert_fail@plt+0x1425c>
   25818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2581c:	mvn	r1, #127	; 0x7f
   25820:	sdiv	r0, r1, r0
   25824:	ldr	r1, [fp, #8]
   25828:	cmp	r0, r1
   2582c:	blt	2584c <__assert_fail@plt+0x14244>
   25830:	b	25864 <__assert_fail@plt+0x1425c>
   25834:	ldr	r0, [fp, #8]
   25838:	movw	r1, #127	; 0x7f
   2583c:	sdiv	r0, r1, r0
   25840:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25844:	cmp	r0, r1
   25848:	bge	25864 <__assert_fail@plt+0x1425c>
   2584c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25850:	ldr	r1, [fp, #8]
   25854:	mul	r0, r0, r1
   25858:	sxtb	r0, r0
   2585c:	str	r0, [fp, #-28]	; 0xffffffe4
   25860:	b	26a74 <__assert_fail@plt+0x1546c>
   25864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25868:	ldr	r1, [fp, #8]
   2586c:	mul	r0, r0, r1
   25870:	sxtb	r0, r0
   25874:	str	r0, [fp, #-28]	; 0xffffffe4
   25878:	b	26a78 <__assert_fail@plt+0x15470>
   2587c:	ldr	r0, [fp, #8]
   25880:	cmp	r0, #0
   25884:	bge	25994 <__assert_fail@plt+0x1438c>
   25888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2588c:	cmp	r0, #0
   25890:	bge	2591c <__assert_fail@plt+0x14314>
   25894:	b	25898 <__assert_fail@plt+0x14290>
   25898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2589c:	ldr	r1, [fp, #8]
   258a0:	movw	r2, #255	; 0xff
   258a4:	sdiv	r1, r2, r1
   258a8:	cmp	r0, r1
   258ac:	blt	25a30 <__assert_fail@plt+0x14428>
   258b0:	b	25a4c <__assert_fail@plt+0x14444>
   258b4:	b	258b8 <__assert_fail@plt+0x142b0>
   258b8:	ldr	r0, [pc, #-1752]	; 251e8 <__assert_fail@plt+0x13be0>
   258bc:	ldr	r1, [fp, #8]
   258c0:	cmp	r1, r0
   258c4:	blt	258dc <__assert_fail@plt+0x142d4>
   258c8:	b	258e8 <__assert_fail@plt+0x142e0>
   258cc:	ldr	r0, [fp, #8]
   258d0:	movw	r1, #0
   258d4:	cmp	r1, r0
   258d8:	bge	258e8 <__assert_fail@plt+0x142e0>
   258dc:	movw	r0, #0
   258e0:	str	r0, [sp, #160]	; 0xa0
   258e4:	b	25900 <__assert_fail@plt+0x142f8>
   258e8:	ldr	r0, [fp, #8]
   258ec:	movw	r1, #0
   258f0:	sub	r0, r1, r0
   258f4:	movw	r1, #255	; 0xff
   258f8:	sdiv	r0, r1, r0
   258fc:	str	r0, [sp, #160]	; 0xa0
   25900:	ldr	r0, [sp, #160]	; 0xa0
   25904:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25908:	mvn	r2, #0
   2590c:	sub	r1, r2, r1
   25910:	cmp	r0, r1
   25914:	ble	25a30 <__assert_fail@plt+0x14428>
   25918:	b	25a4c <__assert_fail@plt+0x14444>
   2591c:	b	25920 <__assert_fail@plt+0x14318>
   25920:	b	25978 <__assert_fail@plt+0x14370>
   25924:	b	25978 <__assert_fail@plt+0x14370>
   25928:	ldr	r0, [fp, #8]
   2592c:	cmn	r0, #1
   25930:	bne	25978 <__assert_fail@plt+0x14370>
   25934:	b	25938 <__assert_fail@plt+0x14330>
   25938:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2593c:	add	r0, r0, #0
   25940:	movw	r1, #0
   25944:	cmp	r1, r0
   25948:	blt	25a30 <__assert_fail@plt+0x14428>
   2594c:	b	25a4c <__assert_fail@plt+0x14444>
   25950:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25954:	movw	r1, #0
   25958:	cmp	r1, r0
   2595c:	bge	25a4c <__assert_fail@plt+0x14444>
   25960:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25964:	sub	r0, r0, #1
   25968:	mvn	r1, #0
   2596c:	cmp	r1, r0
   25970:	blt	25a30 <__assert_fail@plt+0x14428>
   25974:	b	25a4c <__assert_fail@plt+0x14444>
   25978:	ldr	r0, [fp, #8]
   2597c:	movw	r1, #0
   25980:	sdiv	r0, r1, r0
   25984:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25988:	cmp	r0, r1
   2598c:	blt	25a30 <__assert_fail@plt+0x14428>
   25990:	b	25a4c <__assert_fail@plt+0x14444>
   25994:	ldr	r0, [fp, #8]
   25998:	cmp	r0, #0
   2599c:	bne	259a4 <__assert_fail@plt+0x1439c>
   259a0:	b	25a4c <__assert_fail@plt+0x14444>
   259a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   259a8:	cmp	r0, #0
   259ac:	bge	25a18 <__assert_fail@plt+0x14410>
   259b0:	b	259b4 <__assert_fail@plt+0x143ac>
   259b4:	b	259fc <__assert_fail@plt+0x143f4>
   259b8:	b	259fc <__assert_fail@plt+0x143f4>
   259bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   259c0:	cmn	r0, #1
   259c4:	bne	259fc <__assert_fail@plt+0x143f4>
   259c8:	b	259cc <__assert_fail@plt+0x143c4>
   259cc:	ldr	r0, [fp, #8]
   259d0:	add	r0, r0, #0
   259d4:	movw	r1, #0
   259d8:	cmp	r1, r0
   259dc:	blt	25a30 <__assert_fail@plt+0x14428>
   259e0:	b	25a4c <__assert_fail@plt+0x14444>
   259e4:	ldr	r0, [fp, #8]
   259e8:	sub	r0, r0, #1
   259ec:	mvn	r1, #0
   259f0:	cmp	r1, r0
   259f4:	blt	25a30 <__assert_fail@plt+0x14428>
   259f8:	b	25a4c <__assert_fail@plt+0x14444>
   259fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a00:	movw	r1, #0
   25a04:	sdiv	r0, r1, r0
   25a08:	ldr	r1, [fp, #8]
   25a0c:	cmp	r0, r1
   25a10:	blt	25a30 <__assert_fail@plt+0x14428>
   25a14:	b	25a4c <__assert_fail@plt+0x14444>
   25a18:	ldr	r0, [fp, #8]
   25a1c:	movw	r1, #255	; 0xff
   25a20:	sdiv	r0, r1, r0
   25a24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25a28:	cmp	r0, r1
   25a2c:	bge	25a4c <__assert_fail@plt+0x14444>
   25a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a34:	ldr	r1, [fp, #8]
   25a38:	mul	r0, r0, r1
   25a3c:	and	r0, r0, #255	; 0xff
   25a40:	str	r0, [fp, #-28]	; 0xffffffe4
   25a44:	b	26a74 <__assert_fail@plt+0x1546c>
   25a48:	andhi	r0, r0, r0
   25a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a50:	ldr	r1, [fp, #8]
   25a54:	mul	r0, r0, r1
   25a58:	and	r0, r0, #255	; 0xff
   25a5c:	str	r0, [fp, #-28]	; 0xffffffe4
   25a60:	b	26a78 <__assert_fail@plt+0x15470>
   25a64:	b	25e3c <__assert_fail@plt+0x14834>
   25a68:	b	25a6c <__assert_fail@plt+0x14464>
   25a6c:	ldr	r0, [fp, #8]
   25a70:	cmp	r0, #0
   25a74:	bge	25b88 <__assert_fail@plt+0x14580>
   25a78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a7c:	cmp	r0, #0
   25a80:	bge	25b0c <__assert_fail@plt+0x14504>
   25a84:	b	25a88 <__assert_fail@plt+0x14480>
   25a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25a8c:	ldr	r1, [fp, #8]
   25a90:	movw	r2, #32767	; 0x7fff
   25a94:	sdiv	r1, r2, r1
   25a98:	cmp	r0, r1
   25a9c:	blt	25c28 <__assert_fail@plt+0x14620>
   25aa0:	b	25c40 <__assert_fail@plt+0x14638>
   25aa4:	b	25aa8 <__assert_fail@plt+0x144a0>
   25aa8:	ldr	r0, [pc, #4084]	; 26aa4 <__assert_fail@plt+0x1549c>
   25aac:	ldr	r1, [fp, #8]
   25ab0:	cmp	r1, r0
   25ab4:	blt	25acc <__assert_fail@plt+0x144c4>
   25ab8:	b	25ad8 <__assert_fail@plt+0x144d0>
   25abc:	ldr	r0, [fp, #8]
   25ac0:	movw	r1, #0
   25ac4:	cmp	r1, r0
   25ac8:	bge	25ad8 <__assert_fail@plt+0x144d0>
   25acc:	movw	r0, #0
   25ad0:	str	r0, [sp, #156]	; 0x9c
   25ad4:	b	25af0 <__assert_fail@plt+0x144e8>
   25ad8:	ldr	r0, [fp, #8]
   25adc:	movw	r1, #0
   25ae0:	sub	r0, r1, r0
   25ae4:	movw	r1, #32767	; 0x7fff
   25ae8:	sdiv	r0, r1, r0
   25aec:	str	r0, [sp, #156]	; 0x9c
   25af0:	ldr	r0, [sp, #156]	; 0x9c
   25af4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25af8:	mvn	r2, #0
   25afc:	sub	r1, r2, r1
   25b00:	cmp	r0, r1
   25b04:	ble	25c28 <__assert_fail@plt+0x14620>
   25b08:	b	25c40 <__assert_fail@plt+0x14638>
   25b0c:	b	25b10 <__assert_fail@plt+0x14508>
   25b10:	b	25b6c <__assert_fail@plt+0x14564>
   25b14:	b	25b6c <__assert_fail@plt+0x14564>
   25b18:	ldr	r0, [fp, #8]
   25b1c:	cmn	r0, #1
   25b20:	bne	25b6c <__assert_fail@plt+0x14564>
   25b24:	b	25b28 <__assert_fail@plt+0x14520>
   25b28:	ldr	r0, [pc, #3964]	; 26aac <__assert_fail@plt+0x154a4>
   25b2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25b30:	add	r0, r1, r0
   25b34:	movw	r1, #0
   25b38:	cmp	r1, r0
   25b3c:	blt	25c28 <__assert_fail@plt+0x14620>
   25b40:	b	25c40 <__assert_fail@plt+0x14638>
   25b44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b48:	movw	r1, #0
   25b4c:	cmp	r1, r0
   25b50:	bge	25c40 <__assert_fail@plt+0x14638>
   25b54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b58:	sub	r0, r0, #1
   25b5c:	movw	r1, #32767	; 0x7fff
   25b60:	cmp	r1, r0
   25b64:	blt	25c28 <__assert_fail@plt+0x14620>
   25b68:	b	25c40 <__assert_fail@plt+0x14638>
   25b6c:	ldr	r0, [pc, #3896]	; 26aac <__assert_fail@plt+0x154a4>
   25b70:	ldr	r1, [fp, #8]
   25b74:	sdiv	r0, r0, r1
   25b78:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25b7c:	cmp	r0, r1
   25b80:	blt	25c28 <__assert_fail@plt+0x14620>
   25b84:	b	25c40 <__assert_fail@plt+0x14638>
   25b88:	ldr	r0, [fp, #8]
   25b8c:	cmp	r0, #0
   25b90:	bne	25b98 <__assert_fail@plt+0x14590>
   25b94:	b	25c40 <__assert_fail@plt+0x14638>
   25b98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25b9c:	cmp	r0, #0
   25ba0:	bge	25c10 <__assert_fail@plt+0x14608>
   25ba4:	b	25ba8 <__assert_fail@plt+0x145a0>
   25ba8:	b	25bf4 <__assert_fail@plt+0x145ec>
   25bac:	b	25bf4 <__assert_fail@plt+0x145ec>
   25bb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25bb4:	cmn	r0, #1
   25bb8:	bne	25bf4 <__assert_fail@plt+0x145ec>
   25bbc:	b	25bc0 <__assert_fail@plt+0x145b8>
   25bc0:	ldr	r0, [pc, #3812]	; 26aac <__assert_fail@plt+0x154a4>
   25bc4:	ldr	r1, [fp, #8]
   25bc8:	add	r0, r1, r0
   25bcc:	movw	r1, #0
   25bd0:	cmp	r1, r0
   25bd4:	blt	25c28 <__assert_fail@plt+0x14620>
   25bd8:	b	25c40 <__assert_fail@plt+0x14638>
   25bdc:	ldr	r0, [fp, #8]
   25be0:	sub	r0, r0, #1
   25be4:	movw	r1, #32767	; 0x7fff
   25be8:	cmp	r1, r0
   25bec:	blt	25c28 <__assert_fail@plt+0x14620>
   25bf0:	b	25c40 <__assert_fail@plt+0x14638>
   25bf4:	ldr	r0, [pc, #3760]	; 26aac <__assert_fail@plt+0x154a4>
   25bf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25bfc:	sdiv	r0, r0, r1
   25c00:	ldr	r1, [fp, #8]
   25c04:	cmp	r0, r1
   25c08:	blt	25c28 <__assert_fail@plt+0x14620>
   25c0c:	b	25c40 <__assert_fail@plt+0x14638>
   25c10:	ldr	r0, [fp, #8]
   25c14:	movw	r1, #32767	; 0x7fff
   25c18:	sdiv	r0, r1, r0
   25c1c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25c20:	cmp	r0, r1
   25c24:	bge	25c40 <__assert_fail@plt+0x14638>
   25c28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c2c:	ldr	r1, [fp, #8]
   25c30:	mul	r0, r0, r1
   25c34:	sxth	r0, r0
   25c38:	str	r0, [fp, #-28]	; 0xffffffe4
   25c3c:	b	26a74 <__assert_fail@plt+0x1546c>
   25c40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c44:	ldr	r1, [fp, #8]
   25c48:	mul	r0, r0, r1
   25c4c:	sxth	r0, r0
   25c50:	str	r0, [fp, #-28]	; 0xffffffe4
   25c54:	b	26a78 <__assert_fail@plt+0x15470>
   25c58:	ldr	r0, [fp, #8]
   25c5c:	cmp	r0, #0
   25c60:	bge	25d70 <__assert_fail@plt+0x14768>
   25c64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c68:	cmp	r0, #0
   25c6c:	bge	25cf8 <__assert_fail@plt+0x146f0>
   25c70:	b	25c74 <__assert_fail@plt+0x1466c>
   25c74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25c78:	ldr	r1, [fp, #8]
   25c7c:	movw	r2, #65535	; 0xffff
   25c80:	sdiv	r1, r2, r1
   25c84:	cmp	r0, r1
   25c88:	blt	25e0c <__assert_fail@plt+0x14804>
   25c8c:	b	25e24 <__assert_fail@plt+0x1481c>
   25c90:	b	25c94 <__assert_fail@plt+0x1468c>
   25c94:	ldr	r0, [pc, #3592]	; 26aa4 <__assert_fail@plt+0x1549c>
   25c98:	ldr	r1, [fp, #8]
   25c9c:	cmp	r1, r0
   25ca0:	blt	25cb8 <__assert_fail@plt+0x146b0>
   25ca4:	b	25cc4 <__assert_fail@plt+0x146bc>
   25ca8:	ldr	r0, [fp, #8]
   25cac:	movw	r1, #0
   25cb0:	cmp	r1, r0
   25cb4:	bge	25cc4 <__assert_fail@plt+0x146bc>
   25cb8:	movw	r0, #0
   25cbc:	str	r0, [sp, #152]	; 0x98
   25cc0:	b	25cdc <__assert_fail@plt+0x146d4>
   25cc4:	ldr	r0, [fp, #8]
   25cc8:	movw	r1, #0
   25ccc:	sub	r0, r1, r0
   25cd0:	movw	r1, #65535	; 0xffff
   25cd4:	sdiv	r0, r1, r0
   25cd8:	str	r0, [sp, #152]	; 0x98
   25cdc:	ldr	r0, [sp, #152]	; 0x98
   25ce0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25ce4:	mvn	r2, #0
   25ce8:	sub	r1, r2, r1
   25cec:	cmp	r0, r1
   25cf0:	ble	25e0c <__assert_fail@plt+0x14804>
   25cf4:	b	25e24 <__assert_fail@plt+0x1481c>
   25cf8:	b	25cfc <__assert_fail@plt+0x146f4>
   25cfc:	b	25d54 <__assert_fail@plt+0x1474c>
   25d00:	b	25d54 <__assert_fail@plt+0x1474c>
   25d04:	ldr	r0, [fp, #8]
   25d08:	cmn	r0, #1
   25d0c:	bne	25d54 <__assert_fail@plt+0x1474c>
   25d10:	b	25d14 <__assert_fail@plt+0x1470c>
   25d14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d18:	add	r0, r0, #0
   25d1c:	movw	r1, #0
   25d20:	cmp	r1, r0
   25d24:	blt	25e0c <__assert_fail@plt+0x14804>
   25d28:	b	25e24 <__assert_fail@plt+0x1481c>
   25d2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d30:	movw	r1, #0
   25d34:	cmp	r1, r0
   25d38:	bge	25e24 <__assert_fail@plt+0x1481c>
   25d3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d40:	sub	r0, r0, #1
   25d44:	mvn	r1, #0
   25d48:	cmp	r1, r0
   25d4c:	blt	25e0c <__assert_fail@plt+0x14804>
   25d50:	b	25e24 <__assert_fail@plt+0x1481c>
   25d54:	ldr	r0, [fp, #8]
   25d58:	movw	r1, #0
   25d5c:	sdiv	r0, r1, r0
   25d60:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25d64:	cmp	r0, r1
   25d68:	blt	25e0c <__assert_fail@plt+0x14804>
   25d6c:	b	25e24 <__assert_fail@plt+0x1481c>
   25d70:	ldr	r0, [fp, #8]
   25d74:	cmp	r0, #0
   25d78:	bne	25d80 <__assert_fail@plt+0x14778>
   25d7c:	b	25e24 <__assert_fail@plt+0x1481c>
   25d80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d84:	cmp	r0, #0
   25d88:	bge	25df4 <__assert_fail@plt+0x147ec>
   25d8c:	b	25d90 <__assert_fail@plt+0x14788>
   25d90:	b	25dd8 <__assert_fail@plt+0x147d0>
   25d94:	b	25dd8 <__assert_fail@plt+0x147d0>
   25d98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25d9c:	cmn	r0, #1
   25da0:	bne	25dd8 <__assert_fail@plt+0x147d0>
   25da4:	b	25da8 <__assert_fail@plt+0x147a0>
   25da8:	ldr	r0, [fp, #8]
   25dac:	add	r0, r0, #0
   25db0:	movw	r1, #0
   25db4:	cmp	r1, r0
   25db8:	blt	25e0c <__assert_fail@plt+0x14804>
   25dbc:	b	25e24 <__assert_fail@plt+0x1481c>
   25dc0:	ldr	r0, [fp, #8]
   25dc4:	sub	r0, r0, #1
   25dc8:	mvn	r1, #0
   25dcc:	cmp	r1, r0
   25dd0:	blt	25e0c <__assert_fail@plt+0x14804>
   25dd4:	b	25e24 <__assert_fail@plt+0x1481c>
   25dd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ddc:	movw	r1, #0
   25de0:	sdiv	r0, r1, r0
   25de4:	ldr	r1, [fp, #8]
   25de8:	cmp	r0, r1
   25dec:	blt	25e0c <__assert_fail@plt+0x14804>
   25df0:	b	25e24 <__assert_fail@plt+0x1481c>
   25df4:	ldr	r0, [fp, #8]
   25df8:	movw	r1, #65535	; 0xffff
   25dfc:	sdiv	r0, r1, r0
   25e00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25e04:	cmp	r0, r1
   25e08:	bge	25e24 <__assert_fail@plt+0x1481c>
   25e0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e10:	ldr	r1, [fp, #8]
   25e14:	mul	r0, r0, r1
   25e18:	uxth	r0, r0
   25e1c:	str	r0, [fp, #-28]	; 0xffffffe4
   25e20:	b	26a74 <__assert_fail@plt+0x1546c>
   25e24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e28:	ldr	r1, [fp, #8]
   25e2c:	mul	r0, r0, r1
   25e30:	uxth	r0, r0
   25e34:	str	r0, [fp, #-28]	; 0xffffffe4
   25e38:	b	26a78 <__assert_fail@plt+0x15470>
   25e3c:	b	25e40 <__assert_fail@plt+0x14838>
   25e40:	b	25e44 <__assert_fail@plt+0x1483c>
   25e44:	ldr	r0, [fp, #8]
   25e48:	cmp	r0, #0
   25e4c:	bge	25f50 <__assert_fail@plt+0x14948>
   25e50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25e54:	cmp	r0, #0
   25e58:	bge	25ee4 <__assert_fail@plt+0x148dc>
   25e5c:	b	25e60 <__assert_fail@plt+0x14858>
   25e60:	ldr	r0, [pc, #3128]	; 26aa0 <__assert_fail@plt+0x15498>
   25e64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25e68:	ldr	r2, [fp, #8]
   25e6c:	sdiv	r0, r0, r2
   25e70:	cmp	r1, r0
   25e74:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25e78:	b	25ff4 <__assert_fail@plt+0x149ec>
   25e7c:	b	25e80 <__assert_fail@plt+0x14878>
   25e80:	ldr	r0, [pc, #3100]	; 26aa4 <__assert_fail@plt+0x1549c>
   25e84:	ldr	r1, [fp, #8]
   25e88:	cmp	r1, r0
   25e8c:	blt	25ea4 <__assert_fail@plt+0x1489c>
   25e90:	b	25eb0 <__assert_fail@plt+0x148a8>
   25e94:	ldr	r0, [fp, #8]
   25e98:	movw	r1, #0
   25e9c:	cmp	r1, r0
   25ea0:	bge	25eb0 <__assert_fail@plt+0x148a8>
   25ea4:	movw	r0, #0
   25ea8:	str	r0, [sp, #148]	; 0x94
   25eac:	b	25ec8 <__assert_fail@plt+0x148c0>
   25eb0:	ldr	r0, [pc, #3048]	; 26aa0 <__assert_fail@plt+0x15498>
   25eb4:	ldr	r1, [fp, #8]
   25eb8:	movw	r2, #0
   25ebc:	sub	r1, r2, r1
   25ec0:	sdiv	r0, r0, r1
   25ec4:	str	r0, [sp, #148]	; 0x94
   25ec8:	ldr	r0, [sp, #148]	; 0x94
   25ecc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25ed0:	mvn	r2, #0
   25ed4:	sub	r1, r2, r1
   25ed8:	cmp	r0, r1
   25edc:	ble	25fe0 <__assert_fail@plt+0x149d8>
   25ee0:	b	25ff4 <__assert_fail@plt+0x149ec>
   25ee4:	ldr	r0, [fp, #8]
   25ee8:	cmn	r0, #1
   25eec:	bne	25f34 <__assert_fail@plt+0x1492c>
   25ef0:	b	25ef4 <__assert_fail@plt+0x148ec>
   25ef4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ef8:	add	r0, r0, #-2147483648	; 0x80000000
   25efc:	movw	r1, #0
   25f00:	cmp	r1, r0
   25f04:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25f08:	b	25ff4 <__assert_fail@plt+0x149ec>
   25f0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f10:	movw	r1, #0
   25f14:	cmp	r1, r0
   25f18:	bge	25ff4 <__assert_fail@plt+0x149ec>
   25f1c:	ldr	r0, [pc, #2940]	; 26aa0 <__assert_fail@plt+0x15498>
   25f20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25f24:	sub	r1, r1, #1
   25f28:	cmp	r0, r1
   25f2c:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25f30:	b	25ff4 <__assert_fail@plt+0x149ec>
   25f34:	ldr	r0, [pc, #2924]	; 26aa8 <__assert_fail@plt+0x154a0>
   25f38:	ldr	r1, [fp, #8]
   25f3c:	sdiv	r0, r0, r1
   25f40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25f44:	cmp	r0, r1
   25f48:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25f4c:	b	25ff4 <__assert_fail@plt+0x149ec>
   25f50:	ldr	r0, [fp, #8]
   25f54:	cmp	r0, #0
   25f58:	bne	25f60 <__assert_fail@plt+0x14958>
   25f5c:	b	25ff4 <__assert_fail@plt+0x149ec>
   25f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f64:	cmp	r0, #0
   25f68:	bge	25fc8 <__assert_fail@plt+0x149c0>
   25f6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25f70:	cmn	r0, #1
   25f74:	bne	25fac <__assert_fail@plt+0x149a4>
   25f78:	b	25f7c <__assert_fail@plt+0x14974>
   25f7c:	ldr	r0, [fp, #8]
   25f80:	add	r0, r0, #-2147483648	; 0x80000000
   25f84:	movw	r1, #0
   25f88:	cmp	r1, r0
   25f8c:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25f90:	b	25ff4 <__assert_fail@plt+0x149ec>
   25f94:	ldr	r0, [pc, #2820]	; 26aa0 <__assert_fail@plt+0x15498>
   25f98:	ldr	r1, [fp, #8]
   25f9c:	sub	r1, r1, #1
   25fa0:	cmp	r0, r1
   25fa4:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25fa8:	b	25ff4 <__assert_fail@plt+0x149ec>
   25fac:	ldr	r0, [pc, #2804]	; 26aa8 <__assert_fail@plt+0x154a0>
   25fb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25fb4:	sdiv	r0, r0, r1
   25fb8:	ldr	r1, [fp, #8]
   25fbc:	cmp	r0, r1
   25fc0:	blt	25fe0 <__assert_fail@plt+0x149d8>
   25fc4:	b	25ff4 <__assert_fail@plt+0x149ec>
   25fc8:	ldr	r0, [pc, #2768]	; 26aa0 <__assert_fail@plt+0x15498>
   25fcc:	ldr	r1, [fp, #8]
   25fd0:	sdiv	r0, r0, r1
   25fd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25fd8:	cmp	r0, r1
   25fdc:	bge	25ff4 <__assert_fail@plt+0x149ec>
   25fe0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25fe4:	ldr	r1, [fp, #8]
   25fe8:	mul	r0, r0, r1
   25fec:	str	r0, [fp, #-28]	; 0xffffffe4
   25ff0:	b	26a74 <__assert_fail@plt+0x1546c>
   25ff4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   25ff8:	ldr	r1, [fp, #8]
   25ffc:	mul	r0, r0, r1
   26000:	str	r0, [fp, #-28]	; 0xffffffe4
   26004:	b	26a78 <__assert_fail@plt+0x15470>
   26008:	ldr	r0, [fp, #8]
   2600c:	cmp	r0, #0
   26010:	bge	26120 <__assert_fail@plt+0x14b18>
   26014:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26018:	cmp	r0, #0
   2601c:	bge	260a8 <__assert_fail@plt+0x14aa0>
   26020:	b	26040 <__assert_fail@plt+0x14a38>
   26024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26028:	ldr	r1, [fp, #8]
   2602c:	mvn	r2, #0
   26030:	udiv	r1, r2, r1
   26034:	cmp	r0, r1
   26038:	bcc	261bc <__assert_fail@plt+0x14bb4>
   2603c:	b	261d0 <__assert_fail@plt+0x14bc8>
   26040:	b	26044 <__assert_fail@plt+0x14a3c>
   26044:	ldr	r0, [pc, #2648]	; 26aa4 <__assert_fail@plt+0x1549c>
   26048:	ldr	r1, [fp, #8]
   2604c:	cmp	r1, r0
   26050:	blt	26068 <__assert_fail@plt+0x14a60>
   26054:	b	26074 <__assert_fail@plt+0x14a6c>
   26058:	ldr	r0, [fp, #8]
   2605c:	movw	r1, #0
   26060:	cmp	r1, r0
   26064:	bge	26074 <__assert_fail@plt+0x14a6c>
   26068:	movw	r0, #1
   2606c:	str	r0, [sp, #144]	; 0x90
   26070:	b	2608c <__assert_fail@plt+0x14a84>
   26074:	ldr	r0, [fp, #8]
   26078:	movw	r1, #0
   2607c:	sub	r0, r1, r0
   26080:	mvn	r1, #0
   26084:	udiv	r0, r1, r0
   26088:	str	r0, [sp, #144]	; 0x90
   2608c:	ldr	r0, [sp, #144]	; 0x90
   26090:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26094:	mvn	r2, #0
   26098:	sub	r1, r2, r1
   2609c:	cmp	r0, r1
   260a0:	bls	261bc <__assert_fail@plt+0x14bb4>
   260a4:	b	261d0 <__assert_fail@plt+0x14bc8>
   260a8:	b	260ac <__assert_fail@plt+0x14aa4>
   260ac:	b	26104 <__assert_fail@plt+0x14afc>
   260b0:	b	26104 <__assert_fail@plt+0x14afc>
   260b4:	ldr	r0, [fp, #8]
   260b8:	cmn	r0, #1
   260bc:	bne	26104 <__assert_fail@plt+0x14afc>
   260c0:	b	260c4 <__assert_fail@plt+0x14abc>
   260c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   260c8:	add	r0, r0, #0
   260cc:	movw	r1, #0
   260d0:	cmp	r1, r0
   260d4:	blt	261bc <__assert_fail@plt+0x14bb4>
   260d8:	b	261d0 <__assert_fail@plt+0x14bc8>
   260dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   260e0:	movw	r1, #0
   260e4:	cmp	r1, r0
   260e8:	bge	261d0 <__assert_fail@plt+0x14bc8>
   260ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   260f0:	sub	r0, r0, #1
   260f4:	mvn	r1, #0
   260f8:	cmp	r1, r0
   260fc:	blt	261bc <__assert_fail@plt+0x14bb4>
   26100:	b	261d0 <__assert_fail@plt+0x14bc8>
   26104:	ldr	r0, [fp, #8]
   26108:	movw	r1, #0
   2610c:	sdiv	r0, r1, r0
   26110:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26114:	cmp	r0, r1
   26118:	blt	261bc <__assert_fail@plt+0x14bb4>
   2611c:	b	261d0 <__assert_fail@plt+0x14bc8>
   26120:	ldr	r0, [fp, #8]
   26124:	cmp	r0, #0
   26128:	bne	26130 <__assert_fail@plt+0x14b28>
   2612c:	b	261d0 <__assert_fail@plt+0x14bc8>
   26130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26134:	cmp	r0, #0
   26138:	bge	261a4 <__assert_fail@plt+0x14b9c>
   2613c:	b	26140 <__assert_fail@plt+0x14b38>
   26140:	b	26188 <__assert_fail@plt+0x14b80>
   26144:	b	26188 <__assert_fail@plt+0x14b80>
   26148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2614c:	cmn	r0, #1
   26150:	bne	26188 <__assert_fail@plt+0x14b80>
   26154:	b	26158 <__assert_fail@plt+0x14b50>
   26158:	ldr	r0, [fp, #8]
   2615c:	add	r0, r0, #0
   26160:	movw	r1, #0
   26164:	cmp	r1, r0
   26168:	blt	261bc <__assert_fail@plt+0x14bb4>
   2616c:	b	261d0 <__assert_fail@plt+0x14bc8>
   26170:	ldr	r0, [fp, #8]
   26174:	sub	r0, r0, #1
   26178:	mvn	r1, #0
   2617c:	cmp	r1, r0
   26180:	blt	261bc <__assert_fail@plt+0x14bb4>
   26184:	b	261d0 <__assert_fail@plt+0x14bc8>
   26188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2618c:	movw	r1, #0
   26190:	sdiv	r0, r1, r0
   26194:	ldr	r1, [fp, #8]
   26198:	cmp	r0, r1
   2619c:	blt	261bc <__assert_fail@plt+0x14bb4>
   261a0:	b	261d0 <__assert_fail@plt+0x14bc8>
   261a4:	ldr	r0, [fp, #8]
   261a8:	mvn	r1, #0
   261ac:	udiv	r0, r1, r0
   261b0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   261b4:	cmp	r0, r1
   261b8:	bcs	261d0 <__assert_fail@plt+0x14bc8>
   261bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261c0:	ldr	r1, [fp, #8]
   261c4:	mul	r0, r0, r1
   261c8:	str	r0, [fp, #-28]	; 0xffffffe4
   261cc:	b	26a74 <__assert_fail@plt+0x1546c>
   261d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261d4:	ldr	r1, [fp, #8]
   261d8:	mul	r0, r0, r1
   261dc:	str	r0, [fp, #-28]	; 0xffffffe4
   261e0:	b	26a78 <__assert_fail@plt+0x15470>
   261e4:	b	261e8 <__assert_fail@plt+0x14be0>
   261e8:	b	261ec <__assert_fail@plt+0x14be4>
   261ec:	ldr	r0, [fp, #8]
   261f0:	cmp	r0, #0
   261f4:	bge	262f8 <__assert_fail@plt+0x14cf0>
   261f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   261fc:	cmp	r0, #0
   26200:	bge	2628c <__assert_fail@plt+0x14c84>
   26204:	b	26208 <__assert_fail@plt+0x14c00>
   26208:	ldr	r0, [pc, #2192]	; 26aa0 <__assert_fail@plt+0x15498>
   2620c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26210:	ldr	r2, [fp, #8]
   26214:	sdiv	r0, r0, r2
   26218:	cmp	r1, r0
   2621c:	blt	26388 <__assert_fail@plt+0x14d80>
   26220:	b	2639c <__assert_fail@plt+0x14d94>
   26224:	b	26228 <__assert_fail@plt+0x14c20>
   26228:	ldr	r0, [pc, #2164]	; 26aa4 <__assert_fail@plt+0x1549c>
   2622c:	ldr	r1, [fp, #8]
   26230:	cmp	r1, r0
   26234:	blt	2624c <__assert_fail@plt+0x14c44>
   26238:	b	26258 <__assert_fail@plt+0x14c50>
   2623c:	ldr	r0, [fp, #8]
   26240:	movw	r1, #0
   26244:	cmp	r1, r0
   26248:	bge	26258 <__assert_fail@plt+0x14c50>
   2624c:	movw	r0, #0
   26250:	str	r0, [sp, #140]	; 0x8c
   26254:	b	26270 <__assert_fail@plt+0x14c68>
   26258:	ldr	r0, [pc, #2112]	; 26aa0 <__assert_fail@plt+0x15498>
   2625c:	ldr	r1, [fp, #8]
   26260:	movw	r2, #0
   26264:	sub	r1, r2, r1
   26268:	sdiv	r0, r0, r1
   2626c:	str	r0, [sp, #140]	; 0x8c
   26270:	ldr	r0, [sp, #140]	; 0x8c
   26274:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26278:	mvn	r2, #0
   2627c:	sub	r1, r2, r1
   26280:	cmp	r0, r1
   26284:	ble	26388 <__assert_fail@plt+0x14d80>
   26288:	b	2639c <__assert_fail@plt+0x14d94>
   2628c:	ldr	r0, [fp, #8]
   26290:	cmn	r0, #1
   26294:	bne	262dc <__assert_fail@plt+0x14cd4>
   26298:	b	2629c <__assert_fail@plt+0x14c94>
   2629c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262a0:	add	r0, r0, #-2147483648	; 0x80000000
   262a4:	movw	r1, #0
   262a8:	cmp	r1, r0
   262ac:	blt	26388 <__assert_fail@plt+0x14d80>
   262b0:	b	2639c <__assert_fail@plt+0x14d94>
   262b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   262b8:	movw	r1, #0
   262bc:	cmp	r1, r0
   262c0:	bge	2639c <__assert_fail@plt+0x14d94>
   262c4:	ldr	r0, [pc, #2004]	; 26aa0 <__assert_fail@plt+0x15498>
   262c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   262cc:	sub	r1, r1, #1
   262d0:	cmp	r0, r1
   262d4:	blt	26388 <__assert_fail@plt+0x14d80>
   262d8:	b	2639c <__assert_fail@plt+0x14d94>
   262dc:	ldr	r0, [pc, #1988]	; 26aa8 <__assert_fail@plt+0x154a0>
   262e0:	ldr	r1, [fp, #8]
   262e4:	sdiv	r0, r0, r1
   262e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   262ec:	cmp	r0, r1
   262f0:	blt	26388 <__assert_fail@plt+0x14d80>
   262f4:	b	2639c <__assert_fail@plt+0x14d94>
   262f8:	ldr	r0, [fp, #8]
   262fc:	cmp	r0, #0
   26300:	bne	26308 <__assert_fail@plt+0x14d00>
   26304:	b	2639c <__assert_fail@plt+0x14d94>
   26308:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2630c:	cmp	r0, #0
   26310:	bge	26370 <__assert_fail@plt+0x14d68>
   26314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26318:	cmn	r0, #1
   2631c:	bne	26354 <__assert_fail@plt+0x14d4c>
   26320:	b	26324 <__assert_fail@plt+0x14d1c>
   26324:	ldr	r0, [fp, #8]
   26328:	add	r0, r0, #-2147483648	; 0x80000000
   2632c:	movw	r1, #0
   26330:	cmp	r1, r0
   26334:	blt	26388 <__assert_fail@plt+0x14d80>
   26338:	b	2639c <__assert_fail@plt+0x14d94>
   2633c:	ldr	r0, [pc, #1884]	; 26aa0 <__assert_fail@plt+0x15498>
   26340:	ldr	r1, [fp, #8]
   26344:	sub	r1, r1, #1
   26348:	cmp	r0, r1
   2634c:	blt	26388 <__assert_fail@plt+0x14d80>
   26350:	b	2639c <__assert_fail@plt+0x14d94>
   26354:	ldr	r0, [pc, #1868]	; 26aa8 <__assert_fail@plt+0x154a0>
   26358:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2635c:	sdiv	r0, r0, r1
   26360:	ldr	r1, [fp, #8]
   26364:	cmp	r0, r1
   26368:	blt	26388 <__assert_fail@plt+0x14d80>
   2636c:	b	2639c <__assert_fail@plt+0x14d94>
   26370:	ldr	r0, [pc, #1832]	; 26aa0 <__assert_fail@plt+0x15498>
   26374:	ldr	r1, [fp, #8]
   26378:	sdiv	r0, r0, r1
   2637c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26380:	cmp	r0, r1
   26384:	bge	2639c <__assert_fail@plt+0x14d94>
   26388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2638c:	ldr	r1, [fp, #8]
   26390:	mul	r0, r0, r1
   26394:	str	r0, [fp, #-28]	; 0xffffffe4
   26398:	b	26a74 <__assert_fail@plt+0x1546c>
   2639c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263a0:	ldr	r1, [fp, #8]
   263a4:	mul	r0, r0, r1
   263a8:	str	r0, [fp, #-28]	; 0xffffffe4
   263ac:	b	26a78 <__assert_fail@plt+0x15470>
   263b0:	ldr	r0, [fp, #8]
   263b4:	cmp	r0, #0
   263b8:	bge	264c8 <__assert_fail@plt+0x14ec0>
   263bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263c0:	cmp	r0, #0
   263c4:	bge	26450 <__assert_fail@plt+0x14e48>
   263c8:	b	263e8 <__assert_fail@plt+0x14de0>
   263cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   263d0:	ldr	r1, [fp, #8]
   263d4:	mvn	r2, #0
   263d8:	udiv	r1, r2, r1
   263dc:	cmp	r0, r1
   263e0:	bcc	26564 <__assert_fail@plt+0x14f5c>
   263e4:	b	26578 <__assert_fail@plt+0x14f70>
   263e8:	b	263ec <__assert_fail@plt+0x14de4>
   263ec:	ldr	r0, [pc, #1712]	; 26aa4 <__assert_fail@plt+0x1549c>
   263f0:	ldr	r1, [fp, #8]
   263f4:	cmp	r1, r0
   263f8:	blt	26410 <__assert_fail@plt+0x14e08>
   263fc:	b	2641c <__assert_fail@plt+0x14e14>
   26400:	ldr	r0, [fp, #8]
   26404:	movw	r1, #0
   26408:	cmp	r1, r0
   2640c:	bge	2641c <__assert_fail@plt+0x14e14>
   26410:	movw	r0, #1
   26414:	str	r0, [sp, #136]	; 0x88
   26418:	b	26434 <__assert_fail@plt+0x14e2c>
   2641c:	ldr	r0, [fp, #8]
   26420:	movw	r1, #0
   26424:	sub	r0, r1, r0
   26428:	mvn	r1, #0
   2642c:	udiv	r0, r1, r0
   26430:	str	r0, [sp, #136]	; 0x88
   26434:	ldr	r0, [sp, #136]	; 0x88
   26438:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2643c:	mvn	r2, #0
   26440:	sub	r1, r2, r1
   26444:	cmp	r0, r1
   26448:	bls	26564 <__assert_fail@plt+0x14f5c>
   2644c:	b	26578 <__assert_fail@plt+0x14f70>
   26450:	b	26454 <__assert_fail@plt+0x14e4c>
   26454:	b	264ac <__assert_fail@plt+0x14ea4>
   26458:	b	264ac <__assert_fail@plt+0x14ea4>
   2645c:	ldr	r0, [fp, #8]
   26460:	cmn	r0, #1
   26464:	bne	264ac <__assert_fail@plt+0x14ea4>
   26468:	b	2646c <__assert_fail@plt+0x14e64>
   2646c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26470:	add	r0, r0, #0
   26474:	movw	r1, #0
   26478:	cmp	r1, r0
   2647c:	blt	26564 <__assert_fail@plt+0x14f5c>
   26480:	b	26578 <__assert_fail@plt+0x14f70>
   26484:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26488:	movw	r1, #0
   2648c:	cmp	r1, r0
   26490:	bge	26578 <__assert_fail@plt+0x14f70>
   26494:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26498:	sub	r0, r0, #1
   2649c:	mvn	r1, #0
   264a0:	cmp	r1, r0
   264a4:	blt	26564 <__assert_fail@plt+0x14f5c>
   264a8:	b	26578 <__assert_fail@plt+0x14f70>
   264ac:	ldr	r0, [fp, #8]
   264b0:	movw	r1, #0
   264b4:	sdiv	r0, r1, r0
   264b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   264bc:	cmp	r0, r1
   264c0:	blt	26564 <__assert_fail@plt+0x14f5c>
   264c4:	b	26578 <__assert_fail@plt+0x14f70>
   264c8:	ldr	r0, [fp, #8]
   264cc:	cmp	r0, #0
   264d0:	bne	264d8 <__assert_fail@plt+0x14ed0>
   264d4:	b	26578 <__assert_fail@plt+0x14f70>
   264d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   264dc:	cmp	r0, #0
   264e0:	bge	2654c <__assert_fail@plt+0x14f44>
   264e4:	b	264e8 <__assert_fail@plt+0x14ee0>
   264e8:	b	26530 <__assert_fail@plt+0x14f28>
   264ec:	b	26530 <__assert_fail@plt+0x14f28>
   264f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   264f4:	cmn	r0, #1
   264f8:	bne	26530 <__assert_fail@plt+0x14f28>
   264fc:	b	26500 <__assert_fail@plt+0x14ef8>
   26500:	ldr	r0, [fp, #8]
   26504:	add	r0, r0, #0
   26508:	movw	r1, #0
   2650c:	cmp	r1, r0
   26510:	blt	26564 <__assert_fail@plt+0x14f5c>
   26514:	b	26578 <__assert_fail@plt+0x14f70>
   26518:	ldr	r0, [fp, #8]
   2651c:	sub	r0, r0, #1
   26520:	mvn	r1, #0
   26524:	cmp	r1, r0
   26528:	blt	26564 <__assert_fail@plt+0x14f5c>
   2652c:	b	26578 <__assert_fail@plt+0x14f70>
   26530:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26534:	movw	r1, #0
   26538:	sdiv	r0, r1, r0
   2653c:	ldr	r1, [fp, #8]
   26540:	cmp	r0, r1
   26544:	blt	26564 <__assert_fail@plt+0x14f5c>
   26548:	b	26578 <__assert_fail@plt+0x14f70>
   2654c:	ldr	r0, [fp, #8]
   26550:	mvn	r1, #0
   26554:	udiv	r0, r1, r0
   26558:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2655c:	cmp	r0, r1
   26560:	bcs	26578 <__assert_fail@plt+0x14f70>
   26564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26568:	ldr	r1, [fp, #8]
   2656c:	mul	r0, r0, r1
   26570:	str	r0, [fp, #-28]	; 0xffffffe4
   26574:	b	26a74 <__assert_fail@plt+0x1546c>
   26578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2657c:	ldr	r1, [fp, #8]
   26580:	mul	r0, r0, r1
   26584:	str	r0, [fp, #-28]	; 0xffffffe4
   26588:	b	26a78 <__assert_fail@plt+0x15470>
   2658c:	b	26590 <__assert_fail@plt+0x14f88>
   26590:	ldr	r0, [fp, #8]
   26594:	cmp	r0, #0
   26598:	bge	26720 <__assert_fail@plt+0x15118>
   2659c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   265a0:	cmp	r0, #0
   265a4:	bge	2668c <__assert_fail@plt+0x15084>
   265a8:	b	265ac <__assert_fail@plt+0x14fa4>
   265ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   265b0:	ldr	r1, [fp, #8]
   265b4:	asr	r3, r1, #31
   265b8:	mvn	r2, #0
   265bc:	mvn	ip, #-2147483648	; 0x80000000
   265c0:	str	r0, [sp, #132]	; 0x84
   265c4:	mov	r0, r2
   265c8:	str	r1, [sp, #128]	; 0x80
   265cc:	mov	r1, ip
   265d0:	ldr	r2, [sp, #128]	; 0x80
   265d4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   265d8:	ldr	r2, [sp, #132]	; 0x84
   265dc:	subs	r0, r2, r0
   265e0:	rscs	r1, r1, r2, asr #31
   265e4:	str	r0, [sp, #124]	; 0x7c
   265e8:	str	r1, [sp, #120]	; 0x78
   265ec:	blt	26800 <__assert_fail@plt+0x151f8>
   265f0:	b	26814 <__assert_fail@plt+0x1520c>
   265f4:	b	265f8 <__assert_fail@plt+0x14ff0>
   265f8:	ldr	r0, [pc, #1188]	; 26aa4 <__assert_fail@plt+0x1549c>
   265fc:	ldr	r1, [fp, #8]
   26600:	cmp	r1, r0
   26604:	blt	2661c <__assert_fail@plt+0x15014>
   26608:	b	26630 <__assert_fail@plt+0x15028>
   2660c:	ldr	r0, [fp, #8]
   26610:	movw	r1, #0
   26614:	cmp	r1, r0
   26618:	bge	26630 <__assert_fail@plt+0x15028>
   2661c:	mov	r0, #0
   26620:	mvn	r1, #0
   26624:	str	r1, [sp, #116]	; 0x74
   26628:	str	r0, [sp, #112]	; 0x70
   2662c:	b	26664 <__assert_fail@plt+0x1505c>
   26630:	ldr	r0, [fp, #8]
   26634:	rsb	r0, r0, #0
   26638:	asr	r3, r0, #31
   2663c:	mvn	r1, #0
   26640:	mvn	r2, #-2147483648	; 0x80000000
   26644:	str	r0, [sp, #108]	; 0x6c
   26648:	mov	r0, r1
   2664c:	mov	r1, r2
   26650:	ldr	r2, [sp, #108]	; 0x6c
   26654:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   26658:	str	r0, [sp, #116]	; 0x74
   2665c:	str	r1, [sp, #112]	; 0x70
   26660:	b	26664 <__assert_fail@plt+0x1505c>
   26664:	ldr	r0, [sp, #112]	; 0x70
   26668:	ldr	r1, [sp, #116]	; 0x74
   2666c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26670:	mvn	r2, r2
   26674:	subs	r1, r2, r1
   26678:	rscs	r0, r0, r2, asr #31
   2667c:	str	r1, [sp, #104]	; 0x68
   26680:	str	r0, [sp, #100]	; 0x64
   26684:	bge	26800 <__assert_fail@plt+0x151f8>
   26688:	b	26814 <__assert_fail@plt+0x1520c>
   2668c:	ldr	r0, [fp, #8]
   26690:	cmn	r0, #1
   26694:	bne	266e0 <__assert_fail@plt+0x150d8>
   26698:	b	2669c <__assert_fail@plt+0x15094>
   2669c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   266a0:	mov	r1, #-2147483648	; 0x80000000
   266a4:	add	r1, r1, r0, asr #31
   266a8:	rsbs	r0, r0, #0
   266ac:	rscs	r1, r1, #0
   266b0:	str	r0, [sp, #96]	; 0x60
   266b4:	str	r1, [sp, #92]	; 0x5c
   266b8:	blt	26800 <__assert_fail@plt+0x151f8>
   266bc:	b	26814 <__assert_fail@plt+0x1520c>
   266c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   266c4:	movw	r1, #0
   266c8:	cmp	r1, r0
   266cc:	bge	26814 <__assert_fail@plt+0x1520c>
   266d0:	mov	r0, #0
   266d4:	cmp	r0, #0
   266d8:	bne	26800 <__assert_fail@plt+0x151f8>
   266dc:	b	26814 <__assert_fail@plt+0x1520c>
   266e0:	ldr	r0, [fp, #8]
   266e4:	asr	r3, r0, #31
   266e8:	mov	r1, #0
   266ec:	mov	r2, #-2147483648	; 0x80000000
   266f0:	str	r0, [sp, #88]	; 0x58
   266f4:	mov	r0, r1
   266f8:	mov	r1, r2
   266fc:	ldr	r2, [sp, #88]	; 0x58
   26700:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   26704:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26708:	subs	r0, r0, r2
   2670c:	sbcs	r1, r1, r2, asr #31
   26710:	str	r0, [sp, #84]	; 0x54
   26714:	str	r1, [sp, #80]	; 0x50
   26718:	blt	26800 <__assert_fail@plt+0x151f8>
   2671c:	b	26814 <__assert_fail@plt+0x1520c>
   26720:	ldr	r0, [fp, #8]
   26724:	cmp	r0, #0
   26728:	bne	26730 <__assert_fail@plt+0x15128>
   2672c:	b	26814 <__assert_fail@plt+0x1520c>
   26730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26734:	cmp	r0, #0
   26738:	bge	267c0 <__assert_fail@plt+0x151b8>
   2673c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26740:	cmn	r0, #1
   26744:	bne	26780 <__assert_fail@plt+0x15178>
   26748:	b	2674c <__assert_fail@plt+0x15144>
   2674c:	ldr	r0, [fp, #8]
   26750:	mov	r1, #-2147483648	; 0x80000000
   26754:	add	r1, r1, r0, asr #31
   26758:	rsbs	r0, r0, #0
   2675c:	rscs	r1, r1, #0
   26760:	str	r0, [sp, #76]	; 0x4c
   26764:	str	r1, [sp, #72]	; 0x48
   26768:	blt	26800 <__assert_fail@plt+0x151f8>
   2676c:	b	26814 <__assert_fail@plt+0x1520c>
   26770:	mov	r0, #0
   26774:	cmp	r0, #0
   26778:	bne	26800 <__assert_fail@plt+0x151f8>
   2677c:	b	26814 <__assert_fail@plt+0x1520c>
   26780:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26784:	asr	r3, r0, #31
   26788:	mov	r1, #0
   2678c:	mov	r2, #-2147483648	; 0x80000000
   26790:	str	r0, [sp, #68]	; 0x44
   26794:	mov	r0, r1
   26798:	mov	r1, r2
   2679c:	ldr	r2, [sp, #68]	; 0x44
   267a0:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   267a4:	ldr	r2, [fp, #8]
   267a8:	subs	r0, r0, r2
   267ac:	sbcs	r1, r1, r2, asr #31
   267b0:	str	r0, [sp, #64]	; 0x40
   267b4:	str	r1, [sp, #60]	; 0x3c
   267b8:	blt	26800 <__assert_fail@plt+0x151f8>
   267bc:	b	26814 <__assert_fail@plt+0x1520c>
   267c0:	ldr	r0, [fp, #8]
   267c4:	asr	r3, r0, #31
   267c8:	mvn	r1, #0
   267cc:	mvn	r2, #-2147483648	; 0x80000000
   267d0:	str	r0, [sp, #56]	; 0x38
   267d4:	mov	r0, r1
   267d8:	mov	r1, r2
   267dc:	ldr	r2, [sp, #56]	; 0x38
   267e0:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   267e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   267e8:	subs	r0, r0, r2
   267ec:	sbcs	r1, r1, r2, asr #31
   267f0:	str	r0, [sp, #52]	; 0x34
   267f4:	str	r1, [sp, #48]	; 0x30
   267f8:	bge	26814 <__assert_fail@plt+0x1520c>
   267fc:	b	26800 <__assert_fail@plt+0x151f8>
   26800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26804:	ldr	r1, [fp, #8]
   26808:	mul	r0, r0, r1
   2680c:	str	r0, [fp, #-28]	; 0xffffffe4
   26810:	b	26a74 <__assert_fail@plt+0x1546c>
   26814:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26818:	ldr	r1, [fp, #8]
   2681c:	mul	r0, r0, r1
   26820:	str	r0, [fp, #-28]	; 0xffffffe4
   26824:	b	26a78 <__assert_fail@plt+0x15470>
   26828:	ldr	r0, [fp, #8]
   2682c:	cmp	r0, #0
   26830:	bge	26990 <__assert_fail@plt+0x15388>
   26834:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26838:	cmp	r0, #0
   2683c:	bge	26918 <__assert_fail@plt+0x15310>
   26840:	b	26888 <__assert_fail@plt+0x15280>
   26844:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26848:	ldr	r1, [fp, #8]
   2684c:	asr	r3, r1, #31
   26850:	mvn	r2, #0
   26854:	str	r0, [sp, #44]	; 0x2c
   26858:	mov	r0, r2
   2685c:	str	r1, [sp, #40]	; 0x28
   26860:	mov	r1, r2
   26864:	ldr	r2, [sp, #40]	; 0x28
   26868:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2686c:	ldr	r2, [sp, #44]	; 0x2c
   26870:	subs	r0, r2, r0
   26874:	rscs	r1, r1, r2, asr #31
   26878:	str	r0, [sp, #36]	; 0x24
   2687c:	str	r1, [sp, #32]
   26880:	bcc	26a4c <__assert_fail@plt+0x15444>
   26884:	b	26a60 <__assert_fail@plt+0x15458>
   26888:	b	2688c <__assert_fail@plt+0x15284>
   2688c:	ldr	r0, [pc, #528]	; 26aa4 <__assert_fail@plt+0x1549c>
   26890:	ldr	r1, [fp, #8]
   26894:	cmp	r1, r0
   26898:	blt	268b0 <__assert_fail@plt+0x152a8>
   2689c:	b	268c4 <__assert_fail@plt+0x152bc>
   268a0:	ldr	r0, [fp, #8]
   268a4:	movw	r1, #0
   268a8:	cmp	r1, r0
   268ac:	bge	268c4 <__assert_fail@plt+0x152bc>
   268b0:	mov	r0, #1
   268b4:	mvn	r1, #0
   268b8:	str	r1, [sp, #28]
   268bc:	str	r0, [sp, #24]
   268c0:	b	268f0 <__assert_fail@plt+0x152e8>
   268c4:	ldr	r0, [fp, #8]
   268c8:	rsb	r0, r0, #0
   268cc:	asr	r3, r0, #31
   268d0:	mvn	r1, #0
   268d4:	str	r0, [sp, #20]
   268d8:	mov	r0, r1
   268dc:	ldr	r2, [sp, #20]
   268e0:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   268e4:	str	r0, [sp, #28]
   268e8:	str	r1, [sp, #24]
   268ec:	b	268f0 <__assert_fail@plt+0x152e8>
   268f0:	ldr	r0, [sp, #24]
   268f4:	ldr	r1, [sp, #28]
   268f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   268fc:	mvn	r2, r2
   26900:	subs	r1, r2, r1
   26904:	rscs	r0, r0, r2, asr #31
   26908:	str	r1, [sp, #16]
   2690c:	str	r0, [sp, #12]
   26910:	bcs	26a4c <__assert_fail@plt+0x15444>
   26914:	b	26a60 <__assert_fail@plt+0x15458>
   26918:	b	2691c <__assert_fail@plt+0x15314>
   2691c:	b	26974 <__assert_fail@plt+0x1536c>
   26920:	b	26974 <__assert_fail@plt+0x1536c>
   26924:	ldr	r0, [fp, #8]
   26928:	cmn	r0, #1
   2692c:	bne	26974 <__assert_fail@plt+0x1536c>
   26930:	b	26934 <__assert_fail@plt+0x1532c>
   26934:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26938:	add	r0, r0, #0
   2693c:	movw	r1, #0
   26940:	cmp	r1, r0
   26944:	blt	26a4c <__assert_fail@plt+0x15444>
   26948:	b	26a60 <__assert_fail@plt+0x15458>
   2694c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26950:	movw	r1, #0
   26954:	cmp	r1, r0
   26958:	bge	26a60 <__assert_fail@plt+0x15458>
   2695c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26960:	sub	r0, r0, #1
   26964:	mvn	r1, #0
   26968:	cmp	r1, r0
   2696c:	blt	26a4c <__assert_fail@plt+0x15444>
   26970:	b	26a60 <__assert_fail@plt+0x15458>
   26974:	ldr	r0, [fp, #8]
   26978:	movw	r1, #0
   2697c:	sdiv	r0, r1, r0
   26980:	ldr	r1, [fp, #-24]	; 0xffffffe8
   26984:	cmp	r0, r1
   26988:	blt	26a4c <__assert_fail@plt+0x15444>
   2698c:	b	26a60 <__assert_fail@plt+0x15458>
   26990:	ldr	r0, [fp, #8]
   26994:	cmp	r0, #0
   26998:	bne	269a0 <__assert_fail@plt+0x15398>
   2699c:	b	26a60 <__assert_fail@plt+0x15458>
   269a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   269a4:	cmp	r0, #0
   269a8:	bge	26a14 <__assert_fail@plt+0x1540c>
   269ac:	b	269b0 <__assert_fail@plt+0x153a8>
   269b0:	b	269f8 <__assert_fail@plt+0x153f0>
   269b4:	b	269f8 <__assert_fail@plt+0x153f0>
   269b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   269bc:	cmn	r0, #1
   269c0:	bne	269f8 <__assert_fail@plt+0x153f0>
   269c4:	b	269c8 <__assert_fail@plt+0x153c0>
   269c8:	ldr	r0, [fp, #8]
   269cc:	add	r0, r0, #0
   269d0:	movw	r1, #0
   269d4:	cmp	r1, r0
   269d8:	blt	26a4c <__assert_fail@plt+0x15444>
   269dc:	b	26a60 <__assert_fail@plt+0x15458>
   269e0:	ldr	r0, [fp, #8]
   269e4:	sub	r0, r0, #1
   269e8:	mvn	r1, #0
   269ec:	cmp	r1, r0
   269f0:	blt	26a4c <__assert_fail@plt+0x15444>
   269f4:	b	26a60 <__assert_fail@plt+0x15458>
   269f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   269fc:	movw	r1, #0
   26a00:	sdiv	r0, r1, r0
   26a04:	ldr	r1, [fp, #8]
   26a08:	cmp	r0, r1
   26a0c:	blt	26a4c <__assert_fail@plt+0x15444>
   26a10:	b	26a60 <__assert_fail@plt+0x15458>
   26a14:	ldr	r0, [fp, #8]
   26a18:	asr	r3, r0, #31
   26a1c:	mvn	r1, #0
   26a20:	str	r0, [sp, #8]
   26a24:	mov	r0, r1
   26a28:	ldr	r2, [sp, #8]
   26a2c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   26a30:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26a34:	subs	r0, r0, r2
   26a38:	sbcs	r1, r1, r2, asr #31
   26a3c:	str	r0, [sp, #4]
   26a40:	str	r1, [sp]
   26a44:	bcs	26a60 <__assert_fail@plt+0x15458>
   26a48:	b	26a4c <__assert_fail@plt+0x15444>
   26a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26a50:	ldr	r1, [fp, #8]
   26a54:	mul	r0, r0, r1
   26a58:	str	r0, [fp, #-28]	; 0xffffffe4
   26a5c:	b	26a74 <__assert_fail@plt+0x1546c>
   26a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26a64:	ldr	r1, [fp, #8]
   26a68:	mul	r0, r0, r1
   26a6c:	str	r0, [fp, #-28]	; 0xffffffe4
   26a70:	b	26a78 <__assert_fail@plt+0x15470>
   26a74:	bl	26c50 <__assert_fail@plt+0x15648>
   26a78:	ldr	r0, [fp, #-4]
   26a7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26a80:	bl	23f0c <__assert_fail@plt+0x12904>
   26a84:	str	r0, [fp, #-4]
   26a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26a8c:	ldr	r1, [fp, #-8]
   26a90:	str	r0, [r1]
   26a94:	ldr	r0, [fp, #-4]
   26a98:	mov	sp, fp
   26a9c:	pop	{fp, pc}
   26aa0:	svcvc	0x00ffffff
   26aa4:	andhi	r0, r0, r1
   26aa8:	andhi	r0, r0, r0
   26aac:			; <UNDEFINED> instruction: 0xffff8000
   26ab0:	push	{fp, lr}
   26ab4:	mov	fp, sp
   26ab8:	sub	sp, sp, #8
   26abc:	str	r0, [sp, #4]
   26ac0:	ldr	r0, [sp, #4]
   26ac4:	movw	r1, #1
   26ac8:	bl	26ad4 <__assert_fail@plt+0x154cc>
   26acc:	mov	sp, fp
   26ad0:	pop	{fp, pc}
   26ad4:	push	{fp, lr}
   26ad8:	mov	fp, sp
   26adc:	sub	sp, sp, #8
   26ae0:	str	r0, [sp, #4]
   26ae4:	str	r1, [sp]
   26ae8:	ldr	r0, [sp, #4]
   26aec:	ldr	r1, [sp]
   26af0:	bl	2d30c <__assert_fail@plt+0x1bd04>
   26af4:	bl	23e98 <__assert_fail@plt+0x12890>
   26af8:	mov	sp, fp
   26afc:	pop	{fp, pc}
   26b00:	push	{fp, lr}
   26b04:	mov	fp, sp
   26b08:	sub	sp, sp, #8
   26b0c:	str	r0, [sp, #4]
   26b10:	ldr	r0, [sp, #4]
   26b14:	movw	r1, #1
   26b18:	bl	26b24 <__assert_fail@plt+0x1551c>
   26b1c:	mov	sp, fp
   26b20:	pop	{fp, pc}
   26b24:	push	{fp, lr}
   26b28:	mov	fp, sp
   26b2c:	sub	sp, sp, #8
   26b30:	str	r0, [sp, #4]
   26b34:	str	r1, [sp]
   26b38:	ldr	r0, [sp, #4]
   26b3c:	ldr	r1, [sp]
   26b40:	bl	2dae8 <__assert_fail@plt+0x1c4e0>
   26b44:	bl	23e98 <__assert_fail@plt+0x12890>
   26b48:	mov	sp, fp
   26b4c:	pop	{fp, pc}
   26b50:	push	{fp, lr}
   26b54:	mov	fp, sp
   26b58:	sub	sp, sp, #16
   26b5c:	str	r0, [fp, #-4]
   26b60:	str	r1, [sp, #8]
   26b64:	ldr	r0, [sp, #8]
   26b68:	bl	23e74 <__assert_fail@plt+0x1286c>
   26b6c:	ldr	r1, [fp, #-4]
   26b70:	ldr	r2, [sp, #8]
   26b74:	str	r0, [sp, #4]
   26b78:	bl	1135c <memcpy@plt>
   26b7c:	ldr	r0, [sp, #4]
   26b80:	mov	sp, fp
   26b84:	pop	{fp, pc}
   26b88:	push	{fp, lr}
   26b8c:	mov	fp, sp
   26b90:	sub	sp, sp, #16
   26b94:	str	r0, [fp, #-4]
   26b98:	str	r1, [sp, #8]
   26b9c:	ldr	r0, [sp, #8]
   26ba0:	bl	23ec8 <__assert_fail@plt+0x128c0>
   26ba4:	ldr	r1, [fp, #-4]
   26ba8:	ldr	r2, [sp, #8]
   26bac:	str	r0, [sp, #4]
   26bb0:	bl	1135c <memcpy@plt>
   26bb4:	ldr	r0, [sp, #4]
   26bb8:	mov	sp, fp
   26bbc:	pop	{fp, pc}
   26bc0:	push	{fp, lr}
   26bc4:	mov	fp, sp
   26bc8:	sub	sp, sp, #16
   26bcc:	str	r0, [fp, #-4]
   26bd0:	str	r1, [sp, #8]
   26bd4:	ldr	r0, [sp, #8]
   26bd8:	add	r0, r0, #1
   26bdc:	bl	23ec8 <__assert_fail@plt+0x128c0>
   26be0:	str	r0, [sp, #4]
   26be4:	ldr	r0, [sp, #4]
   26be8:	ldr	r1, [sp, #8]
   26bec:	add	r0, r0, r1
   26bf0:	movw	r1, #0
   26bf4:	strb	r1, [r0]
   26bf8:	ldr	r0, [sp, #4]
   26bfc:	ldr	r1, [fp, #-4]
   26c00:	ldr	r2, [sp, #8]
   26c04:	str	r0, [sp]
   26c08:	bl	1135c <memcpy@plt>
   26c0c:	ldr	r0, [sp]
   26c10:	mov	sp, fp
   26c14:	pop	{fp, pc}
   26c18:	push	{fp, lr}
   26c1c:	mov	fp, sp
   26c20:	sub	sp, sp, #8
   26c24:	str	r0, [sp, #4]
   26c28:	ldr	r0, [sp, #4]
   26c2c:	ldr	r1, [sp, #4]
   26c30:	str	r0, [sp]
   26c34:	mov	r0, r1
   26c38:	bl	114ac <strlen@plt>
   26c3c:	add	r1, r0, #1
   26c40:	ldr	r0, [sp]
   26c44:	bl	26b50 <__assert_fail@plt+0x15548>
   26c48:	mov	sp, fp
   26c4c:	pop	{fp, pc}
   26c50:	push	{fp, lr}
   26c54:	mov	fp, sp
   26c58:	sub	sp, sp, #8
   26c5c:	movw	r0, #8588	; 0x218c
   26c60:	movt	r0, #4
   26c64:	ldr	r0, [r0]
   26c68:	movw	r1, #5420	; 0x152c
   26c6c:	movt	r1, #3
   26c70:	str	r0, [sp, #4]
   26c74:	mov	r0, r1
   26c78:	bl	114a0 <gettext@plt>
   26c7c:	ldr	r1, [sp, #4]
   26c80:	str	r0, [sp]
   26c84:	mov	r0, r1
   26c88:	movw	r1, #0
   26c8c:	movw	r2, #4335	; 0x10ef
   26c90:	movt	r2, #3
   26c94:	ldr	r3, [sp]
   26c98:	bl	11428 <error@plt>
   26c9c:	bl	115e4 <abort@plt>
   26ca0:	push	{r4, r5, r6, sl, fp, lr}
   26ca4:	add	fp, sp, #16
   26ca8:	sub	sp, sp, #120	; 0x78
   26cac:	ldr	ip, [fp, #12]
   26cb0:	ldr	lr, [fp, #8]
   26cb4:	ldr	r4, [fp, #24]
   26cb8:	ldr	r5, [fp, #20]
   26cbc:	ldr	r6, [fp, #16]
   26cc0:	str	r0, [fp, #-20]	; 0xffffffec
   26cc4:	str	r1, [fp, #-24]	; 0xffffffe8
   26cc8:	str	r3, [fp, #-28]	; 0xffffffe4
   26ccc:	str	r2, [fp, #-32]	; 0xffffffe0
   26cd0:	str	ip, [fp, #-36]	; 0xffffffdc
   26cd4:	str	lr, [fp, #-40]	; 0xffffffd8
   26cd8:	ldr	r0, [fp, #-20]	; 0xffffffec
   26cdc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26ce0:	ldr	r1, [fp, #16]
   26ce4:	movw	r3, #0
   26ce8:	str	r1, [fp, #-60]	; 0xffffffc4
   26cec:	mov	r1, r3
   26cf0:	sub	r3, fp, #56	; 0x38
   26cf4:	ldr	ip, [fp, #-60]	; 0xffffffc4
   26cf8:	str	ip, [sp]
   26cfc:	str	r5, [fp, #-64]	; 0xffffffc0
   26d00:	str	r4, [sp, #68]	; 0x44
   26d04:	str	r6, [sp, #64]	; 0x40
   26d08:	bl	26f6c <__assert_fail@plt+0x15964>
   26d0c:	str	r0, [fp, #-44]	; 0xffffffd4
   26d10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26d14:	cmp	r0, #0
   26d18:	bne	26df4 <__assert_fail@plt+0x157ec>
   26d1c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26d20:	ldr	r1, [fp, #-52]	; 0xffffffcc
   26d24:	ldr	r2, [fp, #-32]	; 0xffffffe0
   26d28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26d2c:	subs	r0, r0, r2
   26d30:	sbcs	r1, r1, r3
   26d34:	str	r0, [sp, #60]	; 0x3c
   26d38:	str	r1, [sp, #56]	; 0x38
   26d3c:	blt	26d6c <__assert_fail@plt+0x15764>
   26d40:	b	26d44 <__assert_fail@plt+0x1573c>
   26d44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   26d48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   26d4c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   26d50:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26d54:	subs	r0, r0, r2
   26d58:	sbcs	r1, r1, r3
   26d5c:	str	r0, [sp, #52]	; 0x34
   26d60:	str	r1, [sp, #48]	; 0x30
   26d64:	bge	26df0 <__assert_fail@plt+0x157e8>
   26d68:	b	26d6c <__assert_fail@plt+0x15764>
   26d6c:	mov	r0, #1
   26d70:	str	r0, [fp, #-44]	; 0xffffffd4
   26d74:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26d78:	ldr	r1, [fp, #-52]	; 0xffffffcc
   26d7c:	subs	r0, r0, #1073741824	; 0x40000000
   26d80:	sbcs	r1, r1, #0
   26d84:	str	r0, [sp, #44]	; 0x2c
   26d88:	str	r1, [sp, #40]	; 0x28
   26d8c:	blt	26da4 <__assert_fail@plt+0x1579c>
   26d90:	b	26d94 <__assert_fail@plt+0x1578c>
   26d94:	bl	114e8 <__errno_location@plt>
   26d98:	movw	lr, #75	; 0x4b
   26d9c:	str	lr, [r0]
   26da0:	b	26dec <__assert_fail@plt+0x157e4>
   26da4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26da8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   26dac:	mvn	r2, #1073741824	; 0x40000000
   26db0:	subs	r0, r2, r0
   26db4:	mvn	r2, #0
   26db8:	sbcs	r1, r2, r1
   26dbc:	str	r0, [sp, #36]	; 0x24
   26dc0:	str	r1, [sp, #32]
   26dc4:	blt	26ddc <__assert_fail@plt+0x157d4>
   26dc8:	b	26dcc <__assert_fail@plt+0x157c4>
   26dcc:	bl	114e8 <__errno_location@plt>
   26dd0:	movw	lr, #75	; 0x4b
   26dd4:	str	lr, [r0]
   26dd8:	b	26de8 <__assert_fail@plt+0x157e0>
   26ddc:	bl	114e8 <__errno_location@plt>
   26de0:	movw	lr, #34	; 0x22
   26de4:	str	lr, [r0]
   26de8:	b	26dec <__assert_fail@plt+0x157e4>
   26dec:	b	26df0 <__assert_fail@plt+0x157e8>
   26df0:	b	26e30 <__assert_fail@plt+0x15828>
   26df4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26df8:	cmp	r0, #1
   26dfc:	bne	26e10 <__assert_fail@plt+0x15808>
   26e00:	bl	114e8 <__errno_location@plt>
   26e04:	movw	lr, #75	; 0x4b
   26e08:	str	lr, [r0]
   26e0c:	b	26e2c <__assert_fail@plt+0x15824>
   26e10:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26e14:	cmp	r0, #3
   26e18:	bne	26e28 <__assert_fail@plt+0x15820>
   26e1c:	bl	114e8 <__errno_location@plt>
   26e20:	movw	lr, #0
   26e24:	str	lr, [r0]
   26e28:	b	26e2c <__assert_fail@plt+0x15824>
   26e2c:	b	26e30 <__assert_fail@plt+0x15828>
   26e30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   26e34:	cmp	r0, #0
   26e38:	beq	26ed4 <__assert_fail@plt+0x158cc>
   26e3c:	ldr	r0, [fp, #24]
   26e40:	cmp	r0, #0
   26e44:	beq	26e54 <__assert_fail@plt+0x1584c>
   26e48:	ldr	r0, [fp, #24]
   26e4c:	str	r0, [sp, #28]
   26e50:	b	26e60 <__assert_fail@plt+0x15858>
   26e54:	movw	r0, #1
   26e58:	str	r0, [sp, #28]
   26e5c:	b	26e60 <__assert_fail@plt+0x15858>
   26e60:	ldr	r0, [sp, #28]
   26e64:	str	r0, [sp, #24]
   26e68:	bl	114e8 <__errno_location@plt>
   26e6c:	ldr	r0, [r0]
   26e70:	cmp	r0, #22
   26e74:	bne	26e84 <__assert_fail@plt+0x1587c>
   26e78:	movw	r0, #0
   26e7c:	str	r0, [sp, #20]
   26e80:	b	26e90 <__assert_fail@plt+0x15888>
   26e84:	bl	114e8 <__errno_location@plt>
   26e88:	ldr	r0, [r0]
   26e8c:	str	r0, [sp, #20]
   26e90:	ldr	r0, [sp, #20]
   26e94:	ldr	r3, [fp, #20]
   26e98:	ldr	r1, [fp, #-20]	; 0xffffffec
   26e9c:	str	r0, [sp, #16]
   26ea0:	mov	r0, r1
   26ea4:	str	r3, [sp, #12]
   26ea8:	bl	22968 <__assert_fail@plt+0x11360>
   26eac:	ldr	r1, [sp, #24]
   26eb0:	str	r0, [sp, #8]
   26eb4:	mov	r0, r1
   26eb8:	ldr	r1, [sp, #16]
   26ebc:	movw	r2, #4331	; 0x10eb
   26ec0:	movt	r2, #3
   26ec4:	ldr	r3, [sp, #12]
   26ec8:	ldr	lr, [sp, #8]
   26ecc:	str	lr, [sp]
   26ed0:	bl	11428 <error@plt>
   26ed4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   26ed8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   26edc:	sub	sp, fp, #16
   26ee0:	pop	{r4, r5, r6, sl, fp, pc}
   26ee4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26ee8:	add	fp, sp, #24
   26eec:	sub	sp, sp, #56	; 0x38
   26ef0:	ldr	r1, [fp, #12]
   26ef4:	ldr	ip, [fp, #8]
   26ef8:	ldr	lr, [fp, #24]
   26efc:	ldr	r4, [fp, #20]
   26f00:	ldr	r5, [fp, #16]
   26f04:	str	r0, [fp, #-28]	; 0xffffffe4
   26f08:	str	r3, [sp, #44]	; 0x2c
   26f0c:	str	r2, [sp, #40]	; 0x28
   26f10:	str	r1, [sp, #36]	; 0x24
   26f14:	str	ip, [sp, #32]
   26f18:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26f1c:	ldr	r2, [sp, #40]	; 0x28
   26f20:	ldr	r3, [sp, #44]	; 0x2c
   26f24:	ldr	r1, [sp, #32]
   26f28:	ldr	ip, [sp, #36]	; 0x24
   26f2c:	ldr	r6, [fp, #16]
   26f30:	ldr	r7, [fp, #20]
   26f34:	ldr	r8, [fp, #24]
   26f38:	mov	r9, sp
   26f3c:	str	r8, [r9, #16]
   26f40:	str	r7, [r9, #12]
   26f44:	str	r6, [r9, #8]
   26f48:	str	ip, [r9, #4]
   26f4c:	str	r1, [r9]
   26f50:	mov	r1, #10
   26f54:	str	lr, [sp, #28]
   26f58:	str	r4, [sp, #24]
   26f5c:	str	r5, [sp, #20]
   26f60:	bl	26ca0 <__assert_fail@plt+0x15698>
   26f64:	sub	sp, fp, #24
   26f68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26f6c:	push	{fp, lr}
   26f70:	mov	fp, sp
   26f74:	sub	sp, sp, #80	; 0x50
   26f78:	ldr	ip, [fp, #8]
   26f7c:	str	r0, [fp, #-8]
   26f80:	str	r1, [fp, #-12]
   26f84:	str	r2, [fp, #-16]
   26f88:	str	r3, [fp, #-20]	; 0xffffffec
   26f8c:	movw	r0, #0
   26f90:	str	r0, [sp, #36]	; 0x24
   26f94:	ldr	r1, [fp, #-16]
   26f98:	cmp	r0, r1
   26f9c:	str	ip, [sp, #20]
   26fa0:	bgt	26fb4 <__assert_fail@plt+0x159ac>
   26fa4:	ldr	r0, [fp, #-16]
   26fa8:	cmp	r0, #36	; 0x24
   26fac:	bgt	26fb4 <__assert_fail@plt+0x159ac>
   26fb0:	b	26fd4 <__assert_fail@plt+0x159cc>
   26fb4:	movw	r0, #5437	; 0x153d
   26fb8:	movt	r0, #3
   26fbc:	movw	r1, #5475	; 0x1563
   26fc0:	movt	r1, #3
   26fc4:	movw	r2, #85	; 0x55
   26fc8:	movw	r3, #5491	; 0x1573
   26fcc:	movt	r3, #3
   26fd0:	bl	11608 <__assert_fail@plt>
   26fd4:	ldr	r0, [fp, #-12]
   26fd8:	movw	r1, #0
   26fdc:	cmp	r0, r1
   26fe0:	beq	26ff0 <__assert_fail@plt+0x159e8>
   26fe4:	ldr	r0, [fp, #-12]
   26fe8:	str	r0, [sp, #16]
   26fec:	b	26ffc <__assert_fail@plt+0x159f4>
   26ff0:	sub	r0, fp, #24
   26ff4:	str	r0, [sp, #16]
   26ff8:	b	26ffc <__assert_fail@plt+0x159f4>
   26ffc:	ldr	r0, [sp, #16]
   27000:	str	r0, [fp, #-28]	; 0xffffffe4
   27004:	bl	114e8 <__errno_location@plt>
   27008:	mov	lr, #0
   2700c:	str	lr, [r0]
   27010:	ldr	r0, [fp, #-8]
   27014:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27018:	ldr	r2, [fp, #-16]
   2701c:	bl	11524 <strtoimax@plt>
   27020:	str	r1, [sp, #44]	; 0x2c
   27024:	str	r0, [sp, #40]	; 0x28
   27028:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2702c:	ldr	r0, [r0]
   27030:	ldr	r1, [fp, #-8]
   27034:	cmp	r0, r1
   27038:	bne	270a4 <__assert_fail@plt+0x15a9c>
   2703c:	ldr	r0, [fp, #8]
   27040:	movw	r1, #0
   27044:	cmp	r0, r1
   27048:	beq	27094 <__assert_fail@plt+0x15a8c>
   2704c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27050:	ldr	r0, [r0]
   27054:	ldrb	r0, [r0]
   27058:	cmp	r0, #0
   2705c:	beq	27094 <__assert_fail@plt+0x15a8c>
   27060:	ldr	r0, [fp, #8]
   27064:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27068:	ldr	r1, [r1]
   2706c:	ldrb	r1, [r1]
   27070:	bl	114b8 <strchr@plt>
   27074:	movw	r1, #0
   27078:	cmp	r0, r1
   2707c:	beq	27094 <__assert_fail@plt+0x15a8c>
   27080:	mov	r0, #0
   27084:	str	r0, [sp, #44]	; 0x2c
   27088:	mov	r0, #1
   2708c:	str	r0, [sp, #40]	; 0x28
   27090:	b	270a0 <__assert_fail@plt+0x15a98>
   27094:	movw	r0, #4
   27098:	str	r0, [fp, #-4]
   2709c:	b	2758c <__assert_fail@plt+0x15f84>
   270a0:	b	270dc <__assert_fail@plt+0x15ad4>
   270a4:	bl	114e8 <__errno_location@plt>
   270a8:	ldr	r0, [r0]
   270ac:	cmp	r0, #0
   270b0:	beq	270d8 <__assert_fail@plt+0x15ad0>
   270b4:	bl	114e8 <__errno_location@plt>
   270b8:	ldr	r0, [r0]
   270bc:	cmp	r0, #34	; 0x22
   270c0:	beq	270d0 <__assert_fail@plt+0x15ac8>
   270c4:	movw	r0, #4
   270c8:	str	r0, [fp, #-4]
   270cc:	b	2758c <__assert_fail@plt+0x15f84>
   270d0:	movw	r0, #1
   270d4:	str	r0, [sp, #36]	; 0x24
   270d8:	b	270dc <__assert_fail@plt+0x15ad4>
   270dc:	ldr	r0, [fp, #8]
   270e0:	movw	r1, #0
   270e4:	cmp	r0, r1
   270e8:	bne	2710c <__assert_fail@plt+0x15b04>
   270ec:	ldr	r0, [sp, #40]	; 0x28
   270f0:	ldr	r1, [sp, #44]	; 0x2c
   270f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   270f8:	str	r1, [r2, #4]
   270fc:	str	r0, [r2]
   27100:	ldr	r0, [sp, #36]	; 0x24
   27104:	str	r0, [fp, #-4]
   27108:	b	2758c <__assert_fail@plt+0x15f84>
   2710c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27110:	ldr	r0, [r0]
   27114:	ldrb	r0, [r0]
   27118:	cmp	r0, #0
   2711c:	beq	27570 <__assert_fail@plt+0x15f68>
   27120:	movw	r0, #1024	; 0x400
   27124:	str	r0, [sp, #32]
   27128:	movw	r0, #1
   2712c:	str	r0, [sp, #28]
   27130:	ldr	r0, [fp, #8]
   27134:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27138:	ldr	r1, [r1]
   2713c:	ldrb	r1, [r1]
   27140:	bl	114b8 <strchr@plt>
   27144:	movw	r1, #0
   27148:	cmp	r0, r1
   2714c:	bne	27174 <__assert_fail@plt+0x15b6c>
   27150:	ldr	r0, [sp, #40]	; 0x28
   27154:	ldr	r1, [sp, #44]	; 0x2c
   27158:	ldr	r2, [fp, #-20]	; 0xffffffec
   2715c:	str	r1, [r2, #4]
   27160:	str	r0, [r2]
   27164:	ldr	r0, [sp, #36]	; 0x24
   27168:	orr	r0, r0, #2
   2716c:	str	r0, [fp, #-4]
   27170:	b	2758c <__assert_fail@plt+0x15f84>
   27174:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27178:	ldr	r0, [r0]
   2717c:	ldrb	r0, [r0]
   27180:	sub	r0, r0, #69	; 0x45
   27184:	cmp	r0, #47	; 0x2f
   27188:	str	r0, [sp, #12]
   2718c:	bhi	272f8 <__assert_fail@plt+0x15cf0>
   27190:	add	r0, pc, #8
   27194:	ldr	r1, [sp, #12]
   27198:	ldr	r0, [r0, r1, lsl #2]
   2719c:	mov	pc, r0
   271a0:	andeq	r7, r2, r0, ror #4
   271a4:	strdeq	r7, [r2], -r8
   271a8:	andeq	r7, r2, r0, ror #4
   271ac:	strdeq	r7, [r2], -r8
   271b0:	strdeq	r7, [r2], -r8
   271b4:	strdeq	r7, [r2], -r8
   271b8:	andeq	r7, r2, r0, ror #4
   271bc:	strdeq	r7, [r2], -r8
   271c0:	andeq	r7, r2, r0, ror #4
   271c4:	strdeq	r7, [r2], -r8
   271c8:	strdeq	r7, [r2], -r8
   271cc:	andeq	r7, r2, r0, ror #4
   271d0:	strdeq	r7, [r2], -r8
   271d4:	strdeq	r7, [r2], -r8
   271d8:	strdeq	r7, [r2], -r8
   271dc:	andeq	r7, r2, r0, ror #4
   271e0:	strdeq	r7, [r2], -r8
   271e4:	strdeq	r7, [r2], -r8
   271e8:	strdeq	r7, [r2], -r8
   271ec:	strdeq	r7, [r2], -r8
   271f0:	andeq	r7, r2, r0, ror #4
   271f4:	andeq	r7, r2, r0, ror #4
   271f8:	strdeq	r7, [r2], -r8
   271fc:	strdeq	r7, [r2], -r8
   27200:	strdeq	r7, [r2], -r8
   27204:	strdeq	r7, [r2], -r8
   27208:	strdeq	r7, [r2], -r8
   2720c:	strdeq	r7, [r2], -r8
   27210:	strdeq	r7, [r2], -r8
   27214:	strdeq	r7, [r2], -r8
   27218:	strdeq	r7, [r2], -r8
   2721c:	strdeq	r7, [r2], -r8
   27220:	strdeq	r7, [r2], -r8
   27224:	strdeq	r7, [r2], -r8
   27228:	andeq	r7, r2, r0, ror #4
   2722c:	strdeq	r7, [r2], -r8
   27230:	strdeq	r7, [r2], -r8
   27234:	strdeq	r7, [r2], -r8
   27238:	andeq	r7, r2, r0, ror #4
   2723c:	strdeq	r7, [r2], -r8
   27240:	andeq	r7, r2, r0, ror #4
   27244:	strdeq	r7, [r2], -r8
   27248:	strdeq	r7, [r2], -r8
   2724c:	strdeq	r7, [r2], -r8
   27250:	strdeq	r7, [r2], -r8
   27254:	strdeq	r7, [r2], -r8
   27258:	strdeq	r7, [r2], -r8
   2725c:	andeq	r7, r2, r0, ror #4
   27260:	ldr	r0, [fp, #8]
   27264:	movw	r1, #48	; 0x30
   27268:	bl	114b8 <strchr@plt>
   2726c:	movw	r1, #0
   27270:	cmp	r0, r1
   27274:	beq	272f4 <__assert_fail@plt+0x15cec>
   27278:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2727c:	ldr	r0, [r0]
   27280:	ldrb	r0, [r0, #1]
   27284:	mov	r1, r0
   27288:	cmp	r0, #66	; 0x42
   2728c:	str	r1, [sp, #8]
   27290:	beq	272dc <__assert_fail@plt+0x15cd4>
   27294:	b	27298 <__assert_fail@plt+0x15c90>
   27298:	ldr	r0, [sp, #8]
   2729c:	cmp	r0, #68	; 0x44
   272a0:	beq	272dc <__assert_fail@plt+0x15cd4>
   272a4:	b	272a8 <__assert_fail@plt+0x15ca0>
   272a8:	ldr	r0, [sp, #8]
   272ac:	cmp	r0, #105	; 0x69
   272b0:	bne	272f0 <__assert_fail@plt+0x15ce8>
   272b4:	b	272b8 <__assert_fail@plt+0x15cb0>
   272b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   272bc:	ldr	r0, [r0]
   272c0:	ldrb	r0, [r0, #2]
   272c4:	cmp	r0, #66	; 0x42
   272c8:	bne	272d8 <__assert_fail@plt+0x15cd0>
   272cc:	ldr	r0, [sp, #28]
   272d0:	add	r0, r0, #2
   272d4:	str	r0, [sp, #28]
   272d8:	b	272f0 <__assert_fail@plt+0x15ce8>
   272dc:	movw	r0, #1000	; 0x3e8
   272e0:	str	r0, [sp, #32]
   272e4:	ldr	r0, [sp, #28]
   272e8:	add	r0, r0, #1
   272ec:	str	r0, [sp, #28]
   272f0:	b	272f4 <__assert_fail@plt+0x15cec>
   272f4:	b	272f8 <__assert_fail@plt+0x15cf0>
   272f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   272fc:	ldr	r0, [r0]
   27300:	ldrb	r0, [r0]
   27304:	sub	r0, r0, #66	; 0x42
   27308:	cmp	r0, #53	; 0x35
   2730c:	str	r0, [sp, #4]
   27310:	bhi	27504 <__assert_fail@plt+0x15efc>
   27314:	add	r0, pc, #8
   27318:	ldr	r1, [sp, #4]
   2731c:	ldr	r0, [r0, r1, lsl #2]
   27320:	mov	pc, r0
   27324:	andeq	r7, r2, r0, lsl r4
   27328:	andeq	r7, r2, r4, lsl #10
   2732c:	andeq	r7, r2, r4, lsl #10
   27330:	andeq	r7, r2, r0, lsr r4
   27334:	andeq	r7, r2, r4, lsl #10
   27338:	andeq	r7, r2, r8, asr #8
   2733c:	andeq	r7, r2, r4, lsl #10
   27340:	andeq	r7, r2, r4, lsl #10
   27344:	andeq	r7, r2, r4, lsl #10
   27348:	andeq	r7, r2, r0, ror #8
   2734c:	andeq	r7, r2, r4, lsl #10
   27350:	andeq	r7, r2, r8, ror r4
   27354:	andeq	r7, r2, r4, lsl #10
   27358:	andeq	r7, r2, r4, lsl #10
   2735c:	muleq	r2, r0, r4
   27360:	andeq	r7, r2, r4, lsl #10
   27364:	andeq	r7, r2, r4, lsl #10
   27368:	andeq	r7, r2, r4, lsl #10
   2736c:	andeq	r7, r2, r8, lsr #9
   27370:	andeq	r7, r2, r4, lsl #10
   27374:	andeq	r7, r2, r4, lsl #10
   27378:	andeq	r7, r2, r4, lsl #10
   2737c:	andeq	r7, r2, r4, lsl #10
   27380:	ldrdeq	r7, [r2], -r4
   27384:	andeq	r7, r2, ip, ror #9
   27388:	andeq	r7, r2, r4, lsl #10
   2738c:	andeq	r7, r2, r4, lsl #10
   27390:	andeq	r7, r2, r4, lsl #10
   27394:	andeq	r7, r2, r4, lsl #10
   27398:	andeq	r7, r2, r4, lsl #10
   2739c:	andeq	r7, r2, r4, lsl #10
   273a0:	andeq	r7, r2, r4, lsl #10
   273a4:	strdeq	r7, [r2], -ip
   273a8:	andeq	r7, r2, r4, lsr #8
   273ac:	andeq	r7, r2, r4, lsl #10
   273b0:	andeq	r7, r2, r4, lsl #10
   273b4:	andeq	r7, r2, r4, lsl #10
   273b8:	andeq	r7, r2, r8, asr #8
   273bc:	andeq	r7, r2, r4, lsl #10
   273c0:	andeq	r7, r2, r4, lsl #10
   273c4:	andeq	r7, r2, r4, lsl #10
   273c8:	andeq	r7, r2, r0, ror #8
   273cc:	andeq	r7, r2, r4, lsl #10
   273d0:	andeq	r7, r2, r8, ror r4
   273d4:	andeq	r7, r2, r4, lsl #10
   273d8:	andeq	r7, r2, r4, lsl #10
   273dc:	andeq	r7, r2, r4, lsl #10
   273e0:	andeq	r7, r2, r4, lsl #10
   273e4:	andeq	r7, r2, r4, lsl #10
   273e8:	andeq	r7, r2, r4, lsl #10
   273ec:	andeq	r7, r2, r8, lsr #9
   273f0:	andeq	r7, r2, r4, lsl #10
   273f4:	andeq	r7, r2, r4, lsl #10
   273f8:	andeq	r7, r2, r0, asr #9
   273fc:	add	r0, sp, #40	; 0x28
   27400:	movw	r1, #512	; 0x200
   27404:	bl	27598 <__assert_fail@plt+0x15f90>
   27408:	str	r0, [sp, #24]
   2740c:	b	27528 <__assert_fail@plt+0x15f20>
   27410:	add	r0, sp, #40	; 0x28
   27414:	movw	r1, #1024	; 0x400
   27418:	bl	27598 <__assert_fail@plt+0x15f90>
   2741c:	str	r0, [sp, #24]
   27420:	b	27528 <__assert_fail@plt+0x15f20>
   27424:	movw	r0, #0
   27428:	str	r0, [sp, #24]
   2742c:	b	27528 <__assert_fail@plt+0x15f20>
   27430:	ldr	r1, [sp, #32]
   27434:	add	r0, sp, #40	; 0x28
   27438:	movw	r2, #6
   2743c:	bl	29240 <__assert_fail@plt+0x17c38>
   27440:	str	r0, [sp, #24]
   27444:	b	27528 <__assert_fail@plt+0x15f20>
   27448:	ldr	r1, [sp, #32]
   2744c:	add	r0, sp, #40	; 0x28
   27450:	movw	r2, #3
   27454:	bl	29240 <__assert_fail@plt+0x17c38>
   27458:	str	r0, [sp, #24]
   2745c:	b	27528 <__assert_fail@plt+0x15f20>
   27460:	ldr	r1, [sp, #32]
   27464:	add	r0, sp, #40	; 0x28
   27468:	movw	r2, #1
   2746c:	bl	29240 <__assert_fail@plt+0x17c38>
   27470:	str	r0, [sp, #24]
   27474:	b	27528 <__assert_fail@plt+0x15f20>
   27478:	ldr	r1, [sp, #32]
   2747c:	add	r0, sp, #40	; 0x28
   27480:	movw	r2, #2
   27484:	bl	29240 <__assert_fail@plt+0x17c38>
   27488:	str	r0, [sp, #24]
   2748c:	b	27528 <__assert_fail@plt+0x15f20>
   27490:	ldr	r1, [sp, #32]
   27494:	add	r0, sp, #40	; 0x28
   27498:	movw	r2, #5
   2749c:	bl	29240 <__assert_fail@plt+0x17c38>
   274a0:	str	r0, [sp, #24]
   274a4:	b	27528 <__assert_fail@plt+0x15f20>
   274a8:	ldr	r1, [sp, #32]
   274ac:	add	r0, sp, #40	; 0x28
   274b0:	movw	r2, #4
   274b4:	bl	29240 <__assert_fail@plt+0x17c38>
   274b8:	str	r0, [sp, #24]
   274bc:	b	27528 <__assert_fail@plt+0x15f20>
   274c0:	add	r0, sp, #40	; 0x28
   274c4:	movw	r1, #2
   274c8:	bl	27598 <__assert_fail@plt+0x15f90>
   274cc:	str	r0, [sp, #24]
   274d0:	b	27528 <__assert_fail@plt+0x15f20>
   274d4:	ldr	r1, [sp, #32]
   274d8:	add	r0, sp, #40	; 0x28
   274dc:	movw	r2, #8
   274e0:	bl	29240 <__assert_fail@plt+0x17c38>
   274e4:	str	r0, [sp, #24]
   274e8:	b	27528 <__assert_fail@plt+0x15f20>
   274ec:	ldr	r1, [sp, #32]
   274f0:	add	r0, sp, #40	; 0x28
   274f4:	movw	r2, #7
   274f8:	bl	29240 <__assert_fail@plt+0x17c38>
   274fc:	str	r0, [sp, #24]
   27500:	b	27528 <__assert_fail@plt+0x15f20>
   27504:	ldr	r0, [sp, #40]	; 0x28
   27508:	ldr	r1, [sp, #44]	; 0x2c
   2750c:	ldr	r2, [fp, #-20]	; 0xffffffec
   27510:	str	r1, [r2, #4]
   27514:	str	r0, [r2]
   27518:	ldr	r0, [sp, #36]	; 0x24
   2751c:	orr	r0, r0, #2
   27520:	str	r0, [fp, #-4]
   27524:	b	2758c <__assert_fail@plt+0x15f84>
   27528:	ldr	r0, [sp, #24]
   2752c:	ldr	r1, [sp, #36]	; 0x24
   27530:	orr	r0, r1, r0
   27534:	str	r0, [sp, #36]	; 0x24
   27538:	ldr	r0, [sp, #28]
   2753c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   27540:	ldr	r2, [r1]
   27544:	add	r0, r2, r0
   27548:	str	r0, [r1]
   2754c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   27550:	ldr	r0, [r0]
   27554:	ldrsb	r0, [r0]
   27558:	cmp	r0, #0
   2755c:	beq	2756c <__assert_fail@plt+0x15f64>
   27560:	ldr	r0, [sp, #36]	; 0x24
   27564:	orr	r0, r0, #2
   27568:	str	r0, [sp, #36]	; 0x24
   2756c:	b	27570 <__assert_fail@plt+0x15f68>
   27570:	ldr	r0, [sp, #40]	; 0x28
   27574:	ldr	r1, [sp, #44]	; 0x2c
   27578:	ldr	r2, [fp, #-20]	; 0xffffffec
   2757c:	str	r1, [r2, #4]
   27580:	str	r0, [r2]
   27584:	ldr	r0, [sp, #36]	; 0x24
   27588:	str	r0, [fp, #-4]
   2758c:	ldr	r0, [fp, #-4]
   27590:	mov	sp, fp
   27594:	pop	{fp, pc}
   27598:	push	{fp, lr}
   2759c:	mov	fp, sp
   275a0:	sub	sp, sp, #752	; 0x2f0
   275a4:	str	r0, [fp, #-8]
   275a8:	str	r1, [fp, #-12]
   275ac:	b	27b34 <__assert_fail@plt+0x1652c>
   275b0:	b	275b4 <__assert_fail@plt+0x15fac>
   275b4:	ldr	r0, [fp, #-12]
   275b8:	cmp	r0, #0
   275bc:	bge	2774c <__assert_fail@plt+0x16144>
   275c0:	ldr	r0, [fp, #-8]
   275c4:	ldr	r0, [r0, #4]
   275c8:	cmn	r0, #1
   275cc:	bgt	27684 <__assert_fail@plt+0x1607c>
   275d0:	b	275d4 <__assert_fail@plt+0x15fcc>
   275d4:	b	275d8 <__assert_fail@plt+0x15fd0>
   275d8:	ldr	r0, [fp, #-8]
   275dc:	ldr	r1, [r0]
   275e0:	ldr	r0, [r0, #4]
   275e4:	ldr	r2, [fp, #-12]
   275e8:	mov	r3, #127	; 0x7f
   275ec:	sdiv	r2, r3, r2
   275f0:	subs	r1, r1, r2
   275f4:	sbcs	r0, r0, r2, asr #31
   275f8:	str	r1, [fp, #-28]	; 0xffffffe4
   275fc:	str	r0, [fp, #-32]	; 0xffffffe0
   27600:	blt	27834 <__assert_fail@plt+0x1622c>
   27604:	b	27858 <__assert_fail@plt+0x16250>
   27608:	b	2760c <__assert_fail@plt+0x16004>
   2760c:	ldr	r0, [pc, #4064]	; 285f4 <__assert_fail@plt+0x16fec>
   27610:	ldr	r1, [fp, #-12]
   27614:	cmp	r1, r0
   27618:	blt	27630 <__assert_fail@plt+0x16028>
   2761c:	b	2763c <__assert_fail@plt+0x16034>
   27620:	ldr	r0, [fp, #-12]
   27624:	movw	r1, #0
   27628:	cmp	r1, r0
   2762c:	bge	2763c <__assert_fail@plt+0x16034>
   27630:	movw	r0, #0
   27634:	str	r0, [fp, #-36]	; 0xffffffdc
   27638:	b	27654 <__assert_fail@plt+0x1604c>
   2763c:	ldr	r0, [fp, #-12]
   27640:	movw	r1, #0
   27644:	sub	r0, r1, r0
   27648:	movw	r1, #127	; 0x7f
   2764c:	sdiv	r0, r1, r0
   27650:	str	r0, [fp, #-36]	; 0xffffffdc
   27654:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27658:	ldr	r1, [fp, #-8]
   2765c:	ldr	r2, [r1]
   27660:	ldr	r1, [r1, #4]
   27664:	mvn	r1, r1
   27668:	mvn	r2, r2
   2766c:	subs	r2, r2, r0
   27670:	sbcs	r0, r1, r0, asr #31
   27674:	str	r2, [fp, #-40]	; 0xffffffd8
   27678:	str	r0, [fp, #-44]	; 0xffffffd4
   2767c:	bge	27834 <__assert_fail@plt+0x1622c>
   27680:	b	27858 <__assert_fail@plt+0x16250>
   27684:	b	27688 <__assert_fail@plt+0x16080>
   27688:	b	2771c <__assert_fail@plt+0x16114>
   2768c:	b	2771c <__assert_fail@plt+0x16114>
   27690:	ldr	r0, [fp, #-12]
   27694:	cmn	r0, #1
   27698:	bne	2771c <__assert_fail@plt+0x16114>
   2769c:	b	276a0 <__assert_fail@plt+0x16098>
   276a0:	ldr	r0, [fp, #-8]
   276a4:	ldr	r1, [r0]
   276a8:	ldr	r0, [r0, #4]
   276ac:	subs	r1, r1, #128	; 0x80
   276b0:	sbc	r0, r0, #0
   276b4:	rsbs	r1, r1, #0
   276b8:	rscs	r0, r0, #0
   276bc:	str	r1, [fp, #-48]	; 0xffffffd0
   276c0:	str	r0, [fp, #-52]	; 0xffffffcc
   276c4:	blt	27834 <__assert_fail@plt+0x1622c>
   276c8:	b	27858 <__assert_fail@plt+0x16250>
   276cc:	ldr	r0, [fp, #-8]
   276d0:	ldr	r1, [r0]
   276d4:	ldr	r0, [r0, #4]
   276d8:	subs	r1, r1, #1
   276dc:	sbcs	r0, r0, #0
   276e0:	str	r1, [fp, #-56]	; 0xffffffc8
   276e4:	str	r0, [fp, #-60]	; 0xffffffc4
   276e8:	blt	27858 <__assert_fail@plt+0x16250>
   276ec:	b	276f0 <__assert_fail@plt+0x160e8>
   276f0:	ldr	r0, [fp, #-8]
   276f4:	ldr	r1, [r0]
   276f8:	ldr	r0, [r0, #4]
   276fc:	subs	r1, r1, #1
   27700:	sbc	r0, r0, #0
   27704:	rsbs	r1, r1, #127	; 0x7f
   27708:	rscs	r0, r0, #0
   2770c:	str	r1, [fp, #-64]	; 0xffffffc0
   27710:	str	r0, [fp, #-68]	; 0xffffffbc
   27714:	blt	27834 <__assert_fail@plt+0x1622c>
   27718:	b	27858 <__assert_fail@plt+0x16250>
   2771c:	ldr	r0, [fp, #-12]
   27720:	mvn	r1, #127	; 0x7f
   27724:	sdiv	r0, r1, r0
   27728:	ldr	r1, [fp, #-8]
   2772c:	ldr	r2, [r1]
   27730:	ldr	r1, [r1, #4]
   27734:	subs	r2, r0, r2
   27738:	rscs	r0, r1, r0, asr #31
   2773c:	str	r2, [fp, #-72]	; 0xffffffb8
   27740:	str	r0, [fp, #-76]	; 0xffffffb4
   27744:	blt	27834 <__assert_fail@plt+0x1622c>
   27748:	b	27858 <__assert_fail@plt+0x16250>
   2774c:	ldr	r0, [fp, #-12]
   27750:	cmp	r0, #0
   27754:	bne	2775c <__assert_fail@plt+0x16154>
   27758:	b	27858 <__assert_fail@plt+0x16250>
   2775c:	ldr	r0, [fp, #-8]
   27760:	ldr	r0, [r0, #4]
   27764:	cmn	r0, #1
   27768:	bgt	27804 <__assert_fail@plt+0x161fc>
   2776c:	b	27770 <__assert_fail@plt+0x16168>
   27770:	b	27774 <__assert_fail@plt+0x1616c>
   27774:	b	277d0 <__assert_fail@plt+0x161c8>
   27778:	b	277d0 <__assert_fail@plt+0x161c8>
   2777c:	ldr	r0, [fp, #-8]
   27780:	ldr	r1, [r0]
   27784:	ldr	r0, [r0, #4]
   27788:	and	r0, r1, r0
   2778c:	cmn	r0, #1
   27790:	bne	277d0 <__assert_fail@plt+0x161c8>
   27794:	b	27798 <__assert_fail@plt+0x16190>
   27798:	b	2779c <__assert_fail@plt+0x16194>
   2779c:	ldr	r0, [fp, #-12]
   277a0:	mvn	r1, #127	; 0x7f
   277a4:	add	r0, r0, r1
   277a8:	movw	r1, #0
   277ac:	cmp	r1, r0
   277b0:	blt	27834 <__assert_fail@plt+0x1622c>
   277b4:	b	27858 <__assert_fail@plt+0x16250>
   277b8:	ldr	r0, [fp, #-12]
   277bc:	sub	r0, r0, #1
   277c0:	movw	r1, #127	; 0x7f
   277c4:	cmp	r1, r0
   277c8:	blt	27834 <__assert_fail@plt+0x1622c>
   277cc:	b	27858 <__assert_fail@plt+0x16250>
   277d0:	ldr	r0, [fp, #-8]
   277d4:	ldr	r2, [r0]
   277d8:	ldr	r3, [r0, #4]
   277dc:	mvn	r0, #127	; 0x7f
   277e0:	mvn	r1, #0
   277e4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   277e8:	ldr	r2, [fp, #-12]
   277ec:	subs	r0, r0, r2
   277f0:	sbcs	r1, r1, r2, asr #31
   277f4:	str	r0, [fp, #-80]	; 0xffffffb0
   277f8:	str	r1, [fp, #-84]	; 0xffffffac
   277fc:	blt	27834 <__assert_fail@plt+0x1622c>
   27800:	b	27858 <__assert_fail@plt+0x16250>
   27804:	ldr	r0, [fp, #-12]
   27808:	mov	r1, #127	; 0x7f
   2780c:	sdiv	r0, r1, r0
   27810:	ldr	r1, [fp, #-8]
   27814:	ldr	r2, [r1]
   27818:	ldr	r1, [r1, #4]
   2781c:	subs	r2, r0, r2
   27820:	rscs	r0, r1, r0, asr #31
   27824:	str	r2, [fp, #-88]	; 0xffffffa8
   27828:	str	r0, [fp, #-92]	; 0xffffffa4
   2782c:	bge	27858 <__assert_fail@plt+0x16250>
   27830:	b	27834 <__assert_fail@plt+0x1622c>
   27834:	ldr	r0, [fp, #-8]
   27838:	ldr	r0, [r0]
   2783c:	ldr	r1, [fp, #-12]
   27840:	mul	r0, r0, r1
   27844:	sxtb	r0, r0
   27848:	asr	r1, r0, #31
   2784c:	str	r0, [fp, #-24]	; 0xffffffe8
   27850:	str	r1, [fp, #-20]	; 0xffffffec
   27854:	b	291dc <__assert_fail@plt+0x17bd4>
   27858:	ldr	r0, [fp, #-8]
   2785c:	ldr	r0, [r0]
   27860:	ldr	r1, [fp, #-12]
   27864:	mul	r0, r0, r1
   27868:	sxtb	r0, r0
   2786c:	asr	r1, r0, #31
   27870:	str	r0, [fp, #-24]	; 0xffffffe8
   27874:	str	r1, [fp, #-20]	; 0xffffffec
   27878:	b	29210 <__assert_fail@plt+0x17c08>
   2787c:	ldr	r0, [fp, #-12]
   27880:	cmp	r0, #0
   27884:	bge	27a04 <__assert_fail@plt+0x163fc>
   27888:	ldr	r0, [fp, #-8]
   2788c:	ldr	r0, [r0, #4]
   27890:	cmn	r0, #1
   27894:	bgt	2794c <__assert_fail@plt+0x16344>
   27898:	b	2789c <__assert_fail@plt+0x16294>
   2789c:	b	278a0 <__assert_fail@plt+0x16298>
   278a0:	ldr	r0, [fp, #-8]
   278a4:	ldr	r1, [r0]
   278a8:	ldr	r0, [r0, #4]
   278ac:	ldr	r2, [fp, #-12]
   278b0:	mov	r3, #255	; 0xff
   278b4:	sdiv	r2, r3, r2
   278b8:	subs	r1, r1, r2
   278bc:	sbcs	r0, r0, r2, asr #31
   278c0:	str	r1, [fp, #-96]	; 0xffffffa0
   278c4:	str	r0, [fp, #-100]	; 0xffffff9c
   278c8:	blt	27aec <__assert_fail@plt+0x164e4>
   278cc:	b	27b10 <__assert_fail@plt+0x16508>
   278d0:	b	278d4 <__assert_fail@plt+0x162cc>
   278d4:	ldr	r0, [pc, #3352]	; 285f4 <__assert_fail@plt+0x16fec>
   278d8:	ldr	r1, [fp, #-12]
   278dc:	cmp	r1, r0
   278e0:	blt	278f8 <__assert_fail@plt+0x162f0>
   278e4:	b	27904 <__assert_fail@plt+0x162fc>
   278e8:	ldr	r0, [fp, #-12]
   278ec:	movw	r1, #0
   278f0:	cmp	r1, r0
   278f4:	bge	27904 <__assert_fail@plt+0x162fc>
   278f8:	movw	r0, #0
   278fc:	str	r0, [fp, #-104]	; 0xffffff98
   27900:	b	2791c <__assert_fail@plt+0x16314>
   27904:	ldr	r0, [fp, #-12]
   27908:	movw	r1, #0
   2790c:	sub	r0, r1, r0
   27910:	movw	r1, #255	; 0xff
   27914:	sdiv	r0, r1, r0
   27918:	str	r0, [fp, #-104]	; 0xffffff98
   2791c:	ldr	r0, [fp, #-104]	; 0xffffff98
   27920:	ldr	r1, [fp, #-8]
   27924:	ldr	r2, [r1]
   27928:	ldr	r1, [r1, #4]
   2792c:	mvn	r1, r1
   27930:	mvn	r2, r2
   27934:	subs	r2, r2, r0
   27938:	sbcs	r0, r1, r0, asr #31
   2793c:	str	r2, [fp, #-108]	; 0xffffff94
   27940:	str	r0, [fp, #-112]	; 0xffffff90
   27944:	bge	27aec <__assert_fail@plt+0x164e4>
   27948:	b	27b10 <__assert_fail@plt+0x16508>
   2794c:	b	27950 <__assert_fail@plt+0x16348>
   27950:	b	279d4 <__assert_fail@plt+0x163cc>
   27954:	b	279d4 <__assert_fail@plt+0x163cc>
   27958:	ldr	r0, [fp, #-12]
   2795c:	cmn	r0, #1
   27960:	bne	279d4 <__assert_fail@plt+0x163cc>
   27964:	b	27968 <__assert_fail@plt+0x16360>
   27968:	ldr	r0, [fp, #-8]
   2796c:	ldr	r1, [r0]
   27970:	ldr	r0, [r0, #4]
   27974:	rsbs	r1, r1, #0
   27978:	rscs	r0, r0, #0
   2797c:	str	r1, [fp, #-116]	; 0xffffff8c
   27980:	str	r0, [fp, #-120]	; 0xffffff88
   27984:	blt	27aec <__assert_fail@plt+0x164e4>
   27988:	b	27b10 <__assert_fail@plt+0x16508>
   2798c:	ldr	r0, [fp, #-8]
   27990:	ldr	r1, [r0]
   27994:	ldr	r0, [r0, #4]
   27998:	subs	r1, r1, #1
   2799c:	sbcs	r0, r0, #0
   279a0:	str	r1, [fp, #-124]	; 0xffffff84
   279a4:	str	r0, [fp, #-128]	; 0xffffff80
   279a8:	blt	27b10 <__assert_fail@plt+0x16508>
   279ac:	b	279b0 <__assert_fail@plt+0x163a8>
   279b0:	ldr	r0, [fp, #-8]
   279b4:	ldr	r1, [r0]
   279b8:	ldr	r0, [r0, #4]
   279bc:	subs	r1, r1, #1
   279c0:	sbc	r0, r0, #0
   279c4:	cmn	r0, #1
   279c8:	str	r1, [fp, #-132]	; 0xffffff7c
   279cc:	bgt	27aec <__assert_fail@plt+0x164e4>
   279d0:	b	27b10 <__assert_fail@plt+0x16508>
   279d4:	ldr	r0, [fp, #-12]
   279d8:	mov	r1, #0
   279dc:	sdiv	r0, r1, r0
   279e0:	ldr	r1, [fp, #-8]
   279e4:	ldr	r2, [r1]
   279e8:	ldr	r1, [r1, #4]
   279ec:	subs	r2, r0, r2
   279f0:	rscs	r0, r1, r0, asr #31
   279f4:	str	r2, [fp, #-136]	; 0xffffff78
   279f8:	str	r0, [fp, #-140]	; 0xffffff74
   279fc:	blt	27aec <__assert_fail@plt+0x164e4>
   27a00:	b	27b10 <__assert_fail@plt+0x16508>
   27a04:	ldr	r0, [fp, #-12]
   27a08:	cmp	r0, #0
   27a0c:	bne	27a14 <__assert_fail@plt+0x1640c>
   27a10:	b	27b10 <__assert_fail@plt+0x16508>
   27a14:	ldr	r0, [fp, #-8]
   27a18:	ldr	r0, [r0, #4]
   27a1c:	cmn	r0, #1
   27a20:	bgt	27abc <__assert_fail@plt+0x164b4>
   27a24:	b	27a28 <__assert_fail@plt+0x16420>
   27a28:	b	27a2c <__assert_fail@plt+0x16424>
   27a2c:	b	27a84 <__assert_fail@plt+0x1647c>
   27a30:	b	27a84 <__assert_fail@plt+0x1647c>
   27a34:	ldr	r0, [fp, #-8]
   27a38:	ldr	r1, [r0]
   27a3c:	ldr	r0, [r0, #4]
   27a40:	and	r0, r1, r0
   27a44:	cmn	r0, #1
   27a48:	bne	27a84 <__assert_fail@plt+0x1647c>
   27a4c:	b	27a50 <__assert_fail@plt+0x16448>
   27a50:	b	27a54 <__assert_fail@plt+0x1644c>
   27a54:	ldr	r0, [fp, #-12]
   27a58:	add	r0, r0, #0
   27a5c:	movw	r1, #0
   27a60:	cmp	r1, r0
   27a64:	blt	27aec <__assert_fail@plt+0x164e4>
   27a68:	b	27b10 <__assert_fail@plt+0x16508>
   27a6c:	ldr	r0, [fp, #-12]
   27a70:	sub	r0, r0, #1
   27a74:	mvn	r1, #0
   27a78:	cmp	r1, r0
   27a7c:	blt	27aec <__assert_fail@plt+0x164e4>
   27a80:	b	27b10 <__assert_fail@plt+0x16508>
   27a84:	ldr	r0, [fp, #-8]
   27a88:	ldr	r2, [r0]
   27a8c:	ldr	r3, [r0, #4]
   27a90:	mov	r0, #0
   27a94:	str	r0, [fp, #-144]	; 0xffffff70
   27a98:	ldr	r1, [fp, #-144]	; 0xffffff70
   27a9c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   27aa0:	ldr	r2, [fp, #-12]
   27aa4:	subs	r0, r0, r2
   27aa8:	sbcs	r1, r1, r2, asr #31
   27aac:	str	r0, [fp, #-148]	; 0xffffff6c
   27ab0:	str	r1, [fp, #-152]	; 0xffffff68
   27ab4:	blt	27aec <__assert_fail@plt+0x164e4>
   27ab8:	b	27b10 <__assert_fail@plt+0x16508>
   27abc:	ldr	r0, [fp, #-12]
   27ac0:	mov	r1, #255	; 0xff
   27ac4:	sdiv	r0, r1, r0
   27ac8:	ldr	r1, [fp, #-8]
   27acc:	ldr	r2, [r1]
   27ad0:	ldr	r1, [r1, #4]
   27ad4:	subs	r2, r0, r2
   27ad8:	rscs	r0, r1, r0, asr #31
   27adc:	str	r2, [fp, #-156]	; 0xffffff64
   27ae0:	str	r0, [fp, #-160]	; 0xffffff60
   27ae4:	bge	27b10 <__assert_fail@plt+0x16508>
   27ae8:	b	27aec <__assert_fail@plt+0x164e4>
   27aec:	ldr	r0, [fp, #-8]
   27af0:	ldr	r0, [r0]
   27af4:	ldr	r1, [fp, #-12]
   27af8:	mul	r0, r0, r1
   27afc:	uxtb	r0, r0
   27b00:	mov	r1, #0
   27b04:	str	r1, [fp, #-20]	; 0xffffffec
   27b08:	str	r0, [fp, #-24]	; 0xffffffe8
   27b0c:	b	291dc <__assert_fail@plt+0x17bd4>
   27b10:	ldr	r0, [fp, #-8]
   27b14:	ldr	r0, [r0]
   27b18:	ldr	r1, [fp, #-12]
   27b1c:	mul	r0, r0, r1
   27b20:	uxtb	r0, r0
   27b24:	mov	r1, #0
   27b28:	str	r1, [fp, #-20]	; 0xffffffec
   27b2c:	str	r0, [fp, #-24]	; 0xffffffe8
   27b30:	b	29210 <__assert_fail@plt+0x17c08>
   27b34:	b	280c8 <__assert_fail@plt+0x16ac0>
   27b38:	b	27b3c <__assert_fail@plt+0x16534>
   27b3c:	ldr	r0, [fp, #-12]
   27b40:	cmp	r0, #0
   27b44:	bge	27cdc <__assert_fail@plt+0x166d4>
   27b48:	ldr	r0, [fp, #-8]
   27b4c:	ldr	r0, [r0, #4]
   27b50:	cmn	r0, #1
   27b54:	bgt	27c0c <__assert_fail@plt+0x16604>
   27b58:	b	27b5c <__assert_fail@plt+0x16554>
   27b5c:	b	27b60 <__assert_fail@plt+0x16558>
   27b60:	ldr	r0, [fp, #-8]
   27b64:	ldr	r1, [r0]
   27b68:	ldr	r0, [r0, #4]
   27b6c:	ldr	r2, [fp, #-12]
   27b70:	movw	r3, #32767	; 0x7fff
   27b74:	sdiv	r2, r3, r2
   27b78:	subs	r1, r1, r2
   27b7c:	sbcs	r0, r0, r2, asr #31
   27b80:	str	r1, [fp, #-164]	; 0xffffff5c
   27b84:	str	r0, [fp, #-168]	; 0xffffff58
   27b88:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27b8c:	b	27dec <__assert_fail@plt+0x167e4>
   27b90:	b	27b94 <__assert_fail@plt+0x1658c>
   27b94:	ldr	r0, [pc, #2648]	; 285f4 <__assert_fail@plt+0x16fec>
   27b98:	ldr	r1, [fp, #-12]
   27b9c:	cmp	r1, r0
   27ba0:	blt	27bb8 <__assert_fail@plt+0x165b0>
   27ba4:	b	27bc4 <__assert_fail@plt+0x165bc>
   27ba8:	ldr	r0, [fp, #-12]
   27bac:	movw	r1, #0
   27bb0:	cmp	r1, r0
   27bb4:	bge	27bc4 <__assert_fail@plt+0x165bc>
   27bb8:	movw	r0, #0
   27bbc:	str	r0, [fp, #-172]	; 0xffffff54
   27bc0:	b	27bdc <__assert_fail@plt+0x165d4>
   27bc4:	ldr	r0, [fp, #-12]
   27bc8:	movw	r1, #0
   27bcc:	sub	r0, r1, r0
   27bd0:	movw	r1, #32767	; 0x7fff
   27bd4:	sdiv	r0, r1, r0
   27bd8:	str	r0, [fp, #-172]	; 0xffffff54
   27bdc:	ldr	r0, [fp, #-172]	; 0xffffff54
   27be0:	ldr	r1, [fp, #-8]
   27be4:	ldr	r2, [r1]
   27be8:	ldr	r1, [r1, #4]
   27bec:	mvn	r1, r1
   27bf0:	mvn	r2, r2
   27bf4:	subs	r2, r2, r0
   27bf8:	sbcs	r0, r1, r0, asr #31
   27bfc:	str	r2, [fp, #-176]	; 0xffffff50
   27c00:	str	r0, [fp, #-180]	; 0xffffff4c
   27c04:	bge	27dc8 <__assert_fail@plt+0x167c0>
   27c08:	b	27dec <__assert_fail@plt+0x167e4>
   27c0c:	b	27c10 <__assert_fail@plt+0x16608>
   27c10:	b	27ca8 <__assert_fail@plt+0x166a0>
   27c14:	b	27ca8 <__assert_fail@plt+0x166a0>
   27c18:	ldr	r0, [fp, #-12]
   27c1c:	cmn	r0, #1
   27c20:	bne	27ca8 <__assert_fail@plt+0x166a0>
   27c24:	b	27c28 <__assert_fail@plt+0x16620>
   27c28:	ldr	r0, [fp, #-8]
   27c2c:	ldr	r1, [r0]
   27c30:	ldr	r0, [r0, #4]
   27c34:	subs	r1, r1, #32768	; 0x8000
   27c38:	sbc	r0, r0, #0
   27c3c:	rsbs	r1, r1, #0
   27c40:	rscs	r0, r0, #0
   27c44:	str	r1, [fp, #-184]	; 0xffffff48
   27c48:	str	r0, [fp, #-188]	; 0xffffff44
   27c4c:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27c50:	b	27dec <__assert_fail@plt+0x167e4>
   27c54:	ldr	r0, [fp, #-8]
   27c58:	ldr	r1, [r0]
   27c5c:	ldr	r0, [r0, #4]
   27c60:	subs	r1, r1, #1
   27c64:	sbcs	r0, r0, #0
   27c68:	str	r1, [fp, #-192]	; 0xffffff40
   27c6c:	str	r0, [fp, #-196]	; 0xffffff3c
   27c70:	blt	27dec <__assert_fail@plt+0x167e4>
   27c74:	b	27c78 <__assert_fail@plt+0x16670>
   27c78:	ldr	r0, [fp, #-8]
   27c7c:	ldr	r1, [r0]
   27c80:	ldr	r0, [r0, #4]
   27c84:	subs	r1, r1, #1
   27c88:	sbc	r0, r0, #0
   27c8c:	movw	r2, #32767	; 0x7fff
   27c90:	subs	r1, r2, r1
   27c94:	rscs	r0, r0, #0
   27c98:	str	r1, [fp, #-200]	; 0xffffff38
   27c9c:	str	r0, [fp, #-204]	; 0xffffff34
   27ca0:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27ca4:	b	27dec <__assert_fail@plt+0x167e4>
   27ca8:	ldr	r0, [fp, #-12]
   27cac:	movw	r1, #32768	; 0x8000
   27cb0:	movt	r1, #65535	; 0xffff
   27cb4:	sdiv	r0, r1, r0
   27cb8:	ldr	r1, [fp, #-8]
   27cbc:	ldr	r2, [r1]
   27cc0:	ldr	r1, [r1, #4]
   27cc4:	subs	r2, r0, r2
   27cc8:	rscs	r0, r1, r0, asr #31
   27ccc:	str	r2, [fp, #-208]	; 0xffffff30
   27cd0:	str	r0, [fp, #-212]	; 0xffffff2c
   27cd4:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27cd8:	b	27dec <__assert_fail@plt+0x167e4>
   27cdc:	ldr	r0, [fp, #-12]
   27ce0:	cmp	r0, #0
   27ce4:	bne	27cec <__assert_fail@plt+0x166e4>
   27ce8:	b	27dec <__assert_fail@plt+0x167e4>
   27cec:	ldr	r0, [fp, #-8]
   27cf0:	ldr	r0, [r0, #4]
   27cf4:	cmn	r0, #1
   27cf8:	bgt	27d98 <__assert_fail@plt+0x16790>
   27cfc:	b	27d00 <__assert_fail@plt+0x166f8>
   27d00:	b	27d04 <__assert_fail@plt+0x166fc>
   27d04:	b	27d60 <__assert_fail@plt+0x16758>
   27d08:	b	27d60 <__assert_fail@plt+0x16758>
   27d0c:	ldr	r0, [fp, #-8]
   27d10:	ldr	r1, [r0]
   27d14:	ldr	r0, [r0, #4]
   27d18:	and	r0, r1, r0
   27d1c:	cmn	r0, #1
   27d20:	bne	27d60 <__assert_fail@plt+0x16758>
   27d24:	b	27d28 <__assert_fail@plt+0x16720>
   27d28:	b	27d2c <__assert_fail@plt+0x16724>
   27d2c:	ldr	r0, [pc, #4088]	; 28d2c <__assert_fail@plt+0x17724>
   27d30:	ldr	r1, [fp, #-12]
   27d34:	add	r0, r1, r0
   27d38:	movw	r1, #0
   27d3c:	cmp	r1, r0
   27d40:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27d44:	b	27dec <__assert_fail@plt+0x167e4>
   27d48:	ldr	r0, [fp, #-12]
   27d4c:	sub	r0, r0, #1
   27d50:	movw	r1, #32767	; 0x7fff
   27d54:	cmp	r1, r0
   27d58:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27d5c:	b	27dec <__assert_fail@plt+0x167e4>
   27d60:	ldr	r0, [fp, #-8]
   27d64:	ldr	r2, [r0]
   27d68:	ldr	r3, [r0, #4]
   27d6c:	movw	r0, #32768	; 0x8000
   27d70:	movt	r0, #65535	; 0xffff
   27d74:	mvn	r1, #0
   27d78:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   27d7c:	ldr	r2, [fp, #-12]
   27d80:	subs	r0, r0, r2
   27d84:	sbcs	r1, r1, r2, asr #31
   27d88:	str	r0, [fp, #-216]	; 0xffffff28
   27d8c:	str	r1, [fp, #-220]	; 0xffffff24
   27d90:	blt	27dc8 <__assert_fail@plt+0x167c0>
   27d94:	b	27dec <__assert_fail@plt+0x167e4>
   27d98:	ldr	r0, [fp, #-12]
   27d9c:	movw	r1, #32767	; 0x7fff
   27da0:	sdiv	r0, r1, r0
   27da4:	ldr	r1, [fp, #-8]
   27da8:	ldr	r2, [r1]
   27dac:	ldr	r1, [r1, #4]
   27db0:	subs	r2, r0, r2
   27db4:	rscs	r0, r1, r0, asr #31
   27db8:	str	r2, [fp, #-224]	; 0xffffff20
   27dbc:	str	r0, [fp, #-228]	; 0xffffff1c
   27dc0:	bge	27dec <__assert_fail@plt+0x167e4>
   27dc4:	b	27dc8 <__assert_fail@plt+0x167c0>
   27dc8:	ldr	r0, [fp, #-8]
   27dcc:	ldr	r0, [r0]
   27dd0:	ldr	r1, [fp, #-12]
   27dd4:	mul	r0, r0, r1
   27dd8:	sxth	r0, r0
   27ddc:	asr	r1, r0, #31
   27de0:	str	r0, [fp, #-24]	; 0xffffffe8
   27de4:	str	r1, [fp, #-20]	; 0xffffffec
   27de8:	b	291dc <__assert_fail@plt+0x17bd4>
   27dec:	ldr	r0, [fp, #-8]
   27df0:	ldr	r0, [r0]
   27df4:	ldr	r1, [fp, #-12]
   27df8:	mul	r0, r0, r1
   27dfc:	sxth	r0, r0
   27e00:	asr	r1, r0, #31
   27e04:	str	r0, [fp, #-24]	; 0xffffffe8
   27e08:	str	r1, [fp, #-20]	; 0xffffffec
   27e0c:	b	29210 <__assert_fail@plt+0x17c08>
   27e10:	ldr	r0, [fp, #-12]
   27e14:	cmp	r0, #0
   27e18:	bge	27f98 <__assert_fail@plt+0x16990>
   27e1c:	ldr	r0, [fp, #-8]
   27e20:	ldr	r0, [r0, #4]
   27e24:	cmn	r0, #1
   27e28:	bgt	27ee0 <__assert_fail@plt+0x168d8>
   27e2c:	b	27e30 <__assert_fail@plt+0x16828>
   27e30:	b	27e34 <__assert_fail@plt+0x1682c>
   27e34:	ldr	r0, [fp, #-8]
   27e38:	ldr	r1, [r0]
   27e3c:	ldr	r0, [r0, #4]
   27e40:	ldr	r2, [fp, #-12]
   27e44:	movw	r3, #65535	; 0xffff
   27e48:	sdiv	r2, r3, r2
   27e4c:	subs	r1, r1, r2
   27e50:	sbcs	r0, r0, r2, asr #31
   27e54:	str	r1, [fp, #-232]	; 0xffffff18
   27e58:	str	r0, [fp, #-236]	; 0xffffff14
   27e5c:	blt	28080 <__assert_fail@plt+0x16a78>
   27e60:	b	280a4 <__assert_fail@plt+0x16a9c>
   27e64:	b	27e68 <__assert_fail@plt+0x16860>
   27e68:	ldr	r0, [pc, #1924]	; 285f4 <__assert_fail@plt+0x16fec>
   27e6c:	ldr	r1, [fp, #-12]
   27e70:	cmp	r1, r0
   27e74:	blt	27e8c <__assert_fail@plt+0x16884>
   27e78:	b	27e98 <__assert_fail@plt+0x16890>
   27e7c:	ldr	r0, [fp, #-12]
   27e80:	movw	r1, #0
   27e84:	cmp	r1, r0
   27e88:	bge	27e98 <__assert_fail@plt+0x16890>
   27e8c:	movw	r0, #0
   27e90:	str	r0, [fp, #-240]	; 0xffffff10
   27e94:	b	27eb0 <__assert_fail@plt+0x168a8>
   27e98:	ldr	r0, [fp, #-12]
   27e9c:	movw	r1, #0
   27ea0:	sub	r0, r1, r0
   27ea4:	movw	r1, #65535	; 0xffff
   27ea8:	sdiv	r0, r1, r0
   27eac:	str	r0, [fp, #-240]	; 0xffffff10
   27eb0:	ldr	r0, [fp, #-240]	; 0xffffff10
   27eb4:	ldr	r1, [fp, #-8]
   27eb8:	ldr	r2, [r1]
   27ebc:	ldr	r1, [r1, #4]
   27ec0:	mvn	r1, r1
   27ec4:	mvn	r2, r2
   27ec8:	subs	r2, r2, r0
   27ecc:	sbcs	r0, r1, r0, asr #31
   27ed0:	str	r2, [fp, #-244]	; 0xffffff0c
   27ed4:	str	r0, [fp, #-248]	; 0xffffff08
   27ed8:	bge	28080 <__assert_fail@plt+0x16a78>
   27edc:	b	280a4 <__assert_fail@plt+0x16a9c>
   27ee0:	b	27ee4 <__assert_fail@plt+0x168dc>
   27ee4:	b	27f68 <__assert_fail@plt+0x16960>
   27ee8:	b	27f68 <__assert_fail@plt+0x16960>
   27eec:	ldr	r0, [fp, #-12]
   27ef0:	cmn	r0, #1
   27ef4:	bne	27f68 <__assert_fail@plt+0x16960>
   27ef8:	b	27efc <__assert_fail@plt+0x168f4>
   27efc:	ldr	r0, [fp, #-8]
   27f00:	ldr	r1, [r0]
   27f04:	ldr	r0, [r0, #4]
   27f08:	rsbs	r1, r1, #0
   27f0c:	rscs	r0, r0, #0
   27f10:	str	r1, [fp, #-252]	; 0xffffff04
   27f14:	str	r0, [fp, #-256]	; 0xffffff00
   27f18:	blt	28080 <__assert_fail@plt+0x16a78>
   27f1c:	b	280a4 <__assert_fail@plt+0x16a9c>
   27f20:	ldr	r0, [fp, #-8]
   27f24:	ldr	r1, [r0]
   27f28:	ldr	r0, [r0, #4]
   27f2c:	subs	r1, r1, #1
   27f30:	sbcs	r0, r0, #0
   27f34:	str	r1, [fp, #-260]	; 0xfffffefc
   27f38:	str	r0, [fp, #-264]	; 0xfffffef8
   27f3c:	blt	280a4 <__assert_fail@plt+0x16a9c>
   27f40:	b	27f44 <__assert_fail@plt+0x1693c>
   27f44:	ldr	r0, [fp, #-8]
   27f48:	ldr	r1, [r0]
   27f4c:	ldr	r0, [r0, #4]
   27f50:	subs	r1, r1, #1
   27f54:	sbc	r0, r0, #0
   27f58:	cmn	r0, #1
   27f5c:	str	r1, [fp, #-268]	; 0xfffffef4
   27f60:	bgt	28080 <__assert_fail@plt+0x16a78>
   27f64:	b	280a4 <__assert_fail@plt+0x16a9c>
   27f68:	ldr	r0, [fp, #-12]
   27f6c:	mov	r1, #0
   27f70:	sdiv	r0, r1, r0
   27f74:	ldr	r1, [fp, #-8]
   27f78:	ldr	r2, [r1]
   27f7c:	ldr	r1, [r1, #4]
   27f80:	subs	r2, r0, r2
   27f84:	rscs	r0, r1, r0, asr #31
   27f88:	str	r2, [fp, #-272]	; 0xfffffef0
   27f8c:	str	r0, [fp, #-276]	; 0xfffffeec
   27f90:	blt	28080 <__assert_fail@plt+0x16a78>
   27f94:	b	280a4 <__assert_fail@plt+0x16a9c>
   27f98:	ldr	r0, [fp, #-12]
   27f9c:	cmp	r0, #0
   27fa0:	bne	27fa8 <__assert_fail@plt+0x169a0>
   27fa4:	b	280a4 <__assert_fail@plt+0x16a9c>
   27fa8:	ldr	r0, [fp, #-8]
   27fac:	ldr	r0, [r0, #4]
   27fb0:	cmn	r0, #1
   27fb4:	bgt	28050 <__assert_fail@plt+0x16a48>
   27fb8:	b	27fbc <__assert_fail@plt+0x169b4>
   27fbc:	b	27fc0 <__assert_fail@plt+0x169b8>
   27fc0:	b	28018 <__assert_fail@plt+0x16a10>
   27fc4:	b	28018 <__assert_fail@plt+0x16a10>
   27fc8:	ldr	r0, [fp, #-8]
   27fcc:	ldr	r1, [r0]
   27fd0:	ldr	r0, [r0, #4]
   27fd4:	and	r0, r1, r0
   27fd8:	cmn	r0, #1
   27fdc:	bne	28018 <__assert_fail@plt+0x16a10>
   27fe0:	b	27fe4 <__assert_fail@plt+0x169dc>
   27fe4:	b	27fe8 <__assert_fail@plt+0x169e0>
   27fe8:	ldr	r0, [fp, #-12]
   27fec:	add	r0, r0, #0
   27ff0:	movw	r1, #0
   27ff4:	cmp	r1, r0
   27ff8:	blt	28080 <__assert_fail@plt+0x16a78>
   27ffc:	b	280a4 <__assert_fail@plt+0x16a9c>
   28000:	ldr	r0, [fp, #-12]
   28004:	sub	r0, r0, #1
   28008:	mvn	r1, #0
   2800c:	cmp	r1, r0
   28010:	blt	28080 <__assert_fail@plt+0x16a78>
   28014:	b	280a4 <__assert_fail@plt+0x16a9c>
   28018:	ldr	r0, [fp, #-8]
   2801c:	ldr	r2, [r0]
   28020:	ldr	r3, [r0, #4]
   28024:	mov	r0, #0
   28028:	str	r0, [fp, #-280]	; 0xfffffee8
   2802c:	ldr	r1, [fp, #-280]	; 0xfffffee8
   28030:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28034:	ldr	r2, [fp, #-12]
   28038:	subs	r0, r0, r2
   2803c:	sbcs	r1, r1, r2, asr #31
   28040:	str	r0, [fp, #-284]	; 0xfffffee4
   28044:	str	r1, [fp, #-288]	; 0xfffffee0
   28048:	blt	28080 <__assert_fail@plt+0x16a78>
   2804c:	b	280a4 <__assert_fail@plt+0x16a9c>
   28050:	ldr	r0, [fp, #-12]
   28054:	movw	r1, #65535	; 0xffff
   28058:	sdiv	r0, r1, r0
   2805c:	ldr	r1, [fp, #-8]
   28060:	ldr	r2, [r1]
   28064:	ldr	r1, [r1, #4]
   28068:	subs	r2, r0, r2
   2806c:	rscs	r0, r1, r0, asr #31
   28070:	str	r2, [fp, #-292]	; 0xfffffedc
   28074:	str	r0, [fp, #-296]	; 0xfffffed8
   28078:	bge	280a4 <__assert_fail@plt+0x16a9c>
   2807c:	b	28080 <__assert_fail@plt+0x16a78>
   28080:	ldr	r0, [fp, #-8]
   28084:	ldr	r0, [r0]
   28088:	ldr	r1, [fp, #-12]
   2808c:	mul	r0, r0, r1
   28090:	uxth	r0, r0
   28094:	mov	r1, #0
   28098:	str	r1, [fp, #-20]	; 0xffffffec
   2809c:	str	r0, [fp, #-24]	; 0xffffffe8
   280a0:	b	291dc <__assert_fail@plt+0x17bd4>
   280a4:	ldr	r0, [fp, #-8]
   280a8:	ldr	r0, [r0]
   280ac:	ldr	r1, [fp, #-12]
   280b0:	mul	r0, r0, r1
   280b4:	uxth	r0, r0
   280b8:	mov	r1, #0
   280bc:	str	r1, [fp, #-20]	; 0xffffffec
   280c0:	str	r0, [fp, #-24]	; 0xffffffe8
   280c4:	b	29210 <__assert_fail@plt+0x17c08>
   280c8:	b	28638 <__assert_fail@plt+0x17030>
   280cc:	b	280d0 <__assert_fail@plt+0x16ac8>
   280d0:	ldr	r0, [fp, #-12]
   280d4:	cmp	r0, #0
   280d8:	bge	28260 <__assert_fail@plt+0x16c58>
   280dc:	ldr	r0, [fp, #-8]
   280e0:	ldr	r0, [r0, #4]
   280e4:	cmn	r0, #1
   280e8:	bgt	281a0 <__assert_fail@plt+0x16b98>
   280ec:	b	280f0 <__assert_fail@plt+0x16ae8>
   280f0:	b	280f4 <__assert_fail@plt+0x16aec>
   280f4:	ldr	r0, [fp, #-8]
   280f8:	ldr	r1, [r0]
   280fc:	ldr	r0, [r0, #4]
   28100:	ldr	r2, [fp, #-12]
   28104:	mvn	r3, #-2147483648	; 0x80000000
   28108:	sdiv	r2, r3, r2
   2810c:	subs	r1, r1, r2
   28110:	sbcs	r0, r0, r2, asr #31
   28114:	str	r1, [fp, #-300]	; 0xfffffed4
   28118:	str	r0, [fp, #-304]	; 0xfffffed0
   2811c:	blt	28344 <__assert_fail@plt+0x16d3c>
   28120:	b	28364 <__assert_fail@plt+0x16d5c>
   28124:	b	28128 <__assert_fail@plt+0x16b20>
   28128:	ldr	r0, [pc, #1220]	; 285f4 <__assert_fail@plt+0x16fec>
   2812c:	ldr	r1, [fp, #-12]
   28130:	cmp	r1, r0
   28134:	blt	2814c <__assert_fail@plt+0x16b44>
   28138:	b	28158 <__assert_fail@plt+0x16b50>
   2813c:	ldr	r0, [fp, #-12]
   28140:	movw	r1, #0
   28144:	cmp	r1, r0
   28148:	bge	28158 <__assert_fail@plt+0x16b50>
   2814c:	movw	r0, #0
   28150:	str	r0, [fp, #-308]	; 0xfffffecc
   28154:	b	28170 <__assert_fail@plt+0x16b68>
   28158:	ldr	r0, [pc, #4064]	; 29140 <__assert_fail@plt+0x17b38>
   2815c:	ldr	r1, [fp, #-12]
   28160:	movw	r2, #0
   28164:	sub	r1, r2, r1
   28168:	sdiv	r0, r0, r1
   2816c:	str	r0, [fp, #-308]	; 0xfffffecc
   28170:	ldr	r0, [fp, #-308]	; 0xfffffecc
   28174:	ldr	r1, [fp, #-8]
   28178:	ldr	r2, [r1]
   2817c:	ldr	r1, [r1, #4]
   28180:	mvn	r1, r1
   28184:	mvn	r2, r2
   28188:	subs	r2, r2, r0
   2818c:	sbcs	r0, r1, r0, asr #31
   28190:	str	r2, [fp, #-312]	; 0xfffffec8
   28194:	str	r0, [fp, #-316]	; 0xfffffec4
   28198:	bge	28344 <__assert_fail@plt+0x16d3c>
   2819c:	b	28364 <__assert_fail@plt+0x16d5c>
   281a0:	ldr	r0, [fp, #-12]
   281a4:	cmn	r0, #1
   281a8:	bne	28230 <__assert_fail@plt+0x16c28>
   281ac:	b	281b0 <__assert_fail@plt+0x16ba8>
   281b0:	ldr	r0, [fp, #-8]
   281b4:	ldr	r1, [r0]
   281b8:	ldr	r0, [r0, #4]
   281bc:	adds	r1, r1, #-2147483648	; 0x80000000
   281c0:	sbc	r0, r0, #0
   281c4:	rsbs	r1, r1, #0
   281c8:	rscs	r0, r0, #0
   281cc:	str	r1, [fp, #-320]	; 0xfffffec0
   281d0:	str	r0, [fp, #-324]	; 0xfffffebc
   281d4:	blt	28344 <__assert_fail@plt+0x16d3c>
   281d8:	b	28364 <__assert_fail@plt+0x16d5c>
   281dc:	ldr	r0, [fp, #-8]
   281e0:	ldr	r1, [r0]
   281e4:	ldr	r0, [r0, #4]
   281e8:	subs	r1, r1, #1
   281ec:	sbcs	r0, r0, #0
   281f0:	str	r1, [fp, #-328]	; 0xfffffeb8
   281f4:	str	r0, [fp, #-332]	; 0xfffffeb4
   281f8:	blt	28364 <__assert_fail@plt+0x16d5c>
   281fc:	b	28200 <__assert_fail@plt+0x16bf8>
   28200:	ldr	r0, [fp, #-8]
   28204:	ldr	r1, [r0]
   28208:	ldr	r0, [r0, #4]
   2820c:	subs	r1, r1, #1
   28210:	sbc	r0, r0, #0
   28214:	mvn	r2, #-2147483648	; 0x80000000
   28218:	subs	r1, r2, r1
   2821c:	rscs	r0, r0, #0
   28220:	str	r1, [fp, #-336]	; 0xfffffeb0
   28224:	str	r0, [fp, #-340]	; 0xfffffeac
   28228:	blt	28344 <__assert_fail@plt+0x16d3c>
   2822c:	b	28364 <__assert_fail@plt+0x16d5c>
   28230:	ldr	r0, [fp, #-12]
   28234:	mov	r1, #-2147483648	; 0x80000000
   28238:	sdiv	r0, r1, r0
   2823c:	ldr	r1, [fp, #-8]
   28240:	ldr	r2, [r1]
   28244:	ldr	r1, [r1, #4]
   28248:	subs	r2, r0, r2
   2824c:	rscs	r0, r1, r0, asr #31
   28250:	str	r2, [fp, #-344]	; 0xfffffea8
   28254:	str	r0, [fp, #-348]	; 0xfffffea4
   28258:	blt	28344 <__assert_fail@plt+0x16d3c>
   2825c:	b	28364 <__assert_fail@plt+0x16d5c>
   28260:	ldr	r0, [fp, #-12]
   28264:	cmp	r0, #0
   28268:	bne	28270 <__assert_fail@plt+0x16c68>
   2826c:	b	28364 <__assert_fail@plt+0x16d5c>
   28270:	ldr	r0, [fp, #-8]
   28274:	ldr	r0, [r0, #4]
   28278:	cmn	r0, #1
   2827c:	bgt	28314 <__assert_fail@plt+0x16d0c>
   28280:	b	28284 <__assert_fail@plt+0x16c7c>
   28284:	b	28288 <__assert_fail@plt+0x16c80>
   28288:	b	282e0 <__assert_fail@plt+0x16cd8>
   2828c:	b	282e0 <__assert_fail@plt+0x16cd8>
   28290:	ldr	r0, [fp, #-8]
   28294:	ldr	r1, [r0]
   28298:	ldr	r0, [r0, #4]
   2829c:	and	r0, r1, r0
   282a0:	cmn	r0, #1
   282a4:	bne	282e0 <__assert_fail@plt+0x16cd8>
   282a8:	b	282ac <__assert_fail@plt+0x16ca4>
   282ac:	b	282b0 <__assert_fail@plt+0x16ca8>
   282b0:	ldr	r0, [fp, #-12]
   282b4:	add	r0, r0, #-2147483648	; 0x80000000
   282b8:	movw	r1, #0
   282bc:	cmp	r1, r0
   282c0:	blt	28344 <__assert_fail@plt+0x16d3c>
   282c4:	b	28364 <__assert_fail@plt+0x16d5c>
   282c8:	ldr	r0, [pc, #3948]	; 2923c <__assert_fail@plt+0x17c34>
   282cc:	ldr	r1, [fp, #-12]
   282d0:	sub	r1, r1, #1
   282d4:	cmp	r0, r1
   282d8:	blt	28344 <__assert_fail@plt+0x16d3c>
   282dc:	b	28364 <__assert_fail@plt+0x16d5c>
   282e0:	ldr	r0, [fp, #-8]
   282e4:	ldr	r2, [r0]
   282e8:	ldr	r3, [r0, #4]
   282ec:	mov	r0, #-2147483648	; 0x80000000
   282f0:	mvn	r1, #0
   282f4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   282f8:	ldr	r2, [fp, #-12]
   282fc:	subs	r0, r0, r2
   28300:	sbcs	r1, r1, r2, asr #31
   28304:	str	r0, [fp, #-352]	; 0xfffffea0
   28308:	str	r1, [fp, #-356]	; 0xfffffe9c
   2830c:	blt	28344 <__assert_fail@plt+0x16d3c>
   28310:	b	28364 <__assert_fail@plt+0x16d5c>
   28314:	ldr	r0, [fp, #-12]
   28318:	mvn	r1, #-2147483648	; 0x80000000
   2831c:	sdiv	r0, r1, r0
   28320:	ldr	r1, [fp, #-8]
   28324:	ldr	r2, [r1]
   28328:	ldr	r1, [r1, #4]
   2832c:	subs	r2, r0, r2
   28330:	rscs	r0, r1, r0, asr #31
   28334:	str	r2, [fp, #-360]	; 0xfffffe98
   28338:	str	r0, [fp, #-364]	; 0xfffffe94
   2833c:	bge	28364 <__assert_fail@plt+0x16d5c>
   28340:	b	28344 <__assert_fail@plt+0x16d3c>
   28344:	ldr	r0, [fp, #-8]
   28348:	ldr	r0, [r0]
   2834c:	ldr	r1, [fp, #-12]
   28350:	mul	r0, r0, r1
   28354:	asr	r1, r0, #31
   28358:	str	r0, [fp, #-24]	; 0xffffffe8
   2835c:	str	r1, [fp, #-20]	; 0xffffffec
   28360:	b	291dc <__assert_fail@plt+0x17bd4>
   28364:	ldr	r0, [fp, #-8]
   28368:	ldr	r0, [r0]
   2836c:	ldr	r1, [fp, #-12]
   28370:	mul	r0, r0, r1
   28374:	asr	r1, r0, #31
   28378:	str	r0, [fp, #-24]	; 0xffffffe8
   2837c:	str	r1, [fp, #-20]	; 0xffffffec
   28380:	b	29210 <__assert_fail@plt+0x17c08>
   28384:	ldr	r0, [fp, #-12]
   28388:	cmp	r0, #0
   2838c:	bge	2850c <__assert_fail@plt+0x16f04>
   28390:	ldr	r0, [fp, #-8]
   28394:	ldr	r0, [r0, #4]
   28398:	cmn	r0, #1
   2839c:	bgt	28454 <__assert_fail@plt+0x16e4c>
   283a0:	b	283a4 <__assert_fail@plt+0x16d9c>
   283a4:	b	283d8 <__assert_fail@plt+0x16dd0>
   283a8:	ldr	r0, [fp, #-8]
   283ac:	ldr	r1, [r0]
   283b0:	ldr	r0, [r0, #4]
   283b4:	ldr	r2, [fp, #-12]
   283b8:	mvn	r3, #0
   283bc:	udiv	r2, r3, r2
   283c0:	subs	r1, r1, r2
   283c4:	sbcs	r0, r0, #0
   283c8:	str	r1, [fp, #-368]	; 0xfffffe90
   283cc:	str	r0, [fp, #-372]	; 0xfffffe8c
   283d0:	blt	285f8 <__assert_fail@plt+0x16ff0>
   283d4:	b	28618 <__assert_fail@plt+0x17010>
   283d8:	b	283dc <__assert_fail@plt+0x16dd4>
   283dc:	ldr	r0, [pc, #3668]	; 29238 <__assert_fail@plt+0x17c30>
   283e0:	ldr	r1, [fp, #-12]
   283e4:	cmp	r1, r0
   283e8:	blt	28400 <__assert_fail@plt+0x16df8>
   283ec:	b	2840c <__assert_fail@plt+0x16e04>
   283f0:	ldr	r0, [fp, #-12]
   283f4:	movw	r1, #0
   283f8:	cmp	r1, r0
   283fc:	bge	2840c <__assert_fail@plt+0x16e04>
   28400:	movw	r0, #1
   28404:	str	r0, [sp, #376]	; 0x178
   28408:	b	28424 <__assert_fail@plt+0x16e1c>
   2840c:	ldr	r0, [fp, #-12]
   28410:	movw	r1, #0
   28414:	sub	r0, r1, r0
   28418:	mvn	r1, #0
   2841c:	udiv	r0, r1, r0
   28420:	str	r0, [sp, #376]	; 0x178
   28424:	ldr	r0, [sp, #376]	; 0x178
   28428:	ldr	r1, [fp, #-8]
   2842c:	ldr	r2, [r1]
   28430:	ldr	r1, [r1, #4]
   28434:	mvn	r1, r1
   28438:	mvn	r2, r2
   2843c:	subs	r0, r2, r0
   28440:	sbcs	r1, r1, #0
   28444:	str	r0, [sp, #372]	; 0x174
   28448:	str	r1, [sp, #368]	; 0x170
   2844c:	bge	285f8 <__assert_fail@plt+0x16ff0>
   28450:	b	28618 <__assert_fail@plt+0x17010>
   28454:	b	28458 <__assert_fail@plt+0x16e50>
   28458:	b	284dc <__assert_fail@plt+0x16ed4>
   2845c:	b	284dc <__assert_fail@plt+0x16ed4>
   28460:	ldr	r0, [fp, #-12]
   28464:	cmn	r0, #1
   28468:	bne	284dc <__assert_fail@plt+0x16ed4>
   2846c:	b	28470 <__assert_fail@plt+0x16e68>
   28470:	ldr	r0, [fp, #-8]
   28474:	ldr	r1, [r0]
   28478:	ldr	r0, [r0, #4]
   2847c:	rsbs	r1, r1, #0
   28480:	rscs	r0, r0, #0
   28484:	str	r1, [sp, #364]	; 0x16c
   28488:	str	r0, [sp, #360]	; 0x168
   2848c:	blt	285f8 <__assert_fail@plt+0x16ff0>
   28490:	b	28618 <__assert_fail@plt+0x17010>
   28494:	ldr	r0, [fp, #-8]
   28498:	ldr	r1, [r0]
   2849c:	ldr	r0, [r0, #4]
   284a0:	subs	r1, r1, #1
   284a4:	sbcs	r0, r0, #0
   284a8:	str	r1, [sp, #356]	; 0x164
   284ac:	str	r0, [sp, #352]	; 0x160
   284b0:	blt	28618 <__assert_fail@plt+0x17010>
   284b4:	b	284b8 <__assert_fail@plt+0x16eb0>
   284b8:	ldr	r0, [fp, #-8]
   284bc:	ldr	r1, [r0]
   284c0:	ldr	r0, [r0, #4]
   284c4:	subs	r1, r1, #1
   284c8:	sbc	r0, r0, #0
   284cc:	cmn	r0, #1
   284d0:	str	r1, [sp, #348]	; 0x15c
   284d4:	bgt	285f8 <__assert_fail@plt+0x16ff0>
   284d8:	b	28618 <__assert_fail@plt+0x17010>
   284dc:	ldr	r0, [fp, #-12]
   284e0:	mov	r1, #0
   284e4:	sdiv	r0, r1, r0
   284e8:	ldr	r1, [fp, #-8]
   284ec:	ldr	r2, [r1]
   284f0:	ldr	r1, [r1, #4]
   284f4:	subs	r2, r0, r2
   284f8:	rscs	r0, r1, r0, asr #31
   284fc:	str	r2, [sp, #344]	; 0x158
   28500:	str	r0, [sp, #340]	; 0x154
   28504:	blt	285f8 <__assert_fail@plt+0x16ff0>
   28508:	b	28618 <__assert_fail@plt+0x17010>
   2850c:	ldr	r0, [fp, #-12]
   28510:	cmp	r0, #0
   28514:	bne	2851c <__assert_fail@plt+0x16f14>
   28518:	b	28618 <__assert_fail@plt+0x17010>
   2851c:	ldr	r0, [fp, #-8]
   28520:	ldr	r0, [r0, #4]
   28524:	cmn	r0, #1
   28528:	bgt	285c4 <__assert_fail@plt+0x16fbc>
   2852c:	b	28530 <__assert_fail@plt+0x16f28>
   28530:	b	28534 <__assert_fail@plt+0x16f2c>
   28534:	b	2858c <__assert_fail@plt+0x16f84>
   28538:	b	2858c <__assert_fail@plt+0x16f84>
   2853c:	ldr	r0, [fp, #-8]
   28540:	ldr	r1, [r0]
   28544:	ldr	r0, [r0, #4]
   28548:	and	r0, r1, r0
   2854c:	cmn	r0, #1
   28550:	bne	2858c <__assert_fail@plt+0x16f84>
   28554:	b	28558 <__assert_fail@plt+0x16f50>
   28558:	b	2855c <__assert_fail@plt+0x16f54>
   2855c:	ldr	r0, [fp, #-12]
   28560:	add	r0, r0, #0
   28564:	movw	r1, #0
   28568:	cmp	r1, r0
   2856c:	blt	285f8 <__assert_fail@plt+0x16ff0>
   28570:	b	28618 <__assert_fail@plt+0x17010>
   28574:	ldr	r0, [fp, #-12]
   28578:	sub	r0, r0, #1
   2857c:	mvn	r1, #0
   28580:	cmp	r1, r0
   28584:	blt	285f8 <__assert_fail@plt+0x16ff0>
   28588:	b	28618 <__assert_fail@plt+0x17010>
   2858c:	ldr	r0, [fp, #-8]
   28590:	ldr	r2, [r0]
   28594:	ldr	r3, [r0, #4]
   28598:	mov	r0, #0
   2859c:	str	r0, [sp, #336]	; 0x150
   285a0:	ldr	r1, [sp, #336]	; 0x150
   285a4:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   285a8:	ldr	r2, [fp, #-12]
   285ac:	subs	r0, r0, r2
   285b0:	sbcs	r1, r1, r2, asr #31
   285b4:	str	r0, [sp, #332]	; 0x14c
   285b8:	str	r1, [sp, #328]	; 0x148
   285bc:	blt	285f8 <__assert_fail@plt+0x16ff0>
   285c0:	b	28618 <__assert_fail@plt+0x17010>
   285c4:	ldr	r0, [fp, #-12]
   285c8:	mvn	r1, #0
   285cc:	udiv	r0, r1, r0
   285d0:	ldr	r1, [fp, #-8]
   285d4:	ldr	r2, [r1]
   285d8:	ldr	r1, [r1, #4]
   285dc:	subs	r0, r0, r2
   285e0:	rscs	r1, r1, #0
   285e4:	str	r0, [sp, #324]	; 0x144
   285e8:	str	r1, [sp, #320]	; 0x140
   285ec:	bge	28618 <__assert_fail@plt+0x17010>
   285f0:	b	285f8 <__assert_fail@plt+0x16ff0>
   285f4:	andhi	r0, r0, r1
   285f8:	ldr	r0, [fp, #-8]
   285fc:	ldr	r0, [r0]
   28600:	ldr	r1, [fp, #-12]
   28604:	mul	r0, r0, r1
   28608:	mov	r1, #0
   2860c:	str	r1, [fp, #-20]	; 0xffffffec
   28610:	str	r0, [fp, #-24]	; 0xffffffe8
   28614:	b	291dc <__assert_fail@plt+0x17bd4>
   28618:	ldr	r0, [fp, #-8]
   2861c:	ldr	r0, [r0]
   28620:	ldr	r1, [fp, #-12]
   28624:	mul	r0, r0, r1
   28628:	mov	r1, #0
   2862c:	str	r1, [fp, #-20]	; 0xffffffec
   28630:	str	r0, [fp, #-24]	; 0xffffffe8
   28634:	b	29210 <__assert_fail@plt+0x17c08>
   28638:	b	28ba4 <__assert_fail@plt+0x1759c>
   2863c:	b	28640 <__assert_fail@plt+0x17038>
   28640:	ldr	r0, [fp, #-12]
   28644:	cmp	r0, #0
   28648:	bge	287d0 <__assert_fail@plt+0x171c8>
   2864c:	ldr	r0, [fp, #-8]
   28650:	ldr	r0, [r0, #4]
   28654:	cmn	r0, #1
   28658:	bgt	28710 <__assert_fail@plt+0x17108>
   2865c:	b	28660 <__assert_fail@plt+0x17058>
   28660:	b	28664 <__assert_fail@plt+0x1705c>
   28664:	ldr	r0, [fp, #-8]
   28668:	ldr	r1, [r0]
   2866c:	ldr	r0, [r0, #4]
   28670:	ldr	r2, [fp, #-12]
   28674:	mvn	r3, #-2147483648	; 0x80000000
   28678:	sdiv	r2, r3, r2
   2867c:	subs	r1, r1, r2
   28680:	sbcs	r0, r0, r2, asr #31
   28684:	str	r1, [sp, #316]	; 0x13c
   28688:	str	r0, [sp, #312]	; 0x138
   2868c:	blt	288b4 <__assert_fail@plt+0x172ac>
   28690:	b	288d4 <__assert_fail@plt+0x172cc>
   28694:	b	28698 <__assert_fail@plt+0x17090>
   28698:	ldr	r0, [pc, #2968]	; 29238 <__assert_fail@plt+0x17c30>
   2869c:	ldr	r1, [fp, #-12]
   286a0:	cmp	r1, r0
   286a4:	blt	286bc <__assert_fail@plt+0x170b4>
   286a8:	b	286c8 <__assert_fail@plt+0x170c0>
   286ac:	ldr	r0, [fp, #-12]
   286b0:	movw	r1, #0
   286b4:	cmp	r1, r0
   286b8:	bge	286c8 <__assert_fail@plt+0x170c0>
   286bc:	movw	r0, #0
   286c0:	str	r0, [sp, #308]	; 0x134
   286c4:	b	286e0 <__assert_fail@plt+0x170d8>
   286c8:	ldr	r0, [pc, #2924]	; 2923c <__assert_fail@plt+0x17c34>
   286cc:	ldr	r1, [fp, #-12]
   286d0:	movw	r2, #0
   286d4:	sub	r1, r2, r1
   286d8:	sdiv	r0, r0, r1
   286dc:	str	r0, [sp, #308]	; 0x134
   286e0:	ldr	r0, [sp, #308]	; 0x134
   286e4:	ldr	r1, [fp, #-8]
   286e8:	ldr	r2, [r1]
   286ec:	ldr	r1, [r1, #4]
   286f0:	mvn	r1, r1
   286f4:	mvn	r2, r2
   286f8:	subs	r2, r2, r0
   286fc:	sbcs	r0, r1, r0, asr #31
   28700:	str	r2, [sp, #304]	; 0x130
   28704:	str	r0, [sp, #300]	; 0x12c
   28708:	bge	288b4 <__assert_fail@plt+0x172ac>
   2870c:	b	288d4 <__assert_fail@plt+0x172cc>
   28710:	ldr	r0, [fp, #-12]
   28714:	cmn	r0, #1
   28718:	bne	287a0 <__assert_fail@plt+0x17198>
   2871c:	b	28720 <__assert_fail@plt+0x17118>
   28720:	ldr	r0, [fp, #-8]
   28724:	ldr	r1, [r0]
   28728:	ldr	r0, [r0, #4]
   2872c:	adds	r1, r1, #-2147483648	; 0x80000000
   28730:	sbc	r0, r0, #0
   28734:	rsbs	r1, r1, #0
   28738:	rscs	r0, r0, #0
   2873c:	str	r1, [sp, #296]	; 0x128
   28740:	str	r0, [sp, #292]	; 0x124
   28744:	blt	288b4 <__assert_fail@plt+0x172ac>
   28748:	b	288d4 <__assert_fail@plt+0x172cc>
   2874c:	ldr	r0, [fp, #-8]
   28750:	ldr	r1, [r0]
   28754:	ldr	r0, [r0, #4]
   28758:	subs	r1, r1, #1
   2875c:	sbcs	r0, r0, #0
   28760:	str	r1, [sp, #288]	; 0x120
   28764:	str	r0, [sp, #284]	; 0x11c
   28768:	blt	288d4 <__assert_fail@plt+0x172cc>
   2876c:	b	28770 <__assert_fail@plt+0x17168>
   28770:	ldr	r0, [fp, #-8]
   28774:	ldr	r1, [r0]
   28778:	ldr	r0, [r0, #4]
   2877c:	subs	r1, r1, #1
   28780:	sbc	r0, r0, #0
   28784:	mvn	r2, #-2147483648	; 0x80000000
   28788:	subs	r1, r2, r1
   2878c:	rscs	r0, r0, #0
   28790:	str	r1, [sp, #280]	; 0x118
   28794:	str	r0, [sp, #276]	; 0x114
   28798:	blt	288b4 <__assert_fail@plt+0x172ac>
   2879c:	b	288d4 <__assert_fail@plt+0x172cc>
   287a0:	ldr	r0, [fp, #-12]
   287a4:	mov	r1, #-2147483648	; 0x80000000
   287a8:	sdiv	r0, r1, r0
   287ac:	ldr	r1, [fp, #-8]
   287b0:	ldr	r2, [r1]
   287b4:	ldr	r1, [r1, #4]
   287b8:	subs	r2, r0, r2
   287bc:	rscs	r0, r1, r0, asr #31
   287c0:	str	r2, [sp, #272]	; 0x110
   287c4:	str	r0, [sp, #268]	; 0x10c
   287c8:	blt	288b4 <__assert_fail@plt+0x172ac>
   287cc:	b	288d4 <__assert_fail@plt+0x172cc>
   287d0:	ldr	r0, [fp, #-12]
   287d4:	cmp	r0, #0
   287d8:	bne	287e0 <__assert_fail@plt+0x171d8>
   287dc:	b	288d4 <__assert_fail@plt+0x172cc>
   287e0:	ldr	r0, [fp, #-8]
   287e4:	ldr	r0, [r0, #4]
   287e8:	cmn	r0, #1
   287ec:	bgt	28884 <__assert_fail@plt+0x1727c>
   287f0:	b	287f4 <__assert_fail@plt+0x171ec>
   287f4:	b	287f8 <__assert_fail@plt+0x171f0>
   287f8:	b	28850 <__assert_fail@plt+0x17248>
   287fc:	b	28850 <__assert_fail@plt+0x17248>
   28800:	ldr	r0, [fp, #-8]
   28804:	ldr	r1, [r0]
   28808:	ldr	r0, [r0, #4]
   2880c:	and	r0, r1, r0
   28810:	cmn	r0, #1
   28814:	bne	28850 <__assert_fail@plt+0x17248>
   28818:	b	2881c <__assert_fail@plt+0x17214>
   2881c:	b	28820 <__assert_fail@plt+0x17218>
   28820:	ldr	r0, [fp, #-12]
   28824:	add	r0, r0, #-2147483648	; 0x80000000
   28828:	movw	r1, #0
   2882c:	cmp	r1, r0
   28830:	blt	288b4 <__assert_fail@plt+0x172ac>
   28834:	b	288d4 <__assert_fail@plt+0x172cc>
   28838:	ldr	r0, [pc, #2556]	; 2923c <__assert_fail@plt+0x17c34>
   2883c:	ldr	r1, [fp, #-12]
   28840:	sub	r1, r1, #1
   28844:	cmp	r0, r1
   28848:	blt	288b4 <__assert_fail@plt+0x172ac>
   2884c:	b	288d4 <__assert_fail@plt+0x172cc>
   28850:	ldr	r0, [fp, #-8]
   28854:	ldr	r2, [r0]
   28858:	ldr	r3, [r0, #4]
   2885c:	mov	r0, #-2147483648	; 0x80000000
   28860:	mvn	r1, #0
   28864:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28868:	ldr	r2, [fp, #-12]
   2886c:	subs	r0, r0, r2
   28870:	sbcs	r1, r1, r2, asr #31
   28874:	str	r0, [sp, #264]	; 0x108
   28878:	str	r1, [sp, #260]	; 0x104
   2887c:	blt	288b4 <__assert_fail@plt+0x172ac>
   28880:	b	288d4 <__assert_fail@plt+0x172cc>
   28884:	ldr	r0, [fp, #-12]
   28888:	mvn	r1, #-2147483648	; 0x80000000
   2888c:	sdiv	r0, r1, r0
   28890:	ldr	r1, [fp, #-8]
   28894:	ldr	r2, [r1]
   28898:	ldr	r1, [r1, #4]
   2889c:	subs	r2, r0, r2
   288a0:	rscs	r0, r1, r0, asr #31
   288a4:	str	r2, [sp, #256]	; 0x100
   288a8:	str	r0, [sp, #252]	; 0xfc
   288ac:	bge	288d4 <__assert_fail@plt+0x172cc>
   288b0:	b	288b4 <__assert_fail@plt+0x172ac>
   288b4:	ldr	r0, [fp, #-8]
   288b8:	ldr	r0, [r0]
   288bc:	ldr	r1, [fp, #-12]
   288c0:	mul	r0, r0, r1
   288c4:	asr	r1, r0, #31
   288c8:	str	r0, [fp, #-24]	; 0xffffffe8
   288cc:	str	r1, [fp, #-20]	; 0xffffffec
   288d0:	b	291dc <__assert_fail@plt+0x17bd4>
   288d4:	ldr	r0, [fp, #-8]
   288d8:	ldr	r0, [r0]
   288dc:	ldr	r1, [fp, #-12]
   288e0:	mul	r0, r0, r1
   288e4:	asr	r1, r0, #31
   288e8:	str	r0, [fp, #-24]	; 0xffffffe8
   288ec:	str	r1, [fp, #-20]	; 0xffffffec
   288f0:	b	29210 <__assert_fail@plt+0x17c08>
   288f4:	ldr	r0, [fp, #-12]
   288f8:	cmp	r0, #0
   288fc:	bge	28a7c <__assert_fail@plt+0x17474>
   28900:	ldr	r0, [fp, #-8]
   28904:	ldr	r0, [r0, #4]
   28908:	cmn	r0, #1
   2890c:	bgt	289c4 <__assert_fail@plt+0x173bc>
   28910:	b	28914 <__assert_fail@plt+0x1730c>
   28914:	b	28948 <__assert_fail@plt+0x17340>
   28918:	ldr	r0, [fp, #-8]
   2891c:	ldr	r1, [r0]
   28920:	ldr	r0, [r0, #4]
   28924:	ldr	r2, [fp, #-12]
   28928:	mvn	r3, #0
   2892c:	udiv	r2, r3, r2
   28930:	subs	r1, r1, r2
   28934:	sbcs	r0, r0, #0
   28938:	str	r1, [sp, #248]	; 0xf8
   2893c:	str	r0, [sp, #244]	; 0xf4
   28940:	blt	28b64 <__assert_fail@plt+0x1755c>
   28944:	b	28b84 <__assert_fail@plt+0x1757c>
   28948:	b	2894c <__assert_fail@plt+0x17344>
   2894c:	ldr	r0, [pc, #2276]	; 29238 <__assert_fail@plt+0x17c30>
   28950:	ldr	r1, [fp, #-12]
   28954:	cmp	r1, r0
   28958:	blt	28970 <__assert_fail@plt+0x17368>
   2895c:	b	2897c <__assert_fail@plt+0x17374>
   28960:	ldr	r0, [fp, #-12]
   28964:	movw	r1, #0
   28968:	cmp	r1, r0
   2896c:	bge	2897c <__assert_fail@plt+0x17374>
   28970:	movw	r0, #1
   28974:	str	r0, [sp, #240]	; 0xf0
   28978:	b	28994 <__assert_fail@plt+0x1738c>
   2897c:	ldr	r0, [fp, #-12]
   28980:	movw	r1, #0
   28984:	sub	r0, r1, r0
   28988:	mvn	r1, #0
   2898c:	udiv	r0, r1, r0
   28990:	str	r0, [sp, #240]	; 0xf0
   28994:	ldr	r0, [sp, #240]	; 0xf0
   28998:	ldr	r1, [fp, #-8]
   2899c:	ldr	r2, [r1]
   289a0:	ldr	r1, [r1, #4]
   289a4:	mvn	r1, r1
   289a8:	mvn	r2, r2
   289ac:	subs	r0, r2, r0
   289b0:	sbcs	r1, r1, #0
   289b4:	str	r0, [sp, #236]	; 0xec
   289b8:	str	r1, [sp, #232]	; 0xe8
   289bc:	bge	28b64 <__assert_fail@plt+0x1755c>
   289c0:	b	28b84 <__assert_fail@plt+0x1757c>
   289c4:	b	289c8 <__assert_fail@plt+0x173c0>
   289c8:	b	28a4c <__assert_fail@plt+0x17444>
   289cc:	b	28a4c <__assert_fail@plt+0x17444>
   289d0:	ldr	r0, [fp, #-12]
   289d4:	cmn	r0, #1
   289d8:	bne	28a4c <__assert_fail@plt+0x17444>
   289dc:	b	289e0 <__assert_fail@plt+0x173d8>
   289e0:	ldr	r0, [fp, #-8]
   289e4:	ldr	r1, [r0]
   289e8:	ldr	r0, [r0, #4]
   289ec:	rsbs	r1, r1, #0
   289f0:	rscs	r0, r0, #0
   289f4:	str	r1, [sp, #228]	; 0xe4
   289f8:	str	r0, [sp, #224]	; 0xe0
   289fc:	blt	28b64 <__assert_fail@plt+0x1755c>
   28a00:	b	28b84 <__assert_fail@plt+0x1757c>
   28a04:	ldr	r0, [fp, #-8]
   28a08:	ldr	r1, [r0]
   28a0c:	ldr	r0, [r0, #4]
   28a10:	subs	r1, r1, #1
   28a14:	sbcs	r0, r0, #0
   28a18:	str	r1, [sp, #220]	; 0xdc
   28a1c:	str	r0, [sp, #216]	; 0xd8
   28a20:	blt	28b84 <__assert_fail@plt+0x1757c>
   28a24:	b	28a28 <__assert_fail@plt+0x17420>
   28a28:	ldr	r0, [fp, #-8]
   28a2c:	ldr	r1, [r0]
   28a30:	ldr	r0, [r0, #4]
   28a34:	subs	r1, r1, #1
   28a38:	sbc	r0, r0, #0
   28a3c:	cmn	r0, #1
   28a40:	str	r1, [sp, #212]	; 0xd4
   28a44:	bgt	28b64 <__assert_fail@plt+0x1755c>
   28a48:	b	28b84 <__assert_fail@plt+0x1757c>
   28a4c:	ldr	r0, [fp, #-12]
   28a50:	mov	r1, #0
   28a54:	sdiv	r0, r1, r0
   28a58:	ldr	r1, [fp, #-8]
   28a5c:	ldr	r2, [r1]
   28a60:	ldr	r1, [r1, #4]
   28a64:	subs	r2, r0, r2
   28a68:	rscs	r0, r1, r0, asr #31
   28a6c:	str	r2, [sp, #208]	; 0xd0
   28a70:	str	r0, [sp, #204]	; 0xcc
   28a74:	blt	28b64 <__assert_fail@plt+0x1755c>
   28a78:	b	28b84 <__assert_fail@plt+0x1757c>
   28a7c:	ldr	r0, [fp, #-12]
   28a80:	cmp	r0, #0
   28a84:	bne	28a8c <__assert_fail@plt+0x17484>
   28a88:	b	28b84 <__assert_fail@plt+0x1757c>
   28a8c:	ldr	r0, [fp, #-8]
   28a90:	ldr	r0, [r0, #4]
   28a94:	cmn	r0, #1
   28a98:	bgt	28b34 <__assert_fail@plt+0x1752c>
   28a9c:	b	28aa0 <__assert_fail@plt+0x17498>
   28aa0:	b	28aa4 <__assert_fail@plt+0x1749c>
   28aa4:	b	28afc <__assert_fail@plt+0x174f4>
   28aa8:	b	28afc <__assert_fail@plt+0x174f4>
   28aac:	ldr	r0, [fp, #-8]
   28ab0:	ldr	r1, [r0]
   28ab4:	ldr	r0, [r0, #4]
   28ab8:	and	r0, r1, r0
   28abc:	cmn	r0, #1
   28ac0:	bne	28afc <__assert_fail@plt+0x174f4>
   28ac4:	b	28ac8 <__assert_fail@plt+0x174c0>
   28ac8:	b	28acc <__assert_fail@plt+0x174c4>
   28acc:	ldr	r0, [fp, #-12]
   28ad0:	add	r0, r0, #0
   28ad4:	movw	r1, #0
   28ad8:	cmp	r1, r0
   28adc:	blt	28b64 <__assert_fail@plt+0x1755c>
   28ae0:	b	28b84 <__assert_fail@plt+0x1757c>
   28ae4:	ldr	r0, [fp, #-12]
   28ae8:	sub	r0, r0, #1
   28aec:	mvn	r1, #0
   28af0:	cmp	r1, r0
   28af4:	blt	28b64 <__assert_fail@plt+0x1755c>
   28af8:	b	28b84 <__assert_fail@plt+0x1757c>
   28afc:	ldr	r0, [fp, #-8]
   28b00:	ldr	r2, [r0]
   28b04:	ldr	r3, [r0, #4]
   28b08:	mov	r0, #0
   28b0c:	str	r0, [sp, #200]	; 0xc8
   28b10:	ldr	r1, [sp, #200]	; 0xc8
   28b14:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28b18:	ldr	r2, [fp, #-12]
   28b1c:	subs	r0, r0, r2
   28b20:	sbcs	r1, r1, r2, asr #31
   28b24:	str	r0, [sp, #196]	; 0xc4
   28b28:	str	r1, [sp, #192]	; 0xc0
   28b2c:	blt	28b64 <__assert_fail@plt+0x1755c>
   28b30:	b	28b84 <__assert_fail@plt+0x1757c>
   28b34:	ldr	r0, [fp, #-12]
   28b38:	mvn	r1, #0
   28b3c:	udiv	r0, r1, r0
   28b40:	ldr	r1, [fp, #-8]
   28b44:	ldr	r2, [r1]
   28b48:	ldr	r1, [r1, #4]
   28b4c:	subs	r0, r0, r2
   28b50:	rscs	r1, r1, #0
   28b54:	str	r0, [sp, #188]	; 0xbc
   28b58:	str	r1, [sp, #184]	; 0xb8
   28b5c:	bge	28b84 <__assert_fail@plt+0x1757c>
   28b60:	b	28b64 <__assert_fail@plt+0x1755c>
   28b64:	ldr	r0, [fp, #-8]
   28b68:	ldr	r0, [r0]
   28b6c:	ldr	r1, [fp, #-12]
   28b70:	mul	r0, r0, r1
   28b74:	mov	r1, #0
   28b78:	str	r1, [fp, #-20]	; 0xffffffec
   28b7c:	str	r0, [fp, #-24]	; 0xffffffe8
   28b80:	b	291dc <__assert_fail@plt+0x17bd4>
   28b84:	ldr	r0, [fp, #-8]
   28b88:	ldr	r0, [r0]
   28b8c:	ldr	r1, [fp, #-12]
   28b90:	mul	r0, r0, r1
   28b94:	mov	r1, #0
   28b98:	str	r1, [fp, #-20]	; 0xffffffec
   28b9c:	str	r0, [fp, #-24]	; 0xffffffe8
   28ba0:	b	29210 <__assert_fail@plt+0x17c08>
   28ba4:	b	28ba8 <__assert_fail@plt+0x175a0>
   28ba8:	ldr	r0, [fp, #-12]
   28bac:	cmp	r0, #0
   28bb0:	bge	28d78 <__assert_fail@plt+0x17770>
   28bb4:	ldr	r0, [fp, #-8]
   28bb8:	ldr	r0, [r0, #4]
   28bbc:	cmn	r0, #1
   28bc0:	bgt	28cc0 <__assert_fail@plt+0x176b8>
   28bc4:	b	28bc8 <__assert_fail@plt+0x175c0>
   28bc8:	b	28bcc <__assert_fail@plt+0x175c4>
   28bcc:	ldr	r0, [fp, #-8]
   28bd0:	ldr	r1, [r0]
   28bd4:	ldr	r0, [r0, #4]
   28bd8:	ldr	r2, [fp, #-12]
   28bdc:	asr	r3, r2, #31
   28be0:	mvn	ip, #0
   28be4:	mvn	lr, #-2147483648	; 0x80000000
   28be8:	str	r0, [sp, #180]	; 0xb4
   28bec:	mov	r0, ip
   28bf0:	str	r1, [sp, #176]	; 0xb0
   28bf4:	mov	r1, lr
   28bf8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28bfc:	ldr	r2, [sp, #176]	; 0xb0
   28c00:	subs	r0, r2, r0
   28c04:	ldr	r2, [sp, #180]	; 0xb4
   28c08:	sbcs	r1, r2, r1
   28c0c:	str	r0, [sp, #172]	; 0xac
   28c10:	str	r1, [sp, #168]	; 0xa8
   28c14:	blt	28e6c <__assert_fail@plt+0x17864>
   28c18:	b	28e98 <__assert_fail@plt+0x17890>
   28c1c:	b	28c20 <__assert_fail@plt+0x17618>
   28c20:	ldr	r0, [pc, #1552]	; 29238 <__assert_fail@plt+0x17c30>
   28c24:	ldr	r1, [fp, #-12]
   28c28:	cmp	r1, r0
   28c2c:	blt	28c44 <__assert_fail@plt+0x1763c>
   28c30:	b	28c58 <__assert_fail@plt+0x17650>
   28c34:	ldr	r0, [fp, #-12]
   28c38:	movw	r1, #0
   28c3c:	cmp	r1, r0
   28c40:	bge	28c58 <__assert_fail@plt+0x17650>
   28c44:	mov	r0, #0
   28c48:	mvn	r1, #0
   28c4c:	str	r1, [sp, #164]	; 0xa4
   28c50:	str	r0, [sp, #160]	; 0xa0
   28c54:	b	28c8c <__assert_fail@plt+0x17684>
   28c58:	ldr	r0, [fp, #-12]
   28c5c:	rsb	r0, r0, #0
   28c60:	asr	r3, r0, #31
   28c64:	mvn	r1, #0
   28c68:	mvn	r2, #-2147483648	; 0x80000000
   28c6c:	str	r0, [sp, #156]	; 0x9c
   28c70:	mov	r0, r1
   28c74:	mov	r1, r2
   28c78:	ldr	r2, [sp, #156]	; 0x9c
   28c7c:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28c80:	str	r0, [sp, #164]	; 0xa4
   28c84:	str	r1, [sp, #160]	; 0xa0
   28c88:	b	28c8c <__assert_fail@plt+0x17684>
   28c8c:	ldr	r0, [sp, #160]	; 0xa0
   28c90:	ldr	r1, [sp, #164]	; 0xa4
   28c94:	ldr	r2, [fp, #-8]
   28c98:	ldr	r3, [r2]
   28c9c:	ldr	r2, [r2, #4]
   28ca0:	mvn	r2, r2
   28ca4:	mvn	r3, r3
   28ca8:	subs	r1, r3, r1
   28cac:	sbcs	r0, r2, r0
   28cb0:	str	r1, [sp, #152]	; 0x98
   28cb4:	str	r0, [sp, #148]	; 0x94
   28cb8:	bge	28e6c <__assert_fail@plt+0x17864>
   28cbc:	b	28e98 <__assert_fail@plt+0x17890>
   28cc0:	ldr	r0, [fp, #-12]
   28cc4:	cmn	r0, #1
   28cc8:	bne	28d30 <__assert_fail@plt+0x17728>
   28ccc:	b	28cd0 <__assert_fail@plt+0x176c8>
   28cd0:	ldr	r0, [fp, #-8]
   28cd4:	ldr	r1, [r0]
   28cd8:	ldr	r0, [r0, #4]
   28cdc:	add	r0, r0, #-2147483648	; 0x80000000
   28ce0:	rsbs	r1, r1, #0
   28ce4:	rscs	r0, r0, #0
   28ce8:	str	r1, [sp, #144]	; 0x90
   28cec:	str	r0, [sp, #140]	; 0x8c
   28cf0:	blt	28e6c <__assert_fail@plt+0x17864>
   28cf4:	b	28e98 <__assert_fail@plt+0x17890>
   28cf8:	ldr	r0, [fp, #-8]
   28cfc:	ldr	r1, [r0]
   28d00:	ldr	r0, [r0, #4]
   28d04:	subs	r1, r1, #1
   28d08:	sbcs	r0, r0, #0
   28d0c:	str	r1, [sp, #136]	; 0x88
   28d10:	str	r0, [sp, #132]	; 0x84
   28d14:	blt	28e98 <__assert_fail@plt+0x17890>
   28d18:	b	28d1c <__assert_fail@plt+0x17714>
   28d1c:	mov	r0, #0
   28d20:	cmp	r0, #0
   28d24:	bne	28e6c <__assert_fail@plt+0x17864>
   28d28:	b	28e98 <__assert_fail@plt+0x17890>
   28d2c:			; <UNDEFINED> instruction: 0xffff8000
   28d30:	ldr	r0, [fp, #-12]
   28d34:	asr	r3, r0, #31
   28d38:	mov	r1, #0
   28d3c:	mov	r2, #-2147483648	; 0x80000000
   28d40:	str	r0, [sp, #128]	; 0x80
   28d44:	mov	r0, r1
   28d48:	mov	r1, r2
   28d4c:	ldr	r2, [sp, #128]	; 0x80
   28d50:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28d54:	ldr	r2, [fp, #-8]
   28d58:	ldr	r3, [r2]
   28d5c:	ldr	r2, [r2, #4]
   28d60:	subs	r0, r0, r3
   28d64:	sbcs	r1, r1, r2
   28d68:	str	r0, [sp, #124]	; 0x7c
   28d6c:	str	r1, [sp, #120]	; 0x78
   28d70:	blt	28e6c <__assert_fail@plt+0x17864>
   28d74:	b	28e98 <__assert_fail@plt+0x17890>
   28d78:	ldr	r0, [fp, #-12]
   28d7c:	cmp	r0, #0
   28d80:	bne	28d88 <__assert_fail@plt+0x17780>
   28d84:	b	28e98 <__assert_fail@plt+0x17890>
   28d88:	ldr	r0, [fp, #-8]
   28d8c:	ldr	r0, [r0, #4]
   28d90:	cmn	r0, #1
   28d94:	bgt	28e24 <__assert_fail@plt+0x1781c>
   28d98:	b	28d9c <__assert_fail@plt+0x17794>
   28d9c:	ldr	r0, [fp, #-8]
   28da0:	ldr	r1, [r0]
   28da4:	ldr	r0, [r0, #4]
   28da8:	and	r0, r1, r0
   28dac:	cmn	r0, #1
   28db0:	bne	28df0 <__assert_fail@plt+0x177e8>
   28db4:	b	28db8 <__assert_fail@plt+0x177b0>
   28db8:	b	28dbc <__assert_fail@plt+0x177b4>
   28dbc:	ldr	r0, [fp, #-12]
   28dc0:	mov	r1, #-2147483648	; 0x80000000
   28dc4:	add	r1, r1, r0, asr #31
   28dc8:	rsbs	r0, r0, #0
   28dcc:	rscs	r1, r1, #0
   28dd0:	str	r0, [sp, #116]	; 0x74
   28dd4:	str	r1, [sp, #112]	; 0x70
   28dd8:	blt	28e6c <__assert_fail@plt+0x17864>
   28ddc:	b	28e98 <__assert_fail@plt+0x17890>
   28de0:	mov	r0, #0
   28de4:	cmp	r0, #0
   28de8:	bne	28e6c <__assert_fail@plt+0x17864>
   28dec:	b	28e98 <__assert_fail@plt+0x17890>
   28df0:	ldr	r0, [fp, #-8]
   28df4:	ldr	r2, [r0]
   28df8:	ldr	r3, [r0, #4]
   28dfc:	mov	r0, #0
   28e00:	mov	r1, #-2147483648	; 0x80000000
   28e04:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28e08:	ldr	r2, [fp, #-12]
   28e0c:	subs	r0, r0, r2
   28e10:	sbcs	r1, r1, r2, asr #31
   28e14:	str	r0, [sp, #108]	; 0x6c
   28e18:	str	r1, [sp, #104]	; 0x68
   28e1c:	blt	28e6c <__assert_fail@plt+0x17864>
   28e20:	b	28e98 <__assert_fail@plt+0x17890>
   28e24:	ldr	r0, [fp, #-12]
   28e28:	asr	r3, r0, #31
   28e2c:	mvn	r1, #0
   28e30:	mvn	r2, #-2147483648	; 0x80000000
   28e34:	str	r0, [sp, #100]	; 0x64
   28e38:	mov	r0, r1
   28e3c:	mov	r1, r2
   28e40:	ldr	r2, [sp, #100]	; 0x64
   28e44:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   28e48:	ldr	r2, [fp, #-8]
   28e4c:	ldr	r3, [r2]
   28e50:	ldr	r2, [r2, #4]
   28e54:	subs	r0, r0, r3
   28e58:	sbcs	r1, r1, r2
   28e5c:	str	r0, [sp, #96]	; 0x60
   28e60:	str	r1, [sp, #92]	; 0x5c
   28e64:	bge	28e98 <__assert_fail@plt+0x17890>
   28e68:	b	28e6c <__assert_fail@plt+0x17864>
   28e6c:	ldr	r0, [fp, #-8]
   28e70:	ldr	r1, [r0]
   28e74:	ldr	r0, [r0, #4]
   28e78:	ldr	r2, [fp, #-12]
   28e7c:	asr	r3, r2, #31
   28e80:	umull	ip, lr, r1, r2
   28e84:	mla	r1, r1, r3, lr
   28e88:	mla	r0, r0, r2, r1
   28e8c:	str	ip, [fp, #-24]	; 0xffffffe8
   28e90:	str	r0, [fp, #-20]	; 0xffffffec
   28e94:	b	291dc <__assert_fail@plt+0x17bd4>
   28e98:	ldr	r0, [fp, #-8]
   28e9c:	ldr	r1, [r0]
   28ea0:	ldr	r0, [r0, #4]
   28ea4:	ldr	r2, [fp, #-12]
   28ea8:	asr	r3, r2, #31
   28eac:	umull	ip, lr, r1, r2
   28eb0:	mla	r1, r1, r3, lr
   28eb4:	mla	r0, r0, r2, r1
   28eb8:	str	ip, [fp, #-24]	; 0xffffffe8
   28ebc:	str	r0, [fp, #-20]	; 0xffffffec
   28ec0:	b	29210 <__assert_fail@plt+0x17c08>
   28ec4:	ldr	r0, [fp, #-12]
   28ec8:	cmp	r0, #0
   28ecc:	bge	29088 <__assert_fail@plt+0x17a80>
   28ed0:	ldr	r0, [fp, #-8]
   28ed4:	ldr	r0, [r0, #4]
   28ed8:	cmn	r0, #1
   28edc:	bgt	28fd0 <__assert_fail@plt+0x179c8>
   28ee0:	b	28ee4 <__assert_fail@plt+0x178dc>
   28ee4:	b	28f34 <__assert_fail@plt+0x1792c>
   28ee8:	ldr	r0, [fp, #-8]
   28eec:	ldr	r1, [r0]
   28ef0:	ldr	r0, [r0, #4]
   28ef4:	ldr	r2, [fp, #-12]
   28ef8:	asr	r3, r2, #31
   28efc:	mvn	ip, #0
   28f00:	str	r0, [sp, #88]	; 0x58
   28f04:	mov	r0, ip
   28f08:	str	r1, [sp, #84]	; 0x54
   28f0c:	mov	r1, ip
   28f10:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   28f14:	ldr	r2, [sp, #84]	; 0x54
   28f18:	subs	r0, r2, r0
   28f1c:	ldr	r2, [sp, #88]	; 0x58
   28f20:	sbcs	r1, r2, r1
   28f24:	str	r0, [sp, #80]	; 0x50
   28f28:	str	r1, [sp, #76]	; 0x4c
   28f2c:	bcc	29184 <__assert_fail@plt+0x17b7c>
   28f30:	b	291b0 <__assert_fail@plt+0x17ba8>
   28f34:	b	28f38 <__assert_fail@plt+0x17930>
   28f38:	ldr	r0, [pc, #760]	; 29238 <__assert_fail@plt+0x17c30>
   28f3c:	ldr	r1, [fp, #-12]
   28f40:	cmp	r1, r0
   28f44:	blt	28f5c <__assert_fail@plt+0x17954>
   28f48:	b	28f70 <__assert_fail@plt+0x17968>
   28f4c:	ldr	r0, [fp, #-12]
   28f50:	movw	r1, #0
   28f54:	cmp	r1, r0
   28f58:	bge	28f70 <__assert_fail@plt+0x17968>
   28f5c:	mov	r0, #1
   28f60:	mvn	r1, #0
   28f64:	str	r1, [sp, #72]	; 0x48
   28f68:	str	r0, [sp, #68]	; 0x44
   28f6c:	b	28f9c <__assert_fail@plt+0x17994>
   28f70:	ldr	r0, [fp, #-12]
   28f74:	rsb	r0, r0, #0
   28f78:	asr	r3, r0, #31
   28f7c:	mvn	r1, #0
   28f80:	str	r0, [sp, #64]	; 0x40
   28f84:	mov	r0, r1
   28f88:	ldr	r2, [sp, #64]	; 0x40
   28f8c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   28f90:	str	r0, [sp, #72]	; 0x48
   28f94:	str	r1, [sp, #68]	; 0x44
   28f98:	b	28f9c <__assert_fail@plt+0x17994>
   28f9c:	ldr	r0, [sp, #68]	; 0x44
   28fa0:	ldr	r1, [sp, #72]	; 0x48
   28fa4:	ldr	r2, [fp, #-8]
   28fa8:	ldr	r3, [r2]
   28fac:	ldr	r2, [r2, #4]
   28fb0:	mvn	r2, r2
   28fb4:	mvn	r3, r3
   28fb8:	subs	r1, r3, r1
   28fbc:	sbcs	r0, r2, r0
   28fc0:	str	r1, [sp, #60]	; 0x3c
   28fc4:	str	r0, [sp, #56]	; 0x38
   28fc8:	bcs	29184 <__assert_fail@plt+0x17b7c>
   28fcc:	b	291b0 <__assert_fail@plt+0x17ba8>
   28fd0:	b	28fd4 <__assert_fail@plt+0x179cc>
   28fd4:	b	29058 <__assert_fail@plt+0x17a50>
   28fd8:	b	29058 <__assert_fail@plt+0x17a50>
   28fdc:	ldr	r0, [fp, #-12]
   28fe0:	cmn	r0, #1
   28fe4:	bne	29058 <__assert_fail@plt+0x17a50>
   28fe8:	b	28fec <__assert_fail@plt+0x179e4>
   28fec:	ldr	r0, [fp, #-8]
   28ff0:	ldr	r1, [r0]
   28ff4:	ldr	r0, [r0, #4]
   28ff8:	rsbs	r1, r1, #0
   28ffc:	rscs	r0, r0, #0
   29000:	str	r1, [sp, #52]	; 0x34
   29004:	str	r0, [sp, #48]	; 0x30
   29008:	blt	29184 <__assert_fail@plt+0x17b7c>
   2900c:	b	291b0 <__assert_fail@plt+0x17ba8>
   29010:	ldr	r0, [fp, #-8]
   29014:	ldr	r1, [r0]
   29018:	ldr	r0, [r0, #4]
   2901c:	subs	r1, r1, #1
   29020:	sbcs	r0, r0, #0
   29024:	str	r1, [sp, #44]	; 0x2c
   29028:	str	r0, [sp, #40]	; 0x28
   2902c:	blt	291b0 <__assert_fail@plt+0x17ba8>
   29030:	b	29034 <__assert_fail@plt+0x17a2c>
   29034:	ldr	r0, [fp, #-8]
   29038:	ldr	r1, [r0]
   2903c:	ldr	r0, [r0, #4]
   29040:	subs	r1, r1, #1
   29044:	sbc	r0, r0, #0
   29048:	cmn	r0, #1
   2904c:	str	r1, [sp, #36]	; 0x24
   29050:	bgt	29184 <__assert_fail@plt+0x17b7c>
   29054:	b	291b0 <__assert_fail@plt+0x17ba8>
   29058:	ldr	r0, [fp, #-12]
   2905c:	mov	r1, #0
   29060:	sdiv	r0, r1, r0
   29064:	ldr	r1, [fp, #-8]
   29068:	ldr	r2, [r1]
   2906c:	ldr	r1, [r1, #4]
   29070:	subs	r2, r0, r2
   29074:	rscs	r0, r1, r0, asr #31
   29078:	str	r2, [sp, #32]
   2907c:	str	r0, [sp, #28]
   29080:	blt	29184 <__assert_fail@plt+0x17b7c>
   29084:	b	291b0 <__assert_fail@plt+0x17ba8>
   29088:	ldr	r0, [fp, #-12]
   2908c:	cmp	r0, #0
   29090:	bne	29098 <__assert_fail@plt+0x17a90>
   29094:	b	291b0 <__assert_fail@plt+0x17ba8>
   29098:	ldr	r0, [fp, #-8]
   2909c:	ldr	r0, [r0, #4]
   290a0:	cmn	r0, #1
   290a4:	bgt	29144 <__assert_fail@plt+0x17b3c>
   290a8:	b	290ac <__assert_fail@plt+0x17aa4>
   290ac:	b	290b0 <__assert_fail@plt+0x17aa8>
   290b0:	b	29108 <__assert_fail@plt+0x17b00>
   290b4:	b	29108 <__assert_fail@plt+0x17b00>
   290b8:	ldr	r0, [fp, #-8]
   290bc:	ldr	r1, [r0]
   290c0:	ldr	r0, [r0, #4]
   290c4:	and	r0, r1, r0
   290c8:	cmn	r0, #1
   290cc:	bne	29108 <__assert_fail@plt+0x17b00>
   290d0:	b	290d4 <__assert_fail@plt+0x17acc>
   290d4:	b	290d8 <__assert_fail@plt+0x17ad0>
   290d8:	ldr	r0, [fp, #-12]
   290dc:	add	r0, r0, #0
   290e0:	movw	r1, #0
   290e4:	cmp	r1, r0
   290e8:	blt	29184 <__assert_fail@plt+0x17b7c>
   290ec:	b	291b0 <__assert_fail@plt+0x17ba8>
   290f0:	ldr	r0, [fp, #-12]
   290f4:	sub	r0, r0, #1
   290f8:	mvn	r1, #0
   290fc:	cmp	r1, r0
   29100:	blt	29184 <__assert_fail@plt+0x17b7c>
   29104:	b	291b0 <__assert_fail@plt+0x17ba8>
   29108:	ldr	r0, [fp, #-8]
   2910c:	ldr	r2, [r0]
   29110:	ldr	r3, [r0, #4]
   29114:	mov	r0, #0
   29118:	str	r0, [sp, #24]
   2911c:	ldr	r1, [sp, #24]
   29120:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   29124:	ldr	r2, [fp, #-12]
   29128:	subs	r0, r0, r2
   2912c:	sbcs	r1, r1, r2, asr #31
   29130:	str	r0, [sp, #20]
   29134:	str	r1, [sp, #16]
   29138:	blt	29184 <__assert_fail@plt+0x17b7c>
   2913c:	b	291b0 <__assert_fail@plt+0x17ba8>
   29140:	svcvc	0x00ffffff
   29144:	ldr	r0, [fp, #-12]
   29148:	asr	r3, r0, #31
   2914c:	mvn	r1, #0
   29150:	str	r0, [sp, #12]
   29154:	mov	r0, r1
   29158:	ldr	r2, [sp, #12]
   2915c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   29160:	ldr	r2, [fp, #-8]
   29164:	ldr	r3, [r2]
   29168:	ldr	r2, [r2, #4]
   2916c:	subs	r0, r0, r3
   29170:	sbcs	r1, r1, r2
   29174:	str	r0, [sp, #8]
   29178:	str	r1, [sp, #4]
   2917c:	bcs	291b0 <__assert_fail@plt+0x17ba8>
   29180:	b	29184 <__assert_fail@plt+0x17b7c>
   29184:	ldr	r0, [fp, #-8]
   29188:	ldr	r1, [r0]
   2918c:	ldr	r0, [r0, #4]
   29190:	ldr	r2, [fp, #-12]
   29194:	asr	r3, r2, #31
   29198:	umull	ip, lr, r1, r2
   2919c:	mla	r1, r1, r3, lr
   291a0:	mla	r0, r0, r2, r1
   291a4:	str	ip, [fp, #-24]	; 0xffffffe8
   291a8:	str	r0, [fp, #-20]	; 0xffffffec
   291ac:	b	291dc <__assert_fail@plt+0x17bd4>
   291b0:	ldr	r0, [fp, #-8]
   291b4:	ldr	r1, [r0]
   291b8:	ldr	r0, [r0, #4]
   291bc:	ldr	r2, [fp, #-12]
   291c0:	asr	r3, r2, #31
   291c4:	umull	ip, lr, r1, r2
   291c8:	mla	r1, r1, r3, lr
   291cc:	mla	r0, r0, r2, r1
   291d0:	str	ip, [fp, #-24]	; 0xffffffe8
   291d4:	str	r0, [fp, #-20]	; 0xffffffec
   291d8:	b	29210 <__assert_fail@plt+0x17c08>
   291dc:	ldr	r0, [fp, #-8]
   291e0:	ldr	r1, [r0, #4]
   291e4:	mvn	r2, #0
   291e8:	cmp	r1, #0
   291ec:	movwlt	r2, #0
   291f0:	mvn	r3, #-2147483648	; 0x80000000
   291f4:	cmp	r1, #0
   291f8:	movlt	r3, #-2147483648	; 0x80000000
   291fc:	str	r3, [r0, #4]
   29200:	str	r2, [r0]
   29204:	movw	r0, #1
   29208:	str	r0, [fp, #-4]
   2920c:	b	2922c <__assert_fail@plt+0x17c24>
   29210:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29214:	ldr	r1, [fp, #-20]	; 0xffffffec
   29218:	ldr	r2, [fp, #-8]
   2921c:	str	r1, [r2, #4]
   29220:	str	r0, [r2]
   29224:	movw	r0, #0
   29228:	str	r0, [fp, #-4]
   2922c:	ldr	r0, [fp, #-4]
   29230:	mov	sp, fp
   29234:	pop	{fp, pc}
   29238:	andhi	r0, r0, r1
   2923c:	svcvc	0x00ffffff
   29240:	push	{fp, lr}
   29244:	mov	fp, sp
   29248:	sub	sp, sp, #16
   2924c:	str	r0, [fp, #-4]
   29250:	str	r1, [sp, #8]
   29254:	str	r2, [sp, #4]
   29258:	movw	r0, #0
   2925c:	str	r0, [sp]
   29260:	ldr	r0, [sp, #4]
   29264:	mvn	r1, #0
   29268:	add	r1, r0, r1
   2926c:	str	r1, [sp, #4]
   29270:	cmp	r0, #0
   29274:	beq	29294 <__assert_fail@plt+0x17c8c>
   29278:	ldr	r0, [fp, #-4]
   2927c:	ldr	r1, [sp, #8]
   29280:	bl	27598 <__assert_fail@plt+0x15f90>
   29284:	ldr	r1, [sp]
   29288:	orr	r0, r1, r0
   2928c:	str	r0, [sp]
   29290:	b	29260 <__assert_fail@plt+0x17c58>
   29294:	ldr	r0, [sp]
   29298:	mov	sp, fp
   2929c:	pop	{fp, pc}
   292a0:	push	{fp, lr}
   292a4:	mov	fp, sp
   292a8:	sub	sp, sp, #72	; 0x48
   292ac:	ldr	ip, [fp, #8]
   292b0:	str	r0, [fp, #-8]
   292b4:	str	r1, [fp, #-12]
   292b8:	str	r2, [fp, #-16]
   292bc:	str	r3, [fp, #-20]	; 0xffffffec
   292c0:	movw	r0, #0
   292c4:	str	r0, [sp, #36]	; 0x24
   292c8:	ldr	r1, [fp, #-16]
   292cc:	cmp	r0, r1
   292d0:	str	ip, [sp, #20]
   292d4:	bgt	292e8 <__assert_fail@plt+0x17ce0>
   292d8:	ldr	r0, [fp, #-16]
   292dc:	cmp	r0, #36	; 0x24
   292e0:	bgt	292e8 <__assert_fail@plt+0x17ce0>
   292e4:	b	29308 <__assert_fail@plt+0x17d00>
   292e8:	movw	r0, #5437	; 0x153d
   292ec:	movt	r0, #3
   292f0:	movw	r1, #5477	; 0x1565
   292f4:	movt	r1, #3
   292f8:	movw	r2, #85	; 0x55
   292fc:	movw	r3, #5569	; 0x15c1
   29300:	movt	r3, #3
   29304:	bl	11608 <__assert_fail@plt>
   29308:	ldr	r0, [fp, #-12]
   2930c:	movw	r1, #0
   29310:	cmp	r0, r1
   29314:	beq	29324 <__assert_fail@plt+0x17d1c>
   29318:	ldr	r0, [fp, #-12]
   2931c:	str	r0, [sp, #16]
   29320:	b	29330 <__assert_fail@plt+0x17d28>
   29324:	sub	r0, fp, #24
   29328:	str	r0, [sp, #16]
   2932c:	b	29330 <__assert_fail@plt+0x17d28>
   29330:	ldr	r0, [sp, #16]
   29334:	str	r0, [fp, #-28]	; 0xffffffe4
   29338:	bl	114e8 <__errno_location@plt>
   2933c:	movw	lr, #0
   29340:	str	lr, [r0]
   29344:	ldr	r0, [fp, #-8]
   29348:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2934c:	ldr	r2, [fp, #-16]
   29350:	bl	112f0 <strtol@plt>
   29354:	str	r0, [fp, #-32]	; 0xffffffe0
   29358:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2935c:	ldr	r0, [r0]
   29360:	ldr	r1, [fp, #-8]
   29364:	cmp	r0, r1
   29368:	bne	293cc <__assert_fail@plt+0x17dc4>
   2936c:	ldr	r0, [fp, #8]
   29370:	movw	r1, #0
   29374:	cmp	r0, r1
   29378:	beq	293bc <__assert_fail@plt+0x17db4>
   2937c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29380:	ldr	r0, [r0]
   29384:	ldrb	r0, [r0]
   29388:	cmp	r0, #0
   2938c:	beq	293bc <__assert_fail@plt+0x17db4>
   29390:	ldr	r0, [fp, #8]
   29394:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29398:	ldr	r1, [r1]
   2939c:	ldrb	r1, [r1]
   293a0:	bl	114b8 <strchr@plt>
   293a4:	movw	r1, #0
   293a8:	cmp	r0, r1
   293ac:	beq	293bc <__assert_fail@plt+0x17db4>
   293b0:	movw	r0, #1
   293b4:	str	r0, [fp, #-32]	; 0xffffffe0
   293b8:	b	293c8 <__assert_fail@plt+0x17dc0>
   293bc:	movw	r0, #4
   293c0:	str	r0, [fp, #-4]
   293c4:	b	29894 <__assert_fail@plt+0x1828c>
   293c8:	b	29404 <__assert_fail@plt+0x17dfc>
   293cc:	bl	114e8 <__errno_location@plt>
   293d0:	ldr	r0, [r0]
   293d4:	cmp	r0, #0
   293d8:	beq	29400 <__assert_fail@plt+0x17df8>
   293dc:	bl	114e8 <__errno_location@plt>
   293e0:	ldr	r0, [r0]
   293e4:	cmp	r0, #34	; 0x22
   293e8:	beq	293f8 <__assert_fail@plt+0x17df0>
   293ec:	movw	r0, #4
   293f0:	str	r0, [fp, #-4]
   293f4:	b	29894 <__assert_fail@plt+0x1828c>
   293f8:	movw	r0, #1
   293fc:	str	r0, [sp, #36]	; 0x24
   29400:	b	29404 <__assert_fail@plt+0x17dfc>
   29404:	ldr	r0, [fp, #8]
   29408:	movw	r1, #0
   2940c:	cmp	r0, r1
   29410:	bne	2942c <__assert_fail@plt+0x17e24>
   29414:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29418:	ldr	r1, [fp, #-20]	; 0xffffffec
   2941c:	str	r0, [r1]
   29420:	ldr	r0, [sp, #36]	; 0x24
   29424:	str	r0, [fp, #-4]
   29428:	b	29894 <__assert_fail@plt+0x1828c>
   2942c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29430:	ldr	r0, [r0]
   29434:	ldrb	r0, [r0]
   29438:	cmp	r0, #0
   2943c:	beq	29880 <__assert_fail@plt+0x18278>
   29440:	movw	r0, #1024	; 0x400
   29444:	str	r0, [sp, #32]
   29448:	movw	r0, #1
   2944c:	str	r0, [sp, #28]
   29450:	ldr	r0, [fp, #8]
   29454:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29458:	ldr	r1, [r1]
   2945c:	ldrb	r1, [r1]
   29460:	bl	114b8 <strchr@plt>
   29464:	movw	r1, #0
   29468:	cmp	r0, r1
   2946c:	bne	2948c <__assert_fail@plt+0x17e84>
   29470:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29474:	ldr	r1, [fp, #-20]	; 0xffffffec
   29478:	str	r0, [r1]
   2947c:	ldr	r0, [sp, #36]	; 0x24
   29480:	orr	r0, r0, #2
   29484:	str	r0, [fp, #-4]
   29488:	b	29894 <__assert_fail@plt+0x1828c>
   2948c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29490:	ldr	r0, [r0]
   29494:	ldrb	r0, [r0]
   29498:	sub	r0, r0, #69	; 0x45
   2949c:	cmp	r0, #47	; 0x2f
   294a0:	str	r0, [sp, #12]
   294a4:	bhi	29610 <__assert_fail@plt+0x18008>
   294a8:	add	r0, pc, #8
   294ac:	ldr	r1, [sp, #12]
   294b0:	ldr	r0, [r0, r1, lsl #2]
   294b4:	mov	pc, r0
   294b8:	andeq	r9, r2, r8, ror r5
   294bc:	andeq	r9, r2, r0, lsl r6
   294c0:	andeq	r9, r2, r8, ror r5
   294c4:	andeq	r9, r2, r0, lsl r6
   294c8:	andeq	r9, r2, r0, lsl r6
   294cc:	andeq	r9, r2, r0, lsl r6
   294d0:	andeq	r9, r2, r8, ror r5
   294d4:	andeq	r9, r2, r0, lsl r6
   294d8:	andeq	r9, r2, r8, ror r5
   294dc:	andeq	r9, r2, r0, lsl r6
   294e0:	andeq	r9, r2, r0, lsl r6
   294e4:	andeq	r9, r2, r8, ror r5
   294e8:	andeq	r9, r2, r0, lsl r6
   294ec:	andeq	r9, r2, r0, lsl r6
   294f0:	andeq	r9, r2, r0, lsl r6
   294f4:	andeq	r9, r2, r8, ror r5
   294f8:	andeq	r9, r2, r0, lsl r6
   294fc:	andeq	r9, r2, r0, lsl r6
   29500:	andeq	r9, r2, r0, lsl r6
   29504:	andeq	r9, r2, r0, lsl r6
   29508:	andeq	r9, r2, r8, ror r5
   2950c:	andeq	r9, r2, r8, ror r5
   29510:	andeq	r9, r2, r0, lsl r6
   29514:	andeq	r9, r2, r0, lsl r6
   29518:	andeq	r9, r2, r0, lsl r6
   2951c:	andeq	r9, r2, r0, lsl r6
   29520:	andeq	r9, r2, r0, lsl r6
   29524:	andeq	r9, r2, r0, lsl r6
   29528:	andeq	r9, r2, r0, lsl r6
   2952c:	andeq	r9, r2, r0, lsl r6
   29530:	andeq	r9, r2, r0, lsl r6
   29534:	andeq	r9, r2, r0, lsl r6
   29538:	andeq	r9, r2, r0, lsl r6
   2953c:	andeq	r9, r2, r0, lsl r6
   29540:	andeq	r9, r2, r8, ror r5
   29544:	andeq	r9, r2, r0, lsl r6
   29548:	andeq	r9, r2, r0, lsl r6
   2954c:	andeq	r9, r2, r0, lsl r6
   29550:	andeq	r9, r2, r8, ror r5
   29554:	andeq	r9, r2, r0, lsl r6
   29558:	andeq	r9, r2, r8, ror r5
   2955c:	andeq	r9, r2, r0, lsl r6
   29560:	andeq	r9, r2, r0, lsl r6
   29564:	andeq	r9, r2, r0, lsl r6
   29568:	andeq	r9, r2, r0, lsl r6
   2956c:	andeq	r9, r2, r0, lsl r6
   29570:	andeq	r9, r2, r0, lsl r6
   29574:	andeq	r9, r2, r8, ror r5
   29578:	ldr	r0, [fp, #8]
   2957c:	movw	r1, #48	; 0x30
   29580:	bl	114b8 <strchr@plt>
   29584:	movw	r1, #0
   29588:	cmp	r0, r1
   2958c:	beq	2960c <__assert_fail@plt+0x18004>
   29590:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29594:	ldr	r0, [r0]
   29598:	ldrb	r0, [r0, #1]
   2959c:	mov	r1, r0
   295a0:	cmp	r0, #66	; 0x42
   295a4:	str	r1, [sp, #8]
   295a8:	beq	295f4 <__assert_fail@plt+0x17fec>
   295ac:	b	295b0 <__assert_fail@plt+0x17fa8>
   295b0:	ldr	r0, [sp, #8]
   295b4:	cmp	r0, #68	; 0x44
   295b8:	beq	295f4 <__assert_fail@plt+0x17fec>
   295bc:	b	295c0 <__assert_fail@plt+0x17fb8>
   295c0:	ldr	r0, [sp, #8]
   295c4:	cmp	r0, #105	; 0x69
   295c8:	bne	29608 <__assert_fail@plt+0x18000>
   295cc:	b	295d0 <__assert_fail@plt+0x17fc8>
   295d0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   295d4:	ldr	r0, [r0]
   295d8:	ldrb	r0, [r0, #2]
   295dc:	cmp	r0, #66	; 0x42
   295e0:	bne	295f0 <__assert_fail@plt+0x17fe8>
   295e4:	ldr	r0, [sp, #28]
   295e8:	add	r0, r0, #2
   295ec:	str	r0, [sp, #28]
   295f0:	b	29608 <__assert_fail@plt+0x18000>
   295f4:	movw	r0, #1000	; 0x3e8
   295f8:	str	r0, [sp, #32]
   295fc:	ldr	r0, [sp, #28]
   29600:	add	r0, r0, #1
   29604:	str	r0, [sp, #28]
   29608:	b	2960c <__assert_fail@plt+0x18004>
   2960c:	b	29610 <__assert_fail@plt+0x18008>
   29610:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29614:	ldr	r0, [r0]
   29618:	ldrb	r0, [r0]
   2961c:	sub	r0, r0, #66	; 0x42
   29620:	cmp	r0, #53	; 0x35
   29624:	str	r0, [sp, #4]
   29628:	bhi	2981c <__assert_fail@plt+0x18214>
   2962c:	add	r0, pc, #8
   29630:	ldr	r1, [sp, #4]
   29634:	ldr	r0, [r0, r1, lsl #2]
   29638:	mov	pc, r0
   2963c:	andeq	r9, r2, r8, lsr #14
   29640:	andeq	r9, r2, ip, lsl r8
   29644:	andeq	r9, r2, ip, lsl r8
   29648:	andeq	r9, r2, r8, asr #14
   2964c:	andeq	r9, r2, ip, lsl r8
   29650:	andeq	r9, r2, r0, ror #14
   29654:	andeq	r9, r2, ip, lsl r8
   29658:	andeq	r9, r2, ip, lsl r8
   2965c:	andeq	r9, r2, ip, lsl r8
   29660:	andeq	r9, r2, r8, ror r7
   29664:	andeq	r9, r2, ip, lsl r8
   29668:	muleq	r2, r0, r7
   2966c:	andeq	r9, r2, ip, lsl r8
   29670:	andeq	r9, r2, ip, lsl r8
   29674:	andeq	r9, r2, r8, lsr #15
   29678:	andeq	r9, r2, ip, lsl r8
   2967c:	andeq	r9, r2, ip, lsl r8
   29680:	andeq	r9, r2, ip, lsl r8
   29684:	andeq	r9, r2, r0, asr #15
   29688:	andeq	r9, r2, ip, lsl r8
   2968c:	andeq	r9, r2, ip, lsl r8
   29690:	andeq	r9, r2, ip, lsl r8
   29694:	andeq	r9, r2, ip, lsl r8
   29698:	andeq	r9, r2, ip, ror #15
   2969c:	andeq	r9, r2, r4, lsl #16
   296a0:	andeq	r9, r2, ip, lsl r8
   296a4:	andeq	r9, r2, ip, lsl r8
   296a8:	andeq	r9, r2, ip, lsl r8
   296ac:	andeq	r9, r2, ip, lsl r8
   296b0:	andeq	r9, r2, ip, lsl r8
   296b4:	andeq	r9, r2, ip, lsl r8
   296b8:	andeq	r9, r2, ip, lsl r8
   296bc:	andeq	r9, r2, r4, lsl r7
   296c0:	andeq	r9, r2, ip, lsr r7
   296c4:	andeq	r9, r2, ip, lsl r8
   296c8:	andeq	r9, r2, ip, lsl r8
   296cc:	andeq	r9, r2, ip, lsl r8
   296d0:	andeq	r9, r2, r0, ror #14
   296d4:	andeq	r9, r2, ip, lsl r8
   296d8:	andeq	r9, r2, ip, lsl r8
   296dc:	andeq	r9, r2, ip, lsl r8
   296e0:	andeq	r9, r2, r8, ror r7
   296e4:	andeq	r9, r2, ip, lsl r8
   296e8:	muleq	r2, r0, r7
   296ec:	andeq	r9, r2, ip, lsl r8
   296f0:	andeq	r9, r2, ip, lsl r8
   296f4:	andeq	r9, r2, ip, lsl r8
   296f8:	andeq	r9, r2, ip, lsl r8
   296fc:	andeq	r9, r2, ip, lsl r8
   29700:	andeq	r9, r2, ip, lsl r8
   29704:	andeq	r9, r2, r0, asr #15
   29708:	andeq	r9, r2, ip, lsl r8
   2970c:	andeq	r9, r2, ip, lsl r8
   29710:	ldrdeq	r9, [r2], -r8
   29714:	sub	r0, fp, #32
   29718:	movw	r1, #512	; 0x200
   2971c:	bl	298a0 <__assert_fail@plt+0x18298>
   29720:	str	r0, [sp, #24]
   29724:	b	29838 <__assert_fail@plt+0x18230>
   29728:	sub	r0, fp, #32
   2972c:	movw	r1, #1024	; 0x400
   29730:	bl	298a0 <__assert_fail@plt+0x18298>
   29734:	str	r0, [sp, #24]
   29738:	b	29838 <__assert_fail@plt+0x18230>
   2973c:	movw	r0, #0
   29740:	str	r0, [sp, #24]
   29744:	b	29838 <__assert_fail@plt+0x18230>
   29748:	ldr	r1, [sp, #32]
   2974c:	sub	r0, fp, #32
   29750:	movw	r2, #6
   29754:	bl	2af0c <__assert_fail@plt+0x19904>
   29758:	str	r0, [sp, #24]
   2975c:	b	29838 <__assert_fail@plt+0x18230>
   29760:	ldr	r1, [sp, #32]
   29764:	sub	r0, fp, #32
   29768:	movw	r2, #3
   2976c:	bl	2af0c <__assert_fail@plt+0x19904>
   29770:	str	r0, [sp, #24]
   29774:	b	29838 <__assert_fail@plt+0x18230>
   29778:	ldr	r1, [sp, #32]
   2977c:	sub	r0, fp, #32
   29780:	movw	r2, #1
   29784:	bl	2af0c <__assert_fail@plt+0x19904>
   29788:	str	r0, [sp, #24]
   2978c:	b	29838 <__assert_fail@plt+0x18230>
   29790:	ldr	r1, [sp, #32]
   29794:	sub	r0, fp, #32
   29798:	movw	r2, #2
   2979c:	bl	2af0c <__assert_fail@plt+0x19904>
   297a0:	str	r0, [sp, #24]
   297a4:	b	29838 <__assert_fail@plt+0x18230>
   297a8:	ldr	r1, [sp, #32]
   297ac:	sub	r0, fp, #32
   297b0:	movw	r2, #5
   297b4:	bl	2af0c <__assert_fail@plt+0x19904>
   297b8:	str	r0, [sp, #24]
   297bc:	b	29838 <__assert_fail@plt+0x18230>
   297c0:	ldr	r1, [sp, #32]
   297c4:	sub	r0, fp, #32
   297c8:	movw	r2, #4
   297cc:	bl	2af0c <__assert_fail@plt+0x19904>
   297d0:	str	r0, [sp, #24]
   297d4:	b	29838 <__assert_fail@plt+0x18230>
   297d8:	sub	r0, fp, #32
   297dc:	movw	r1, #2
   297e0:	bl	298a0 <__assert_fail@plt+0x18298>
   297e4:	str	r0, [sp, #24]
   297e8:	b	29838 <__assert_fail@plt+0x18230>
   297ec:	ldr	r1, [sp, #32]
   297f0:	sub	r0, fp, #32
   297f4:	movw	r2, #8
   297f8:	bl	2af0c <__assert_fail@plt+0x19904>
   297fc:	str	r0, [sp, #24]
   29800:	b	29838 <__assert_fail@plt+0x18230>
   29804:	ldr	r1, [sp, #32]
   29808:	sub	r0, fp, #32
   2980c:	movw	r2, #7
   29810:	bl	2af0c <__assert_fail@plt+0x19904>
   29814:	str	r0, [sp, #24]
   29818:	b	29838 <__assert_fail@plt+0x18230>
   2981c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29820:	ldr	r1, [fp, #-20]	; 0xffffffec
   29824:	str	r0, [r1]
   29828:	ldr	r0, [sp, #36]	; 0x24
   2982c:	orr	r0, r0, #2
   29830:	str	r0, [fp, #-4]
   29834:	b	29894 <__assert_fail@plt+0x1828c>
   29838:	ldr	r0, [sp, #24]
   2983c:	ldr	r1, [sp, #36]	; 0x24
   29840:	orr	r0, r1, r0
   29844:	str	r0, [sp, #36]	; 0x24
   29848:	ldr	r0, [sp, #28]
   2984c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   29850:	ldr	r2, [r1]
   29854:	add	r0, r2, r0
   29858:	str	r0, [r1]
   2985c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29860:	ldr	r0, [r0]
   29864:	ldrsb	r0, [r0]
   29868:	cmp	r0, #0
   2986c:	beq	2987c <__assert_fail@plt+0x18274>
   29870:	ldr	r0, [sp, #36]	; 0x24
   29874:	orr	r0, r0, #2
   29878:	str	r0, [sp, #36]	; 0x24
   2987c:	b	29880 <__assert_fail@plt+0x18278>
   29880:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29884:	ldr	r1, [fp, #-20]	; 0xffffffec
   29888:	str	r0, [r1]
   2988c:	ldr	r0, [sp, #36]	; 0x24
   29890:	str	r0, [fp, #-4]
   29894:	ldr	r0, [fp, #-4]
   29898:	mov	sp, fp
   2989c:	pop	{fp, pc}
   298a0:	push	{fp, lr}
   298a4:	mov	fp, sp
   298a8:	sub	sp, sp, #184	; 0xb8
   298ac:	str	r0, [fp, #-8]
   298b0:	str	r1, [fp, #-12]
   298b4:	b	29cf4 <__assert_fail@plt+0x186ec>
   298b8:	b	298bc <__assert_fail@plt+0x182b4>
   298bc:	ldr	r0, [fp, #-12]
   298c0:	cmp	r0, #0
   298c4:	bge	299f4 <__assert_fail@plt+0x183ec>
   298c8:	ldr	r0, [fp, #-8]
   298cc:	ldr	r0, [r0]
   298d0:	cmp	r0, #0
   298d4:	bge	29968 <__assert_fail@plt+0x18360>
   298d8:	b	298dc <__assert_fail@plt+0x182d4>
   298dc:	ldr	r0, [fp, #-8]
   298e0:	ldr	r0, [r0]
   298e4:	ldr	r1, [fp, #-12]
   298e8:	movw	r2, #127	; 0x7f
   298ec:	sdiv	r1, r2, r1
   298f0:	cmp	r0, r1
   298f4:	blt	29aa4 <__assert_fail@plt+0x1849c>
   298f8:	b	29ac0 <__assert_fail@plt+0x184b8>
   298fc:	b	29900 <__assert_fail@plt+0x182f8>
   29900:	ldr	r0, [pc, #4064]	; 2a8e8 <__assert_fail@plt+0x192e0>
   29904:	ldr	r1, [fp, #-12]
   29908:	cmp	r1, r0
   2990c:	blt	29924 <__assert_fail@plt+0x1831c>
   29910:	b	29930 <__assert_fail@plt+0x18328>
   29914:	ldr	r0, [fp, #-12]
   29918:	movw	r1, #0
   2991c:	cmp	r1, r0
   29920:	bge	29930 <__assert_fail@plt+0x18328>
   29924:	movw	r0, #0
   29928:	str	r0, [fp, #-20]	; 0xffffffec
   2992c:	b	29948 <__assert_fail@plt+0x18340>
   29930:	ldr	r0, [fp, #-12]
   29934:	movw	r1, #0
   29938:	sub	r0, r1, r0
   2993c:	movw	r1, #127	; 0x7f
   29940:	sdiv	r0, r1, r0
   29944:	str	r0, [fp, #-20]	; 0xffffffec
   29948:	ldr	r0, [fp, #-20]	; 0xffffffec
   2994c:	ldr	r1, [fp, #-8]
   29950:	ldr	r1, [r1]
   29954:	mvn	r2, #0
   29958:	sub	r1, r2, r1
   2995c:	cmp	r0, r1
   29960:	ble	29aa4 <__assert_fail@plt+0x1849c>
   29964:	b	29ac0 <__assert_fail@plt+0x184b8>
   29968:	b	2996c <__assert_fail@plt+0x18364>
   2996c:	b	299d4 <__assert_fail@plt+0x183cc>
   29970:	b	299d4 <__assert_fail@plt+0x183cc>
   29974:	ldr	r0, [fp, #-12]
   29978:	cmn	r0, #1
   2997c:	bne	299d4 <__assert_fail@plt+0x183cc>
   29980:	b	29984 <__assert_fail@plt+0x1837c>
   29984:	ldr	r0, [fp, #-8]
   29988:	ldr	r0, [r0]
   2998c:	mvn	r1, #127	; 0x7f
   29990:	add	r0, r0, r1
   29994:	movw	r1, #0
   29998:	cmp	r1, r0
   2999c:	blt	29aa4 <__assert_fail@plt+0x1849c>
   299a0:	b	29ac0 <__assert_fail@plt+0x184b8>
   299a4:	ldr	r0, [fp, #-8]
   299a8:	ldr	r0, [r0]
   299ac:	movw	r1, #0
   299b0:	cmp	r1, r0
   299b4:	bge	29ac0 <__assert_fail@plt+0x184b8>
   299b8:	ldr	r0, [fp, #-8]
   299bc:	ldr	r0, [r0]
   299c0:	sub	r0, r0, #1
   299c4:	movw	r1, #127	; 0x7f
   299c8:	cmp	r1, r0
   299cc:	blt	29aa4 <__assert_fail@plt+0x1849c>
   299d0:	b	29ac0 <__assert_fail@plt+0x184b8>
   299d4:	ldr	r0, [fp, #-12]
   299d8:	mvn	r1, #127	; 0x7f
   299dc:	sdiv	r0, r1, r0
   299e0:	ldr	r1, [fp, #-8]
   299e4:	ldr	r1, [r1]
   299e8:	cmp	r0, r1
   299ec:	blt	29aa4 <__assert_fail@plt+0x1849c>
   299f0:	b	29ac0 <__assert_fail@plt+0x184b8>
   299f4:	ldr	r0, [fp, #-12]
   299f8:	cmp	r0, #0
   299fc:	bne	29a04 <__assert_fail@plt+0x183fc>
   29a00:	b	29ac0 <__assert_fail@plt+0x184b8>
   29a04:	ldr	r0, [fp, #-8]
   29a08:	ldr	r0, [r0]
   29a0c:	cmp	r0, #0
   29a10:	bge	29a88 <__assert_fail@plt+0x18480>
   29a14:	b	29a18 <__assert_fail@plt+0x18410>
   29a18:	b	29a68 <__assert_fail@plt+0x18460>
   29a1c:	b	29a68 <__assert_fail@plt+0x18460>
   29a20:	ldr	r0, [fp, #-8]
   29a24:	ldr	r0, [r0]
   29a28:	cmn	r0, #1
   29a2c:	bne	29a68 <__assert_fail@plt+0x18460>
   29a30:	b	29a34 <__assert_fail@plt+0x1842c>
   29a34:	ldr	r0, [fp, #-12]
   29a38:	mvn	r1, #127	; 0x7f
   29a3c:	add	r0, r0, r1
   29a40:	movw	r1, #0
   29a44:	cmp	r1, r0
   29a48:	blt	29aa4 <__assert_fail@plt+0x1849c>
   29a4c:	b	29ac0 <__assert_fail@plt+0x184b8>
   29a50:	ldr	r0, [fp, #-12]
   29a54:	sub	r0, r0, #1
   29a58:	movw	r1, #127	; 0x7f
   29a5c:	cmp	r1, r0
   29a60:	blt	29aa4 <__assert_fail@plt+0x1849c>
   29a64:	b	29ac0 <__assert_fail@plt+0x184b8>
   29a68:	ldr	r0, [fp, #-8]
   29a6c:	ldr	r0, [r0]
   29a70:	mvn	r1, #127	; 0x7f
   29a74:	sdiv	r0, r1, r0
   29a78:	ldr	r1, [fp, #-12]
   29a7c:	cmp	r0, r1
   29a80:	blt	29aa4 <__assert_fail@plt+0x1849c>
   29a84:	b	29ac0 <__assert_fail@plt+0x184b8>
   29a88:	ldr	r0, [fp, #-12]
   29a8c:	movw	r1, #127	; 0x7f
   29a90:	sdiv	r0, r1, r0
   29a94:	ldr	r1, [fp, #-8]
   29a98:	ldr	r1, [r1]
   29a9c:	cmp	r0, r1
   29aa0:	bge	29ac0 <__assert_fail@plt+0x184b8>
   29aa4:	ldr	r0, [fp, #-8]
   29aa8:	ldr	r0, [r0]
   29aac:	ldr	r1, [fp, #-12]
   29ab0:	mul	r0, r0, r1
   29ab4:	sxtb	r0, r0
   29ab8:	str	r0, [fp, #-16]
   29abc:	b	2aea8 <__assert_fail@plt+0x198a0>
   29ac0:	ldr	r0, [fp, #-8]
   29ac4:	ldr	r0, [r0]
   29ac8:	ldr	r1, [fp, #-12]
   29acc:	mul	r0, r0, r1
   29ad0:	sxtb	r0, r0
   29ad4:	str	r0, [fp, #-16]
   29ad8:	b	2aee0 <__assert_fail@plt+0x198d8>
   29adc:	ldr	r0, [fp, #-12]
   29ae0:	cmp	r0, #0
   29ae4:	bge	29c10 <__assert_fail@plt+0x18608>
   29ae8:	ldr	r0, [fp, #-8]
   29aec:	ldr	r0, [r0]
   29af0:	cmp	r0, #0
   29af4:	bge	29b88 <__assert_fail@plt+0x18580>
   29af8:	b	29afc <__assert_fail@plt+0x184f4>
   29afc:	ldr	r0, [fp, #-8]
   29b00:	ldr	r0, [r0]
   29b04:	ldr	r1, [fp, #-12]
   29b08:	movw	r2, #255	; 0xff
   29b0c:	sdiv	r1, r2, r1
   29b10:	cmp	r0, r1
   29b14:	blt	29cbc <__assert_fail@plt+0x186b4>
   29b18:	b	29cd8 <__assert_fail@plt+0x186d0>
   29b1c:	b	29b20 <__assert_fail@plt+0x18518>
   29b20:	ldr	r0, [pc, #3520]	; 2a8e8 <__assert_fail@plt+0x192e0>
   29b24:	ldr	r1, [fp, #-12]
   29b28:	cmp	r1, r0
   29b2c:	blt	29b44 <__assert_fail@plt+0x1853c>
   29b30:	b	29b50 <__assert_fail@plt+0x18548>
   29b34:	ldr	r0, [fp, #-12]
   29b38:	movw	r1, #0
   29b3c:	cmp	r1, r0
   29b40:	bge	29b50 <__assert_fail@plt+0x18548>
   29b44:	movw	r0, #0
   29b48:	str	r0, [fp, #-24]	; 0xffffffe8
   29b4c:	b	29b68 <__assert_fail@plt+0x18560>
   29b50:	ldr	r0, [fp, #-12]
   29b54:	movw	r1, #0
   29b58:	sub	r0, r1, r0
   29b5c:	movw	r1, #255	; 0xff
   29b60:	sdiv	r0, r1, r0
   29b64:	str	r0, [fp, #-24]	; 0xffffffe8
   29b68:	ldr	r0, [fp, #-24]	; 0xffffffe8
   29b6c:	ldr	r1, [fp, #-8]
   29b70:	ldr	r1, [r1]
   29b74:	mvn	r2, #0
   29b78:	sub	r1, r2, r1
   29b7c:	cmp	r0, r1
   29b80:	ble	29cbc <__assert_fail@plt+0x186b4>
   29b84:	b	29cd8 <__assert_fail@plt+0x186d0>
   29b88:	b	29b8c <__assert_fail@plt+0x18584>
   29b8c:	b	29bf0 <__assert_fail@plt+0x185e8>
   29b90:	b	29bf0 <__assert_fail@plt+0x185e8>
   29b94:	ldr	r0, [fp, #-12]
   29b98:	cmn	r0, #1
   29b9c:	bne	29bf0 <__assert_fail@plt+0x185e8>
   29ba0:	b	29ba4 <__assert_fail@plt+0x1859c>
   29ba4:	ldr	r0, [fp, #-8]
   29ba8:	ldr	r0, [r0]
   29bac:	add	r0, r0, #0
   29bb0:	movw	r1, #0
   29bb4:	cmp	r1, r0
   29bb8:	blt	29cbc <__assert_fail@plt+0x186b4>
   29bbc:	b	29cd8 <__assert_fail@plt+0x186d0>
   29bc0:	ldr	r0, [fp, #-8]
   29bc4:	ldr	r0, [r0]
   29bc8:	movw	r1, #0
   29bcc:	cmp	r1, r0
   29bd0:	bge	29cd8 <__assert_fail@plt+0x186d0>
   29bd4:	ldr	r0, [fp, #-8]
   29bd8:	ldr	r0, [r0]
   29bdc:	sub	r0, r0, #1
   29be0:	mvn	r1, #0
   29be4:	cmp	r1, r0
   29be8:	blt	29cbc <__assert_fail@plt+0x186b4>
   29bec:	b	29cd8 <__assert_fail@plt+0x186d0>
   29bf0:	ldr	r0, [fp, #-12]
   29bf4:	movw	r1, #0
   29bf8:	sdiv	r0, r1, r0
   29bfc:	ldr	r1, [fp, #-8]
   29c00:	ldr	r1, [r1]
   29c04:	cmp	r0, r1
   29c08:	blt	29cbc <__assert_fail@plt+0x186b4>
   29c0c:	b	29cd8 <__assert_fail@plt+0x186d0>
   29c10:	ldr	r0, [fp, #-12]
   29c14:	cmp	r0, #0
   29c18:	bne	29c20 <__assert_fail@plt+0x18618>
   29c1c:	b	29cd8 <__assert_fail@plt+0x186d0>
   29c20:	ldr	r0, [fp, #-8]
   29c24:	ldr	r0, [r0]
   29c28:	cmp	r0, #0
   29c2c:	bge	29ca0 <__assert_fail@plt+0x18698>
   29c30:	b	29c34 <__assert_fail@plt+0x1862c>
   29c34:	b	29c80 <__assert_fail@plt+0x18678>
   29c38:	b	29c80 <__assert_fail@plt+0x18678>
   29c3c:	ldr	r0, [fp, #-8]
   29c40:	ldr	r0, [r0]
   29c44:	cmn	r0, #1
   29c48:	bne	29c80 <__assert_fail@plt+0x18678>
   29c4c:	b	29c50 <__assert_fail@plt+0x18648>
   29c50:	ldr	r0, [fp, #-12]
   29c54:	add	r0, r0, #0
   29c58:	movw	r1, #0
   29c5c:	cmp	r1, r0
   29c60:	blt	29cbc <__assert_fail@plt+0x186b4>
   29c64:	b	29cd8 <__assert_fail@plt+0x186d0>
   29c68:	ldr	r0, [fp, #-12]
   29c6c:	sub	r0, r0, #1
   29c70:	mvn	r1, #0
   29c74:	cmp	r1, r0
   29c78:	blt	29cbc <__assert_fail@plt+0x186b4>
   29c7c:	b	29cd8 <__assert_fail@plt+0x186d0>
   29c80:	ldr	r0, [fp, #-8]
   29c84:	ldr	r0, [r0]
   29c88:	movw	r1, #0
   29c8c:	sdiv	r0, r1, r0
   29c90:	ldr	r1, [fp, #-12]
   29c94:	cmp	r0, r1
   29c98:	blt	29cbc <__assert_fail@plt+0x186b4>
   29c9c:	b	29cd8 <__assert_fail@plt+0x186d0>
   29ca0:	ldr	r0, [fp, #-12]
   29ca4:	movw	r1, #255	; 0xff
   29ca8:	sdiv	r0, r1, r0
   29cac:	ldr	r1, [fp, #-8]
   29cb0:	ldr	r1, [r1]
   29cb4:	cmp	r0, r1
   29cb8:	bge	29cd8 <__assert_fail@plt+0x186d0>
   29cbc:	ldr	r0, [fp, #-8]
   29cc0:	ldr	r0, [r0]
   29cc4:	ldr	r1, [fp, #-12]
   29cc8:	mul	r0, r0, r1
   29ccc:	and	r0, r0, #255	; 0xff
   29cd0:	str	r0, [fp, #-16]
   29cd4:	b	2aea8 <__assert_fail@plt+0x198a0>
   29cd8:	ldr	r0, [fp, #-8]
   29cdc:	ldr	r0, [r0]
   29ce0:	ldr	r1, [fp, #-12]
   29ce4:	mul	r0, r0, r1
   29ce8:	and	r0, r0, #255	; 0xff
   29cec:	str	r0, [fp, #-16]
   29cf0:	b	2aee0 <__assert_fail@plt+0x198d8>
   29cf4:	b	2a134 <__assert_fail@plt+0x18b2c>
   29cf8:	b	29cfc <__assert_fail@plt+0x186f4>
   29cfc:	ldr	r0, [fp, #-12]
   29d00:	cmp	r0, #0
   29d04:	bge	29e34 <__assert_fail@plt+0x1882c>
   29d08:	ldr	r0, [fp, #-8]
   29d0c:	ldr	r0, [r0]
   29d10:	cmp	r0, #0
   29d14:	bge	29da8 <__assert_fail@plt+0x187a0>
   29d18:	b	29d1c <__assert_fail@plt+0x18714>
   29d1c:	ldr	r0, [fp, #-8]
   29d20:	ldr	r0, [r0]
   29d24:	ldr	r1, [fp, #-12]
   29d28:	movw	r2, #32767	; 0x7fff
   29d2c:	sdiv	r1, r2, r1
   29d30:	cmp	r0, r1
   29d34:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29d38:	b	29f00 <__assert_fail@plt+0x188f8>
   29d3c:	b	29d40 <__assert_fail@plt+0x18738>
   29d40:	ldr	r0, [pc, #2976]	; 2a8e8 <__assert_fail@plt+0x192e0>
   29d44:	ldr	r1, [fp, #-12]
   29d48:	cmp	r1, r0
   29d4c:	blt	29d64 <__assert_fail@plt+0x1875c>
   29d50:	b	29d70 <__assert_fail@plt+0x18768>
   29d54:	ldr	r0, [fp, #-12]
   29d58:	movw	r1, #0
   29d5c:	cmp	r1, r0
   29d60:	bge	29d70 <__assert_fail@plt+0x18768>
   29d64:	movw	r0, #0
   29d68:	str	r0, [fp, #-28]	; 0xffffffe4
   29d6c:	b	29d88 <__assert_fail@plt+0x18780>
   29d70:	ldr	r0, [fp, #-12]
   29d74:	movw	r1, #0
   29d78:	sub	r0, r1, r0
   29d7c:	movw	r1, #32767	; 0x7fff
   29d80:	sdiv	r0, r1, r0
   29d84:	str	r0, [fp, #-28]	; 0xffffffe4
   29d88:	ldr	r0, [fp, #-28]	; 0xffffffe4
   29d8c:	ldr	r1, [fp, #-8]
   29d90:	ldr	r1, [r1]
   29d94:	mvn	r2, #0
   29d98:	sub	r1, r2, r1
   29d9c:	cmp	r0, r1
   29da0:	ble	29ee4 <__assert_fail@plt+0x188dc>
   29da4:	b	29f00 <__assert_fail@plt+0x188f8>
   29da8:	b	29dac <__assert_fail@plt+0x187a4>
   29dac:	b	29e14 <__assert_fail@plt+0x1880c>
   29db0:	b	29e14 <__assert_fail@plt+0x1880c>
   29db4:	ldr	r0, [fp, #-12]
   29db8:	cmn	r0, #1
   29dbc:	bne	29e14 <__assert_fail@plt+0x1880c>
   29dc0:	b	29dc4 <__assert_fail@plt+0x187bc>
   29dc4:	ldr	r0, [pc, #4076]	; 2adb8 <__assert_fail@plt+0x197b0>
   29dc8:	ldr	r1, [fp, #-8]
   29dcc:	ldr	r1, [r1]
   29dd0:	add	r0, r1, r0
   29dd4:	movw	r1, #0
   29dd8:	cmp	r1, r0
   29ddc:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29de0:	b	29f00 <__assert_fail@plt+0x188f8>
   29de4:	ldr	r0, [fp, #-8]
   29de8:	ldr	r0, [r0]
   29dec:	movw	r1, #0
   29df0:	cmp	r1, r0
   29df4:	bge	29f00 <__assert_fail@plt+0x188f8>
   29df8:	ldr	r0, [fp, #-8]
   29dfc:	ldr	r0, [r0]
   29e00:	sub	r0, r0, #1
   29e04:	movw	r1, #32767	; 0x7fff
   29e08:	cmp	r1, r0
   29e0c:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29e10:	b	29f00 <__assert_fail@plt+0x188f8>
   29e14:	ldr	r0, [pc, #3996]	; 2adb8 <__assert_fail@plt+0x197b0>
   29e18:	ldr	r1, [fp, #-12]
   29e1c:	sdiv	r0, r0, r1
   29e20:	ldr	r1, [fp, #-8]
   29e24:	ldr	r1, [r1]
   29e28:	cmp	r0, r1
   29e2c:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29e30:	b	29f00 <__assert_fail@plt+0x188f8>
   29e34:	ldr	r0, [fp, #-12]
   29e38:	cmp	r0, #0
   29e3c:	bne	29e44 <__assert_fail@plt+0x1883c>
   29e40:	b	29f00 <__assert_fail@plt+0x188f8>
   29e44:	ldr	r0, [fp, #-8]
   29e48:	ldr	r0, [r0]
   29e4c:	cmp	r0, #0
   29e50:	bge	29ec8 <__assert_fail@plt+0x188c0>
   29e54:	b	29e58 <__assert_fail@plt+0x18850>
   29e58:	b	29ea8 <__assert_fail@plt+0x188a0>
   29e5c:	b	29ea8 <__assert_fail@plt+0x188a0>
   29e60:	ldr	r0, [fp, #-8]
   29e64:	ldr	r0, [r0]
   29e68:	cmn	r0, #1
   29e6c:	bne	29ea8 <__assert_fail@plt+0x188a0>
   29e70:	b	29e74 <__assert_fail@plt+0x1886c>
   29e74:	ldr	r0, [pc, #3900]	; 2adb8 <__assert_fail@plt+0x197b0>
   29e78:	ldr	r1, [fp, #-12]
   29e7c:	add	r0, r1, r0
   29e80:	movw	r1, #0
   29e84:	cmp	r1, r0
   29e88:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29e8c:	b	29f00 <__assert_fail@plt+0x188f8>
   29e90:	ldr	r0, [fp, #-12]
   29e94:	sub	r0, r0, #1
   29e98:	movw	r1, #32767	; 0x7fff
   29e9c:	cmp	r1, r0
   29ea0:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29ea4:	b	29f00 <__assert_fail@plt+0x188f8>
   29ea8:	ldr	r0, [pc, #3848]	; 2adb8 <__assert_fail@plt+0x197b0>
   29eac:	ldr	r1, [fp, #-8]
   29eb0:	ldr	r1, [r1]
   29eb4:	sdiv	r0, r0, r1
   29eb8:	ldr	r1, [fp, #-12]
   29ebc:	cmp	r0, r1
   29ec0:	blt	29ee4 <__assert_fail@plt+0x188dc>
   29ec4:	b	29f00 <__assert_fail@plt+0x188f8>
   29ec8:	ldr	r0, [fp, #-12]
   29ecc:	movw	r1, #32767	; 0x7fff
   29ed0:	sdiv	r0, r1, r0
   29ed4:	ldr	r1, [fp, #-8]
   29ed8:	ldr	r1, [r1]
   29edc:	cmp	r0, r1
   29ee0:	bge	29f00 <__assert_fail@plt+0x188f8>
   29ee4:	ldr	r0, [fp, #-8]
   29ee8:	ldr	r0, [r0]
   29eec:	ldr	r1, [fp, #-12]
   29ef0:	mul	r0, r0, r1
   29ef4:	sxth	r0, r0
   29ef8:	str	r0, [fp, #-16]
   29efc:	b	2aea8 <__assert_fail@plt+0x198a0>
   29f00:	ldr	r0, [fp, #-8]
   29f04:	ldr	r0, [r0]
   29f08:	ldr	r1, [fp, #-12]
   29f0c:	mul	r0, r0, r1
   29f10:	sxth	r0, r0
   29f14:	str	r0, [fp, #-16]
   29f18:	b	2aee0 <__assert_fail@plt+0x198d8>
   29f1c:	ldr	r0, [fp, #-12]
   29f20:	cmp	r0, #0
   29f24:	bge	2a050 <__assert_fail@plt+0x18a48>
   29f28:	ldr	r0, [fp, #-8]
   29f2c:	ldr	r0, [r0]
   29f30:	cmp	r0, #0
   29f34:	bge	29fc8 <__assert_fail@plt+0x189c0>
   29f38:	b	29f3c <__assert_fail@plt+0x18934>
   29f3c:	ldr	r0, [fp, #-8]
   29f40:	ldr	r0, [r0]
   29f44:	ldr	r1, [fp, #-12]
   29f48:	movw	r2, #65535	; 0xffff
   29f4c:	sdiv	r1, r2, r1
   29f50:	cmp	r0, r1
   29f54:	blt	2a0fc <__assert_fail@plt+0x18af4>
   29f58:	b	2a118 <__assert_fail@plt+0x18b10>
   29f5c:	b	29f60 <__assert_fail@plt+0x18958>
   29f60:	ldr	r0, [pc, #3992]	; 2af00 <__assert_fail@plt+0x198f8>
   29f64:	ldr	r1, [fp, #-12]
   29f68:	cmp	r1, r0
   29f6c:	blt	29f84 <__assert_fail@plt+0x1897c>
   29f70:	b	29f90 <__assert_fail@plt+0x18988>
   29f74:	ldr	r0, [fp, #-12]
   29f78:	movw	r1, #0
   29f7c:	cmp	r1, r0
   29f80:	bge	29f90 <__assert_fail@plt+0x18988>
   29f84:	movw	r0, #0
   29f88:	str	r0, [fp, #-32]	; 0xffffffe0
   29f8c:	b	29fa8 <__assert_fail@plt+0x189a0>
   29f90:	ldr	r0, [fp, #-12]
   29f94:	movw	r1, #0
   29f98:	sub	r0, r1, r0
   29f9c:	movw	r1, #65535	; 0xffff
   29fa0:	sdiv	r0, r1, r0
   29fa4:	str	r0, [fp, #-32]	; 0xffffffe0
   29fa8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   29fac:	ldr	r1, [fp, #-8]
   29fb0:	ldr	r1, [r1]
   29fb4:	mvn	r2, #0
   29fb8:	sub	r1, r2, r1
   29fbc:	cmp	r0, r1
   29fc0:	ble	2a0fc <__assert_fail@plt+0x18af4>
   29fc4:	b	2a118 <__assert_fail@plt+0x18b10>
   29fc8:	b	29fcc <__assert_fail@plt+0x189c4>
   29fcc:	b	2a030 <__assert_fail@plt+0x18a28>
   29fd0:	b	2a030 <__assert_fail@plt+0x18a28>
   29fd4:	ldr	r0, [fp, #-12]
   29fd8:	cmn	r0, #1
   29fdc:	bne	2a030 <__assert_fail@plt+0x18a28>
   29fe0:	b	29fe4 <__assert_fail@plt+0x189dc>
   29fe4:	ldr	r0, [fp, #-8]
   29fe8:	ldr	r0, [r0]
   29fec:	add	r0, r0, #0
   29ff0:	movw	r1, #0
   29ff4:	cmp	r1, r0
   29ff8:	blt	2a0fc <__assert_fail@plt+0x18af4>
   29ffc:	b	2a118 <__assert_fail@plt+0x18b10>
   2a000:	ldr	r0, [fp, #-8]
   2a004:	ldr	r0, [r0]
   2a008:	movw	r1, #0
   2a00c:	cmp	r1, r0
   2a010:	bge	2a118 <__assert_fail@plt+0x18b10>
   2a014:	ldr	r0, [fp, #-8]
   2a018:	ldr	r0, [r0]
   2a01c:	sub	r0, r0, #1
   2a020:	mvn	r1, #0
   2a024:	cmp	r1, r0
   2a028:	blt	2a0fc <__assert_fail@plt+0x18af4>
   2a02c:	b	2a118 <__assert_fail@plt+0x18b10>
   2a030:	ldr	r0, [fp, #-12]
   2a034:	movw	r1, #0
   2a038:	sdiv	r0, r1, r0
   2a03c:	ldr	r1, [fp, #-8]
   2a040:	ldr	r1, [r1]
   2a044:	cmp	r0, r1
   2a048:	blt	2a0fc <__assert_fail@plt+0x18af4>
   2a04c:	b	2a118 <__assert_fail@plt+0x18b10>
   2a050:	ldr	r0, [fp, #-12]
   2a054:	cmp	r0, #0
   2a058:	bne	2a060 <__assert_fail@plt+0x18a58>
   2a05c:	b	2a118 <__assert_fail@plt+0x18b10>
   2a060:	ldr	r0, [fp, #-8]
   2a064:	ldr	r0, [r0]
   2a068:	cmp	r0, #0
   2a06c:	bge	2a0e0 <__assert_fail@plt+0x18ad8>
   2a070:	b	2a074 <__assert_fail@plt+0x18a6c>
   2a074:	b	2a0c0 <__assert_fail@plt+0x18ab8>
   2a078:	b	2a0c0 <__assert_fail@plt+0x18ab8>
   2a07c:	ldr	r0, [fp, #-8]
   2a080:	ldr	r0, [r0]
   2a084:	cmn	r0, #1
   2a088:	bne	2a0c0 <__assert_fail@plt+0x18ab8>
   2a08c:	b	2a090 <__assert_fail@plt+0x18a88>
   2a090:	ldr	r0, [fp, #-12]
   2a094:	add	r0, r0, #0
   2a098:	movw	r1, #0
   2a09c:	cmp	r1, r0
   2a0a0:	blt	2a0fc <__assert_fail@plt+0x18af4>
   2a0a4:	b	2a118 <__assert_fail@plt+0x18b10>
   2a0a8:	ldr	r0, [fp, #-12]
   2a0ac:	sub	r0, r0, #1
   2a0b0:	mvn	r1, #0
   2a0b4:	cmp	r1, r0
   2a0b8:	blt	2a0fc <__assert_fail@plt+0x18af4>
   2a0bc:	b	2a118 <__assert_fail@plt+0x18b10>
   2a0c0:	ldr	r0, [fp, #-8]
   2a0c4:	ldr	r0, [r0]
   2a0c8:	movw	r1, #0
   2a0cc:	sdiv	r0, r1, r0
   2a0d0:	ldr	r1, [fp, #-12]
   2a0d4:	cmp	r0, r1
   2a0d8:	blt	2a0fc <__assert_fail@plt+0x18af4>
   2a0dc:	b	2a118 <__assert_fail@plt+0x18b10>
   2a0e0:	ldr	r0, [fp, #-12]
   2a0e4:	movw	r1, #65535	; 0xffff
   2a0e8:	sdiv	r0, r1, r0
   2a0ec:	ldr	r1, [fp, #-8]
   2a0f0:	ldr	r1, [r1]
   2a0f4:	cmp	r0, r1
   2a0f8:	bge	2a118 <__assert_fail@plt+0x18b10>
   2a0fc:	ldr	r0, [fp, #-8]
   2a100:	ldr	r0, [r0]
   2a104:	ldr	r1, [fp, #-12]
   2a108:	mul	r0, r0, r1
   2a10c:	uxth	r0, r0
   2a110:	str	r0, [fp, #-16]
   2a114:	b	2aea8 <__assert_fail@plt+0x198a0>
   2a118:	ldr	r0, [fp, #-8]
   2a11c:	ldr	r0, [r0]
   2a120:	ldr	r1, [fp, #-12]
   2a124:	mul	r0, r0, r1
   2a128:	uxth	r0, r0
   2a12c:	str	r0, [fp, #-16]
   2a130:	b	2aee0 <__assert_fail@plt+0x198d8>
   2a134:	b	2a138 <__assert_fail@plt+0x18b30>
   2a138:	b	2a13c <__assert_fail@plt+0x18b34>
   2a13c:	ldr	r0, [fp, #-12]
   2a140:	cmp	r0, #0
   2a144:	bge	2a264 <__assert_fail@plt+0x18c5c>
   2a148:	ldr	r0, [fp, #-8]
   2a14c:	ldr	r0, [r0]
   2a150:	cmp	r0, #0
   2a154:	bge	2a1e8 <__assert_fail@plt+0x18be0>
   2a158:	b	2a15c <__assert_fail@plt+0x18b54>
   2a15c:	ldr	r0, [pc, #3488]	; 2af04 <__assert_fail@plt+0x198fc>
   2a160:	ldr	r1, [fp, #-8]
   2a164:	ldr	r1, [r1]
   2a168:	ldr	r2, [fp, #-12]
   2a16c:	sdiv	r0, r0, r2
   2a170:	cmp	r1, r0
   2a174:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a178:	b	2a31c <__assert_fail@plt+0x18d14>
   2a17c:	b	2a180 <__assert_fail@plt+0x18b78>
   2a180:	ldr	r0, [pc, #3448]	; 2af00 <__assert_fail@plt+0x198f8>
   2a184:	ldr	r1, [fp, #-12]
   2a188:	cmp	r1, r0
   2a18c:	blt	2a1a4 <__assert_fail@plt+0x18b9c>
   2a190:	b	2a1b0 <__assert_fail@plt+0x18ba8>
   2a194:	ldr	r0, [fp, #-12]
   2a198:	movw	r1, #0
   2a19c:	cmp	r1, r0
   2a1a0:	bge	2a1b0 <__assert_fail@plt+0x18ba8>
   2a1a4:	movw	r0, #0
   2a1a8:	str	r0, [fp, #-36]	; 0xffffffdc
   2a1ac:	b	2a1c8 <__assert_fail@plt+0x18bc0>
   2a1b0:	ldr	r0, [pc, #3404]	; 2af04 <__assert_fail@plt+0x198fc>
   2a1b4:	ldr	r1, [fp, #-12]
   2a1b8:	movw	r2, #0
   2a1bc:	sub	r1, r2, r1
   2a1c0:	sdiv	r0, r0, r1
   2a1c4:	str	r0, [fp, #-36]	; 0xffffffdc
   2a1c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2a1cc:	ldr	r1, [fp, #-8]
   2a1d0:	ldr	r1, [r1]
   2a1d4:	mvn	r2, #0
   2a1d8:	sub	r1, r2, r1
   2a1dc:	cmp	r0, r1
   2a1e0:	ble	2a304 <__assert_fail@plt+0x18cfc>
   2a1e4:	b	2a31c <__assert_fail@plt+0x18d14>
   2a1e8:	ldr	r0, [fp, #-12]
   2a1ec:	cmn	r0, #1
   2a1f0:	bne	2a244 <__assert_fail@plt+0x18c3c>
   2a1f4:	b	2a1f8 <__assert_fail@plt+0x18bf0>
   2a1f8:	ldr	r0, [fp, #-8]
   2a1fc:	ldr	r0, [r0]
   2a200:	add	r0, r0, #-2147483648	; 0x80000000
   2a204:	movw	r1, #0
   2a208:	cmp	r1, r0
   2a20c:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a210:	b	2a31c <__assert_fail@plt+0x18d14>
   2a214:	ldr	r0, [fp, #-8]
   2a218:	ldr	r0, [r0]
   2a21c:	movw	r1, #0
   2a220:	cmp	r1, r0
   2a224:	bge	2a31c <__assert_fail@plt+0x18d14>
   2a228:	ldr	r0, [pc, #3284]	; 2af04 <__assert_fail@plt+0x198fc>
   2a22c:	ldr	r1, [fp, #-8]
   2a230:	ldr	r1, [r1]
   2a234:	sub	r1, r1, #1
   2a238:	cmp	r0, r1
   2a23c:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a240:	b	2a31c <__assert_fail@plt+0x18d14>
   2a244:	ldr	r0, [pc, #3260]	; 2af08 <__assert_fail@plt+0x19900>
   2a248:	ldr	r1, [fp, #-12]
   2a24c:	sdiv	r0, r0, r1
   2a250:	ldr	r1, [fp, #-8]
   2a254:	ldr	r1, [r1]
   2a258:	cmp	r0, r1
   2a25c:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a260:	b	2a31c <__assert_fail@plt+0x18d14>
   2a264:	ldr	r0, [fp, #-12]
   2a268:	cmp	r0, #0
   2a26c:	bne	2a274 <__assert_fail@plt+0x18c6c>
   2a270:	b	2a31c <__assert_fail@plt+0x18d14>
   2a274:	ldr	r0, [fp, #-8]
   2a278:	ldr	r0, [r0]
   2a27c:	cmp	r0, #0
   2a280:	bge	2a2e8 <__assert_fail@plt+0x18ce0>
   2a284:	ldr	r0, [fp, #-8]
   2a288:	ldr	r0, [r0]
   2a28c:	cmn	r0, #1
   2a290:	bne	2a2c8 <__assert_fail@plt+0x18cc0>
   2a294:	b	2a298 <__assert_fail@plt+0x18c90>
   2a298:	ldr	r0, [fp, #-12]
   2a29c:	add	r0, r0, #-2147483648	; 0x80000000
   2a2a0:	movw	r1, #0
   2a2a4:	cmp	r1, r0
   2a2a8:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a2ac:	b	2a31c <__assert_fail@plt+0x18d14>
   2a2b0:	ldr	r0, [pc, #3148]	; 2af04 <__assert_fail@plt+0x198fc>
   2a2b4:	ldr	r1, [fp, #-12]
   2a2b8:	sub	r1, r1, #1
   2a2bc:	cmp	r0, r1
   2a2c0:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a2c4:	b	2a31c <__assert_fail@plt+0x18d14>
   2a2c8:	ldr	r0, [pc, #3128]	; 2af08 <__assert_fail@plt+0x19900>
   2a2cc:	ldr	r1, [fp, #-8]
   2a2d0:	ldr	r1, [r1]
   2a2d4:	sdiv	r0, r0, r1
   2a2d8:	ldr	r1, [fp, #-12]
   2a2dc:	cmp	r0, r1
   2a2e0:	blt	2a304 <__assert_fail@plt+0x18cfc>
   2a2e4:	b	2a31c <__assert_fail@plt+0x18d14>
   2a2e8:	ldr	r0, [pc, #3092]	; 2af04 <__assert_fail@plt+0x198fc>
   2a2ec:	ldr	r1, [fp, #-12]
   2a2f0:	sdiv	r0, r0, r1
   2a2f4:	ldr	r1, [fp, #-8]
   2a2f8:	ldr	r1, [r1]
   2a2fc:	cmp	r0, r1
   2a300:	bge	2a31c <__assert_fail@plt+0x18d14>
   2a304:	ldr	r0, [fp, #-8]
   2a308:	ldr	r0, [r0]
   2a30c:	ldr	r1, [fp, #-12]
   2a310:	mul	r0, r0, r1
   2a314:	str	r0, [fp, #-16]
   2a318:	b	2aea8 <__assert_fail@plt+0x198a0>
   2a31c:	ldr	r0, [fp, #-8]
   2a320:	ldr	r0, [r0]
   2a324:	ldr	r1, [fp, #-12]
   2a328:	mul	r0, r0, r1
   2a32c:	str	r0, [fp, #-16]
   2a330:	b	2aee0 <__assert_fail@plt+0x198d8>
   2a334:	ldr	r0, [fp, #-12]
   2a338:	cmp	r0, #0
   2a33c:	bge	2a468 <__assert_fail@plt+0x18e60>
   2a340:	ldr	r0, [fp, #-8]
   2a344:	ldr	r0, [r0]
   2a348:	cmp	r0, #0
   2a34c:	bge	2a3e0 <__assert_fail@plt+0x18dd8>
   2a350:	b	2a374 <__assert_fail@plt+0x18d6c>
   2a354:	ldr	r0, [fp, #-8]
   2a358:	ldr	r0, [r0]
   2a35c:	ldr	r1, [fp, #-12]
   2a360:	mvn	r2, #0
   2a364:	udiv	r1, r2, r1
   2a368:	cmp	r0, r1
   2a36c:	bcc	2a514 <__assert_fail@plt+0x18f0c>
   2a370:	b	2a52c <__assert_fail@plt+0x18f24>
   2a374:	b	2a378 <__assert_fail@plt+0x18d70>
   2a378:	ldr	r0, [pc, #2944]	; 2af00 <__assert_fail@plt+0x198f8>
   2a37c:	ldr	r1, [fp, #-12]
   2a380:	cmp	r1, r0
   2a384:	blt	2a39c <__assert_fail@plt+0x18d94>
   2a388:	b	2a3a8 <__assert_fail@plt+0x18da0>
   2a38c:	ldr	r0, [fp, #-12]
   2a390:	movw	r1, #0
   2a394:	cmp	r1, r0
   2a398:	bge	2a3a8 <__assert_fail@plt+0x18da0>
   2a39c:	movw	r0, #1
   2a3a0:	str	r0, [fp, #-40]	; 0xffffffd8
   2a3a4:	b	2a3c0 <__assert_fail@plt+0x18db8>
   2a3a8:	ldr	r0, [fp, #-12]
   2a3ac:	movw	r1, #0
   2a3b0:	sub	r0, r1, r0
   2a3b4:	mvn	r1, #0
   2a3b8:	udiv	r0, r1, r0
   2a3bc:	str	r0, [fp, #-40]	; 0xffffffd8
   2a3c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2a3c4:	ldr	r1, [fp, #-8]
   2a3c8:	ldr	r1, [r1]
   2a3cc:	mvn	r2, #0
   2a3d0:	sub	r1, r2, r1
   2a3d4:	cmp	r0, r1
   2a3d8:	bls	2a514 <__assert_fail@plt+0x18f0c>
   2a3dc:	b	2a52c <__assert_fail@plt+0x18f24>
   2a3e0:	b	2a3e4 <__assert_fail@plt+0x18ddc>
   2a3e4:	b	2a448 <__assert_fail@plt+0x18e40>
   2a3e8:	b	2a448 <__assert_fail@plt+0x18e40>
   2a3ec:	ldr	r0, [fp, #-12]
   2a3f0:	cmn	r0, #1
   2a3f4:	bne	2a448 <__assert_fail@plt+0x18e40>
   2a3f8:	b	2a3fc <__assert_fail@plt+0x18df4>
   2a3fc:	ldr	r0, [fp, #-8]
   2a400:	ldr	r0, [r0]
   2a404:	add	r0, r0, #0
   2a408:	movw	r1, #0
   2a40c:	cmp	r1, r0
   2a410:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a414:	b	2a52c <__assert_fail@plt+0x18f24>
   2a418:	ldr	r0, [fp, #-8]
   2a41c:	ldr	r0, [r0]
   2a420:	movw	r1, #0
   2a424:	cmp	r1, r0
   2a428:	bge	2a52c <__assert_fail@plt+0x18f24>
   2a42c:	ldr	r0, [fp, #-8]
   2a430:	ldr	r0, [r0]
   2a434:	sub	r0, r0, #1
   2a438:	mvn	r1, #0
   2a43c:	cmp	r1, r0
   2a440:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a444:	b	2a52c <__assert_fail@plt+0x18f24>
   2a448:	ldr	r0, [fp, #-12]
   2a44c:	movw	r1, #0
   2a450:	sdiv	r0, r1, r0
   2a454:	ldr	r1, [fp, #-8]
   2a458:	ldr	r1, [r1]
   2a45c:	cmp	r0, r1
   2a460:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a464:	b	2a52c <__assert_fail@plt+0x18f24>
   2a468:	ldr	r0, [fp, #-12]
   2a46c:	cmp	r0, #0
   2a470:	bne	2a478 <__assert_fail@plt+0x18e70>
   2a474:	b	2a52c <__assert_fail@plt+0x18f24>
   2a478:	ldr	r0, [fp, #-8]
   2a47c:	ldr	r0, [r0]
   2a480:	cmp	r0, #0
   2a484:	bge	2a4f8 <__assert_fail@plt+0x18ef0>
   2a488:	b	2a48c <__assert_fail@plt+0x18e84>
   2a48c:	b	2a4d8 <__assert_fail@plt+0x18ed0>
   2a490:	b	2a4d8 <__assert_fail@plt+0x18ed0>
   2a494:	ldr	r0, [fp, #-8]
   2a498:	ldr	r0, [r0]
   2a49c:	cmn	r0, #1
   2a4a0:	bne	2a4d8 <__assert_fail@plt+0x18ed0>
   2a4a4:	b	2a4a8 <__assert_fail@plt+0x18ea0>
   2a4a8:	ldr	r0, [fp, #-12]
   2a4ac:	add	r0, r0, #0
   2a4b0:	movw	r1, #0
   2a4b4:	cmp	r1, r0
   2a4b8:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a4bc:	b	2a52c <__assert_fail@plt+0x18f24>
   2a4c0:	ldr	r0, [fp, #-12]
   2a4c4:	sub	r0, r0, #1
   2a4c8:	mvn	r1, #0
   2a4cc:	cmp	r1, r0
   2a4d0:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a4d4:	b	2a52c <__assert_fail@plt+0x18f24>
   2a4d8:	ldr	r0, [fp, #-8]
   2a4dc:	ldr	r0, [r0]
   2a4e0:	movw	r1, #0
   2a4e4:	sdiv	r0, r1, r0
   2a4e8:	ldr	r1, [fp, #-12]
   2a4ec:	cmp	r0, r1
   2a4f0:	blt	2a514 <__assert_fail@plt+0x18f0c>
   2a4f4:	b	2a52c <__assert_fail@plt+0x18f24>
   2a4f8:	ldr	r0, [fp, #-12]
   2a4fc:	mvn	r1, #0
   2a500:	udiv	r0, r1, r0
   2a504:	ldr	r1, [fp, #-8]
   2a508:	ldr	r1, [r1]
   2a50c:	cmp	r0, r1
   2a510:	bcs	2a52c <__assert_fail@plt+0x18f24>
   2a514:	ldr	r0, [fp, #-8]
   2a518:	ldr	r0, [r0]
   2a51c:	ldr	r1, [fp, #-12]
   2a520:	mul	r0, r0, r1
   2a524:	str	r0, [fp, #-16]
   2a528:	b	2aea8 <__assert_fail@plt+0x198a0>
   2a52c:	ldr	r0, [fp, #-8]
   2a530:	ldr	r0, [r0]
   2a534:	ldr	r1, [fp, #-12]
   2a538:	mul	r0, r0, r1
   2a53c:	str	r0, [fp, #-16]
   2a540:	b	2aee0 <__assert_fail@plt+0x198d8>
   2a544:	b	2a548 <__assert_fail@plt+0x18f40>
   2a548:	b	2a54c <__assert_fail@plt+0x18f44>
   2a54c:	ldr	r0, [fp, #-12]
   2a550:	cmp	r0, #0
   2a554:	bge	2a674 <__assert_fail@plt+0x1906c>
   2a558:	ldr	r0, [fp, #-8]
   2a55c:	ldr	r0, [r0]
   2a560:	cmp	r0, #0
   2a564:	bge	2a5f8 <__assert_fail@plt+0x18ff0>
   2a568:	b	2a56c <__assert_fail@plt+0x18f64>
   2a56c:	ldr	r0, [pc, #2448]	; 2af04 <__assert_fail@plt+0x198fc>
   2a570:	ldr	r1, [fp, #-8]
   2a574:	ldr	r1, [r1]
   2a578:	ldr	r2, [fp, #-12]
   2a57c:	sdiv	r0, r0, r2
   2a580:	cmp	r1, r0
   2a584:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a588:	b	2a72c <__assert_fail@plt+0x19124>
   2a58c:	b	2a590 <__assert_fail@plt+0x18f88>
   2a590:	ldr	r0, [pc, #2408]	; 2af00 <__assert_fail@plt+0x198f8>
   2a594:	ldr	r1, [fp, #-12]
   2a598:	cmp	r1, r0
   2a59c:	blt	2a5b4 <__assert_fail@plt+0x18fac>
   2a5a0:	b	2a5c0 <__assert_fail@plt+0x18fb8>
   2a5a4:	ldr	r0, [fp, #-12]
   2a5a8:	movw	r1, #0
   2a5ac:	cmp	r1, r0
   2a5b0:	bge	2a5c0 <__assert_fail@plt+0x18fb8>
   2a5b4:	movw	r0, #0
   2a5b8:	str	r0, [fp, #-44]	; 0xffffffd4
   2a5bc:	b	2a5d8 <__assert_fail@plt+0x18fd0>
   2a5c0:	ldr	r0, [pc, #2364]	; 2af04 <__assert_fail@plt+0x198fc>
   2a5c4:	ldr	r1, [fp, #-12]
   2a5c8:	movw	r2, #0
   2a5cc:	sub	r1, r2, r1
   2a5d0:	sdiv	r0, r0, r1
   2a5d4:	str	r0, [fp, #-44]	; 0xffffffd4
   2a5d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a5dc:	ldr	r1, [fp, #-8]
   2a5e0:	ldr	r1, [r1]
   2a5e4:	mvn	r2, #0
   2a5e8:	sub	r1, r2, r1
   2a5ec:	cmp	r0, r1
   2a5f0:	ble	2a714 <__assert_fail@plt+0x1910c>
   2a5f4:	b	2a72c <__assert_fail@plt+0x19124>
   2a5f8:	ldr	r0, [fp, #-12]
   2a5fc:	cmn	r0, #1
   2a600:	bne	2a654 <__assert_fail@plt+0x1904c>
   2a604:	b	2a608 <__assert_fail@plt+0x19000>
   2a608:	ldr	r0, [fp, #-8]
   2a60c:	ldr	r0, [r0]
   2a610:	add	r0, r0, #-2147483648	; 0x80000000
   2a614:	movw	r1, #0
   2a618:	cmp	r1, r0
   2a61c:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a620:	b	2a72c <__assert_fail@plt+0x19124>
   2a624:	ldr	r0, [fp, #-8]
   2a628:	ldr	r0, [r0]
   2a62c:	movw	r1, #0
   2a630:	cmp	r1, r0
   2a634:	bge	2a72c <__assert_fail@plt+0x19124>
   2a638:	ldr	r0, [pc, #2244]	; 2af04 <__assert_fail@plt+0x198fc>
   2a63c:	ldr	r1, [fp, #-8]
   2a640:	ldr	r1, [r1]
   2a644:	sub	r1, r1, #1
   2a648:	cmp	r0, r1
   2a64c:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a650:	b	2a72c <__assert_fail@plt+0x19124>
   2a654:	ldr	r0, [pc, #2220]	; 2af08 <__assert_fail@plt+0x19900>
   2a658:	ldr	r1, [fp, #-12]
   2a65c:	sdiv	r0, r0, r1
   2a660:	ldr	r1, [fp, #-8]
   2a664:	ldr	r1, [r1]
   2a668:	cmp	r0, r1
   2a66c:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a670:	b	2a72c <__assert_fail@plt+0x19124>
   2a674:	ldr	r0, [fp, #-12]
   2a678:	cmp	r0, #0
   2a67c:	bne	2a684 <__assert_fail@plt+0x1907c>
   2a680:	b	2a72c <__assert_fail@plt+0x19124>
   2a684:	ldr	r0, [fp, #-8]
   2a688:	ldr	r0, [r0]
   2a68c:	cmp	r0, #0
   2a690:	bge	2a6f8 <__assert_fail@plt+0x190f0>
   2a694:	ldr	r0, [fp, #-8]
   2a698:	ldr	r0, [r0]
   2a69c:	cmn	r0, #1
   2a6a0:	bne	2a6d8 <__assert_fail@plt+0x190d0>
   2a6a4:	b	2a6a8 <__assert_fail@plt+0x190a0>
   2a6a8:	ldr	r0, [fp, #-12]
   2a6ac:	add	r0, r0, #-2147483648	; 0x80000000
   2a6b0:	movw	r1, #0
   2a6b4:	cmp	r1, r0
   2a6b8:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a6bc:	b	2a72c <__assert_fail@plt+0x19124>
   2a6c0:	ldr	r0, [pc, #2108]	; 2af04 <__assert_fail@plt+0x198fc>
   2a6c4:	ldr	r1, [fp, #-12]
   2a6c8:	sub	r1, r1, #1
   2a6cc:	cmp	r0, r1
   2a6d0:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a6d4:	b	2a72c <__assert_fail@plt+0x19124>
   2a6d8:	ldr	r0, [pc, #2088]	; 2af08 <__assert_fail@plt+0x19900>
   2a6dc:	ldr	r1, [fp, #-8]
   2a6e0:	ldr	r1, [r1]
   2a6e4:	sdiv	r0, r0, r1
   2a6e8:	ldr	r1, [fp, #-12]
   2a6ec:	cmp	r0, r1
   2a6f0:	blt	2a714 <__assert_fail@plt+0x1910c>
   2a6f4:	b	2a72c <__assert_fail@plt+0x19124>
   2a6f8:	ldr	r0, [pc, #2052]	; 2af04 <__assert_fail@plt+0x198fc>
   2a6fc:	ldr	r1, [fp, #-12]
   2a700:	sdiv	r0, r0, r1
   2a704:	ldr	r1, [fp, #-8]
   2a708:	ldr	r1, [r1]
   2a70c:	cmp	r0, r1
   2a710:	bge	2a72c <__assert_fail@plt+0x19124>
   2a714:	ldr	r0, [fp, #-8]
   2a718:	ldr	r0, [r0]
   2a71c:	ldr	r1, [fp, #-12]
   2a720:	mul	r0, r0, r1
   2a724:	str	r0, [fp, #-16]
   2a728:	b	2aea8 <__assert_fail@plt+0x198a0>
   2a72c:	ldr	r0, [fp, #-8]
   2a730:	ldr	r0, [r0]
   2a734:	ldr	r1, [fp, #-12]
   2a738:	mul	r0, r0, r1
   2a73c:	str	r0, [fp, #-16]
   2a740:	b	2aee0 <__assert_fail@plt+0x198d8>
   2a744:	ldr	r0, [fp, #-12]
   2a748:	cmp	r0, #0
   2a74c:	bge	2a878 <__assert_fail@plt+0x19270>
   2a750:	ldr	r0, [fp, #-8]
   2a754:	ldr	r0, [r0]
   2a758:	cmp	r0, #0
   2a75c:	bge	2a7f0 <__assert_fail@plt+0x191e8>
   2a760:	b	2a784 <__assert_fail@plt+0x1917c>
   2a764:	ldr	r0, [fp, #-8]
   2a768:	ldr	r0, [r0]
   2a76c:	ldr	r1, [fp, #-12]
   2a770:	mvn	r2, #0
   2a774:	udiv	r1, r2, r1
   2a778:	cmp	r0, r1
   2a77c:	bcc	2a928 <__assert_fail@plt+0x19320>
   2a780:	b	2a940 <__assert_fail@plt+0x19338>
   2a784:	b	2a788 <__assert_fail@plt+0x19180>
   2a788:	ldr	r0, [pc, #1904]	; 2af00 <__assert_fail@plt+0x198f8>
   2a78c:	ldr	r1, [fp, #-12]
   2a790:	cmp	r1, r0
   2a794:	blt	2a7ac <__assert_fail@plt+0x191a4>
   2a798:	b	2a7b8 <__assert_fail@plt+0x191b0>
   2a79c:	ldr	r0, [fp, #-12]
   2a7a0:	movw	r1, #0
   2a7a4:	cmp	r1, r0
   2a7a8:	bge	2a7b8 <__assert_fail@plt+0x191b0>
   2a7ac:	movw	r0, #1
   2a7b0:	str	r0, [fp, #-48]	; 0xffffffd0
   2a7b4:	b	2a7d0 <__assert_fail@plt+0x191c8>
   2a7b8:	ldr	r0, [fp, #-12]
   2a7bc:	movw	r1, #0
   2a7c0:	sub	r0, r1, r0
   2a7c4:	mvn	r1, #0
   2a7c8:	udiv	r0, r1, r0
   2a7cc:	str	r0, [fp, #-48]	; 0xffffffd0
   2a7d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a7d4:	ldr	r1, [fp, #-8]
   2a7d8:	ldr	r1, [r1]
   2a7dc:	mvn	r2, #0
   2a7e0:	sub	r1, r2, r1
   2a7e4:	cmp	r0, r1
   2a7e8:	bls	2a928 <__assert_fail@plt+0x19320>
   2a7ec:	b	2a940 <__assert_fail@plt+0x19338>
   2a7f0:	b	2a7f4 <__assert_fail@plt+0x191ec>
   2a7f4:	b	2a858 <__assert_fail@plt+0x19250>
   2a7f8:	b	2a858 <__assert_fail@plt+0x19250>
   2a7fc:	ldr	r0, [fp, #-12]
   2a800:	cmn	r0, #1
   2a804:	bne	2a858 <__assert_fail@plt+0x19250>
   2a808:	b	2a80c <__assert_fail@plt+0x19204>
   2a80c:	ldr	r0, [fp, #-8]
   2a810:	ldr	r0, [r0]
   2a814:	add	r0, r0, #0
   2a818:	movw	r1, #0
   2a81c:	cmp	r1, r0
   2a820:	blt	2a928 <__assert_fail@plt+0x19320>
   2a824:	b	2a940 <__assert_fail@plt+0x19338>
   2a828:	ldr	r0, [fp, #-8]
   2a82c:	ldr	r0, [r0]
   2a830:	movw	r1, #0
   2a834:	cmp	r1, r0
   2a838:	bge	2a940 <__assert_fail@plt+0x19338>
   2a83c:	ldr	r0, [fp, #-8]
   2a840:	ldr	r0, [r0]
   2a844:	sub	r0, r0, #1
   2a848:	mvn	r1, #0
   2a84c:	cmp	r1, r0
   2a850:	blt	2a928 <__assert_fail@plt+0x19320>
   2a854:	b	2a940 <__assert_fail@plt+0x19338>
   2a858:	ldr	r0, [fp, #-12]
   2a85c:	movw	r1, #0
   2a860:	sdiv	r0, r1, r0
   2a864:	ldr	r1, [fp, #-8]
   2a868:	ldr	r1, [r1]
   2a86c:	cmp	r0, r1
   2a870:	blt	2a928 <__assert_fail@plt+0x19320>
   2a874:	b	2a940 <__assert_fail@plt+0x19338>
   2a878:	ldr	r0, [fp, #-12]
   2a87c:	cmp	r0, #0
   2a880:	bne	2a888 <__assert_fail@plt+0x19280>
   2a884:	b	2a940 <__assert_fail@plt+0x19338>
   2a888:	ldr	r0, [fp, #-8]
   2a88c:	ldr	r0, [r0]
   2a890:	cmp	r0, #0
   2a894:	bge	2a90c <__assert_fail@plt+0x19304>
   2a898:	b	2a89c <__assert_fail@plt+0x19294>
   2a89c:	b	2a8ec <__assert_fail@plt+0x192e4>
   2a8a0:	b	2a8ec <__assert_fail@plt+0x192e4>
   2a8a4:	ldr	r0, [fp, #-8]
   2a8a8:	ldr	r0, [r0]
   2a8ac:	cmn	r0, #1
   2a8b0:	bne	2a8ec <__assert_fail@plt+0x192e4>
   2a8b4:	b	2a8b8 <__assert_fail@plt+0x192b0>
   2a8b8:	ldr	r0, [fp, #-12]
   2a8bc:	add	r0, r0, #0
   2a8c0:	movw	r1, #0
   2a8c4:	cmp	r1, r0
   2a8c8:	blt	2a928 <__assert_fail@plt+0x19320>
   2a8cc:	b	2a940 <__assert_fail@plt+0x19338>
   2a8d0:	ldr	r0, [fp, #-12]
   2a8d4:	sub	r0, r0, #1
   2a8d8:	mvn	r1, #0
   2a8dc:	cmp	r1, r0
   2a8e0:	blt	2a928 <__assert_fail@plt+0x19320>
   2a8e4:	b	2a940 <__assert_fail@plt+0x19338>
   2a8e8:	andhi	r0, r0, r1
   2a8ec:	ldr	r0, [fp, #-8]
   2a8f0:	ldr	r0, [r0]
   2a8f4:	movw	r1, #0
   2a8f8:	sdiv	r0, r1, r0
   2a8fc:	ldr	r1, [fp, #-12]
   2a900:	cmp	r0, r1
   2a904:	blt	2a928 <__assert_fail@plt+0x19320>
   2a908:	b	2a940 <__assert_fail@plt+0x19338>
   2a90c:	ldr	r0, [fp, #-12]
   2a910:	mvn	r1, #0
   2a914:	udiv	r0, r1, r0
   2a918:	ldr	r1, [fp, #-8]
   2a91c:	ldr	r1, [r1]
   2a920:	cmp	r0, r1
   2a924:	bcs	2a940 <__assert_fail@plt+0x19338>
   2a928:	ldr	r0, [fp, #-8]
   2a92c:	ldr	r0, [r0]
   2a930:	ldr	r1, [fp, #-12]
   2a934:	mul	r0, r0, r1
   2a938:	str	r0, [fp, #-16]
   2a93c:	b	2aea8 <__assert_fail@plt+0x198a0>
   2a940:	ldr	r0, [fp, #-8]
   2a944:	ldr	r0, [r0]
   2a948:	ldr	r1, [fp, #-12]
   2a94c:	mul	r0, r0, r1
   2a950:	str	r0, [fp, #-16]
   2a954:	b	2aee0 <__assert_fail@plt+0x198d8>
   2a958:	b	2a95c <__assert_fail@plt+0x19354>
   2a95c:	ldr	r0, [fp, #-12]
   2a960:	cmp	r0, #0
   2a964:	bge	2ab04 <__assert_fail@plt+0x194fc>
   2a968:	ldr	r0, [fp, #-8]
   2a96c:	ldr	r0, [r0]
   2a970:	cmp	r0, #0
   2a974:	bge	2aa64 <__assert_fail@plt+0x1945c>
   2a978:	b	2a97c <__assert_fail@plt+0x19374>
   2a97c:	ldr	r0, [fp, #-8]
   2a980:	ldr	r0, [r0]
   2a984:	ldr	r1, [fp, #-12]
   2a988:	asr	r3, r1, #31
   2a98c:	mvn	r2, #0
   2a990:	mvn	ip, #-2147483648	; 0x80000000
   2a994:	str	r0, [fp, #-52]	; 0xffffffcc
   2a998:	mov	r0, r2
   2a99c:	str	r1, [fp, #-56]	; 0xffffffc8
   2a9a0:	mov	r1, ip
   2a9a4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2a9a8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2a9ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2a9b0:	subs	r0, r2, r0
   2a9b4:	rscs	r1, r1, r2, asr #31
   2a9b8:	str	r0, [fp, #-60]	; 0xffffffc4
   2a9bc:	str	r1, [fp, #-64]	; 0xffffffc0
   2a9c0:	blt	2abf4 <__assert_fail@plt+0x195ec>
   2a9c4:	b	2ac0c <__assert_fail@plt+0x19604>
   2a9c8:	b	2a9cc <__assert_fail@plt+0x193c4>
   2a9cc:	ldr	r0, [pc, #1324]	; 2af00 <__assert_fail@plt+0x198f8>
   2a9d0:	ldr	r1, [fp, #-12]
   2a9d4:	cmp	r1, r0
   2a9d8:	blt	2a9f0 <__assert_fail@plt+0x193e8>
   2a9dc:	b	2aa04 <__assert_fail@plt+0x193fc>
   2a9e0:	ldr	r0, [fp, #-12]
   2a9e4:	movw	r1, #0
   2a9e8:	cmp	r1, r0
   2a9ec:	bge	2aa04 <__assert_fail@plt+0x193fc>
   2a9f0:	mov	r0, #0
   2a9f4:	mvn	r1, #0
   2a9f8:	str	r1, [fp, #-68]	; 0xffffffbc
   2a9fc:	str	r0, [fp, #-72]	; 0xffffffb8
   2aa00:	b	2aa38 <__assert_fail@plt+0x19430>
   2aa04:	ldr	r0, [fp, #-12]
   2aa08:	rsb	r0, r0, #0
   2aa0c:	asr	r3, r0, #31
   2aa10:	mvn	r1, #0
   2aa14:	mvn	r2, #-2147483648	; 0x80000000
   2aa18:	str	r0, [fp, #-76]	; 0xffffffb4
   2aa1c:	mov	r0, r1
   2aa20:	mov	r1, r2
   2aa24:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2aa28:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2aa2c:	str	r0, [fp, #-68]	; 0xffffffbc
   2aa30:	str	r1, [fp, #-72]	; 0xffffffb8
   2aa34:	b	2aa38 <__assert_fail@plt+0x19430>
   2aa38:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2aa3c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2aa40:	ldr	r2, [fp, #-8]
   2aa44:	ldr	r2, [r2]
   2aa48:	mvn	r2, r2
   2aa4c:	subs	r1, r2, r1
   2aa50:	rscs	r0, r0, r2, asr #31
   2aa54:	str	r1, [fp, #-80]	; 0xffffffb0
   2aa58:	str	r0, [fp, #-84]	; 0xffffffac
   2aa5c:	bge	2abf4 <__assert_fail@plt+0x195ec>
   2aa60:	b	2ac0c <__assert_fail@plt+0x19604>
   2aa64:	ldr	r0, [fp, #-12]
   2aa68:	cmn	r0, #1
   2aa6c:	bne	2aac0 <__assert_fail@plt+0x194b8>
   2aa70:	b	2aa74 <__assert_fail@plt+0x1946c>
   2aa74:	ldr	r0, [fp, #-8]
   2aa78:	ldr	r0, [r0]
   2aa7c:	mov	r1, #-2147483648	; 0x80000000
   2aa80:	add	r1, r1, r0, asr #31
   2aa84:	rsbs	r0, r0, #0
   2aa88:	rscs	r1, r1, #0
   2aa8c:	str	r0, [fp, #-88]	; 0xffffffa8
   2aa90:	str	r1, [sp, #92]	; 0x5c
   2aa94:	blt	2abf4 <__assert_fail@plt+0x195ec>
   2aa98:	b	2ac0c <__assert_fail@plt+0x19604>
   2aa9c:	ldr	r0, [fp, #-8]
   2aaa0:	ldr	r0, [r0]
   2aaa4:	movw	r1, #0
   2aaa8:	cmp	r1, r0
   2aaac:	bge	2ac0c <__assert_fail@plt+0x19604>
   2aab0:	mov	r0, #0
   2aab4:	cmp	r0, #0
   2aab8:	bne	2abf4 <__assert_fail@plt+0x195ec>
   2aabc:	b	2ac0c <__assert_fail@plt+0x19604>
   2aac0:	ldr	r0, [fp, #-12]
   2aac4:	asr	r3, r0, #31
   2aac8:	mov	r1, #0
   2aacc:	mov	r2, #-2147483648	; 0x80000000
   2aad0:	str	r0, [sp, #88]	; 0x58
   2aad4:	mov	r0, r1
   2aad8:	mov	r1, r2
   2aadc:	ldr	r2, [sp, #88]	; 0x58
   2aae0:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2aae4:	ldr	r2, [fp, #-8]
   2aae8:	ldr	r2, [r2]
   2aaec:	subs	r0, r0, r2
   2aaf0:	sbcs	r1, r1, r2, asr #31
   2aaf4:	str	r0, [sp, #84]	; 0x54
   2aaf8:	str	r1, [sp, #80]	; 0x50
   2aafc:	blt	2abf4 <__assert_fail@plt+0x195ec>
   2ab00:	b	2ac0c <__assert_fail@plt+0x19604>
   2ab04:	ldr	r0, [fp, #-12]
   2ab08:	cmp	r0, #0
   2ab0c:	bne	2ab14 <__assert_fail@plt+0x1950c>
   2ab10:	b	2ac0c <__assert_fail@plt+0x19604>
   2ab14:	ldr	r0, [fp, #-8]
   2ab18:	ldr	r0, [r0]
   2ab1c:	cmp	r0, #0
   2ab20:	bge	2abb0 <__assert_fail@plt+0x195a8>
   2ab24:	ldr	r0, [fp, #-8]
   2ab28:	ldr	r0, [r0]
   2ab2c:	cmn	r0, #1
   2ab30:	bne	2ab6c <__assert_fail@plt+0x19564>
   2ab34:	b	2ab38 <__assert_fail@plt+0x19530>
   2ab38:	ldr	r0, [fp, #-12]
   2ab3c:	mov	r1, #-2147483648	; 0x80000000
   2ab40:	add	r1, r1, r0, asr #31
   2ab44:	rsbs	r0, r0, #0
   2ab48:	rscs	r1, r1, #0
   2ab4c:	str	r0, [sp, #76]	; 0x4c
   2ab50:	str	r1, [sp, #72]	; 0x48
   2ab54:	blt	2abf4 <__assert_fail@plt+0x195ec>
   2ab58:	b	2ac0c <__assert_fail@plt+0x19604>
   2ab5c:	mov	r0, #0
   2ab60:	cmp	r0, #0
   2ab64:	bne	2abf4 <__assert_fail@plt+0x195ec>
   2ab68:	b	2ac0c <__assert_fail@plt+0x19604>
   2ab6c:	ldr	r0, [fp, #-8]
   2ab70:	ldr	r0, [r0]
   2ab74:	asr	r3, r0, #31
   2ab78:	mov	r1, #0
   2ab7c:	mov	r2, #-2147483648	; 0x80000000
   2ab80:	str	r0, [sp, #68]	; 0x44
   2ab84:	mov	r0, r1
   2ab88:	mov	r1, r2
   2ab8c:	ldr	r2, [sp, #68]	; 0x44
   2ab90:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2ab94:	ldr	r2, [fp, #-12]
   2ab98:	subs	r0, r0, r2
   2ab9c:	sbcs	r1, r1, r2, asr #31
   2aba0:	str	r0, [sp, #64]	; 0x40
   2aba4:	str	r1, [sp, #60]	; 0x3c
   2aba8:	blt	2abf4 <__assert_fail@plt+0x195ec>
   2abac:	b	2ac0c <__assert_fail@plt+0x19604>
   2abb0:	ldr	r0, [fp, #-12]
   2abb4:	asr	r3, r0, #31
   2abb8:	mvn	r1, #0
   2abbc:	mvn	r2, #-2147483648	; 0x80000000
   2abc0:	str	r0, [sp, #56]	; 0x38
   2abc4:	mov	r0, r1
   2abc8:	mov	r1, r2
   2abcc:	ldr	r2, [sp, #56]	; 0x38
   2abd0:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2abd4:	ldr	r2, [fp, #-8]
   2abd8:	ldr	r2, [r2]
   2abdc:	subs	r0, r0, r2
   2abe0:	sbcs	r1, r1, r2, asr #31
   2abe4:	str	r0, [sp, #52]	; 0x34
   2abe8:	str	r1, [sp, #48]	; 0x30
   2abec:	bge	2ac0c <__assert_fail@plt+0x19604>
   2abf0:	b	2abf4 <__assert_fail@plt+0x195ec>
   2abf4:	ldr	r0, [fp, #-8]
   2abf8:	ldr	r0, [r0]
   2abfc:	ldr	r1, [fp, #-12]
   2ac00:	mul	r0, r0, r1
   2ac04:	str	r0, [fp, #-16]
   2ac08:	b	2aea8 <__assert_fail@plt+0x198a0>
   2ac0c:	ldr	r0, [fp, #-8]
   2ac10:	ldr	r0, [r0]
   2ac14:	ldr	r1, [fp, #-12]
   2ac18:	mul	r0, r0, r1
   2ac1c:	str	r0, [fp, #-16]
   2ac20:	b	2aee0 <__assert_fail@plt+0x198d8>
   2ac24:	ldr	r0, [fp, #-12]
   2ac28:	cmp	r0, #0
   2ac2c:	bge	2ada8 <__assert_fail@plt+0x197a0>
   2ac30:	ldr	r0, [fp, #-8]
   2ac34:	ldr	r0, [r0]
   2ac38:	cmp	r0, #0
   2ac3c:	bge	2ad20 <__assert_fail@plt+0x19718>
   2ac40:	b	2ac8c <__assert_fail@plt+0x19684>
   2ac44:	ldr	r0, [fp, #-8]
   2ac48:	ldr	r0, [r0]
   2ac4c:	ldr	r1, [fp, #-12]
   2ac50:	asr	r3, r1, #31
   2ac54:	mvn	r2, #0
   2ac58:	str	r0, [sp, #44]	; 0x2c
   2ac5c:	mov	r0, r2
   2ac60:	str	r1, [sp, #40]	; 0x28
   2ac64:	mov	r1, r2
   2ac68:	ldr	r2, [sp, #40]	; 0x28
   2ac6c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ac70:	ldr	r2, [sp, #44]	; 0x2c
   2ac74:	subs	r0, r2, r0
   2ac78:	rscs	r1, r1, r2, asr #31
   2ac7c:	str	r0, [sp, #36]	; 0x24
   2ac80:	str	r1, [sp, #32]
   2ac84:	bcc	2ae78 <__assert_fail@plt+0x19870>
   2ac88:	b	2ae90 <__assert_fail@plt+0x19888>
   2ac8c:	b	2ac90 <__assert_fail@plt+0x19688>
   2ac90:	ldr	r0, [pc, #616]	; 2af00 <__assert_fail@plt+0x198f8>
   2ac94:	ldr	r1, [fp, #-12]
   2ac98:	cmp	r1, r0
   2ac9c:	blt	2acb4 <__assert_fail@plt+0x196ac>
   2aca0:	b	2acc8 <__assert_fail@plt+0x196c0>
   2aca4:	ldr	r0, [fp, #-12]
   2aca8:	movw	r1, #0
   2acac:	cmp	r1, r0
   2acb0:	bge	2acc8 <__assert_fail@plt+0x196c0>
   2acb4:	mov	r0, #1
   2acb8:	mvn	r1, #0
   2acbc:	str	r1, [sp, #28]
   2acc0:	str	r0, [sp, #24]
   2acc4:	b	2acf4 <__assert_fail@plt+0x196ec>
   2acc8:	ldr	r0, [fp, #-12]
   2accc:	rsb	r0, r0, #0
   2acd0:	asr	r3, r0, #31
   2acd4:	mvn	r1, #0
   2acd8:	str	r0, [sp, #20]
   2acdc:	mov	r0, r1
   2ace0:	ldr	r2, [sp, #20]
   2ace4:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ace8:	str	r0, [sp, #28]
   2acec:	str	r1, [sp, #24]
   2acf0:	b	2acf4 <__assert_fail@plt+0x196ec>
   2acf4:	ldr	r0, [sp, #24]
   2acf8:	ldr	r1, [sp, #28]
   2acfc:	ldr	r2, [fp, #-8]
   2ad00:	ldr	r2, [r2]
   2ad04:	mvn	r2, r2
   2ad08:	subs	r1, r2, r1
   2ad0c:	rscs	r0, r0, r2, asr #31
   2ad10:	str	r1, [sp, #16]
   2ad14:	str	r0, [sp, #12]
   2ad18:	bcs	2ae78 <__assert_fail@plt+0x19870>
   2ad1c:	b	2ae90 <__assert_fail@plt+0x19888>
   2ad20:	b	2ad24 <__assert_fail@plt+0x1971c>
   2ad24:	b	2ad88 <__assert_fail@plt+0x19780>
   2ad28:	b	2ad88 <__assert_fail@plt+0x19780>
   2ad2c:	ldr	r0, [fp, #-12]
   2ad30:	cmn	r0, #1
   2ad34:	bne	2ad88 <__assert_fail@plt+0x19780>
   2ad38:	b	2ad3c <__assert_fail@plt+0x19734>
   2ad3c:	ldr	r0, [fp, #-8]
   2ad40:	ldr	r0, [r0]
   2ad44:	add	r0, r0, #0
   2ad48:	movw	r1, #0
   2ad4c:	cmp	r1, r0
   2ad50:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ad54:	b	2ae90 <__assert_fail@plt+0x19888>
   2ad58:	ldr	r0, [fp, #-8]
   2ad5c:	ldr	r0, [r0]
   2ad60:	movw	r1, #0
   2ad64:	cmp	r1, r0
   2ad68:	bge	2ae90 <__assert_fail@plt+0x19888>
   2ad6c:	ldr	r0, [fp, #-8]
   2ad70:	ldr	r0, [r0]
   2ad74:	sub	r0, r0, #1
   2ad78:	mvn	r1, #0
   2ad7c:	cmp	r1, r0
   2ad80:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ad84:	b	2ae90 <__assert_fail@plt+0x19888>
   2ad88:	ldr	r0, [fp, #-12]
   2ad8c:	movw	r1, #0
   2ad90:	sdiv	r0, r1, r0
   2ad94:	ldr	r1, [fp, #-8]
   2ad98:	ldr	r1, [r1]
   2ad9c:	cmp	r0, r1
   2ada0:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ada4:	b	2ae90 <__assert_fail@plt+0x19888>
   2ada8:	ldr	r0, [fp, #-12]
   2adac:	cmp	r0, #0
   2adb0:	bne	2adbc <__assert_fail@plt+0x197b4>
   2adb4:	b	2ae90 <__assert_fail@plt+0x19888>
   2adb8:			; <UNDEFINED> instruction: 0xffff8000
   2adbc:	ldr	r0, [fp, #-8]
   2adc0:	ldr	r0, [r0]
   2adc4:	cmp	r0, #0
   2adc8:	bge	2ae3c <__assert_fail@plt+0x19834>
   2adcc:	b	2add0 <__assert_fail@plt+0x197c8>
   2add0:	b	2ae1c <__assert_fail@plt+0x19814>
   2add4:	b	2ae1c <__assert_fail@plt+0x19814>
   2add8:	ldr	r0, [fp, #-8]
   2addc:	ldr	r0, [r0]
   2ade0:	cmn	r0, #1
   2ade4:	bne	2ae1c <__assert_fail@plt+0x19814>
   2ade8:	b	2adec <__assert_fail@plt+0x197e4>
   2adec:	ldr	r0, [fp, #-12]
   2adf0:	add	r0, r0, #0
   2adf4:	movw	r1, #0
   2adf8:	cmp	r1, r0
   2adfc:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ae00:	b	2ae90 <__assert_fail@plt+0x19888>
   2ae04:	ldr	r0, [fp, #-12]
   2ae08:	sub	r0, r0, #1
   2ae0c:	mvn	r1, #0
   2ae10:	cmp	r1, r0
   2ae14:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ae18:	b	2ae90 <__assert_fail@plt+0x19888>
   2ae1c:	ldr	r0, [fp, #-8]
   2ae20:	ldr	r0, [r0]
   2ae24:	movw	r1, #0
   2ae28:	sdiv	r0, r1, r0
   2ae2c:	ldr	r1, [fp, #-12]
   2ae30:	cmp	r0, r1
   2ae34:	blt	2ae78 <__assert_fail@plt+0x19870>
   2ae38:	b	2ae90 <__assert_fail@plt+0x19888>
   2ae3c:	ldr	r0, [fp, #-12]
   2ae40:	asr	r3, r0, #31
   2ae44:	mvn	r1, #0
   2ae48:	str	r0, [sp, #8]
   2ae4c:	mov	r0, r1
   2ae50:	ldr	r2, [sp, #8]
   2ae54:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ae58:	ldr	r2, [fp, #-8]
   2ae5c:	ldr	r2, [r2]
   2ae60:	subs	r0, r0, r2
   2ae64:	sbcs	r1, r1, r2, asr #31
   2ae68:	str	r0, [sp, #4]
   2ae6c:	str	r1, [sp]
   2ae70:	bcs	2ae90 <__assert_fail@plt+0x19888>
   2ae74:	b	2ae78 <__assert_fail@plt+0x19870>
   2ae78:	ldr	r0, [fp, #-8]
   2ae7c:	ldr	r0, [r0]
   2ae80:	ldr	r1, [fp, #-12]
   2ae84:	mul	r0, r0, r1
   2ae88:	str	r0, [fp, #-16]
   2ae8c:	b	2aea8 <__assert_fail@plt+0x198a0>
   2ae90:	ldr	r0, [fp, #-8]
   2ae94:	ldr	r0, [r0]
   2ae98:	ldr	r1, [fp, #-12]
   2ae9c:	mul	r0, r0, r1
   2aea0:	str	r0, [fp, #-16]
   2aea4:	b	2aee0 <__assert_fail@plt+0x198d8>
   2aea8:	ldr	r0, [pc, #88]	; 2af08 <__assert_fail@plt+0x19900>
   2aeac:	ldr	r1, [pc, #80]	; 2af04 <__assert_fail@plt+0x198fc>
   2aeb0:	ldr	r2, [fp, #-8]
   2aeb4:	ldr	r2, [r2]
   2aeb8:	cmp	r2, #0
   2aebc:	movw	r2, #0
   2aec0:	movlt	r2, #1
   2aec4:	tst	r2, #1
   2aec8:	movne	r1, r0
   2aecc:	ldr	r0, [fp, #-8]
   2aed0:	str	r1, [r0]
   2aed4:	movw	r0, #1
   2aed8:	str	r0, [fp, #-4]
   2aedc:	b	2aef4 <__assert_fail@plt+0x198ec>
   2aee0:	ldr	r0, [fp, #-16]
   2aee4:	ldr	r1, [fp, #-8]
   2aee8:	str	r0, [r1]
   2aeec:	movw	r0, #0
   2aef0:	str	r0, [fp, #-4]
   2aef4:	ldr	r0, [fp, #-4]
   2aef8:	mov	sp, fp
   2aefc:	pop	{fp, pc}
   2af00:	andhi	r0, r0, r1
   2af04:	svcvc	0x00ffffff
   2af08:	andhi	r0, r0, r0
   2af0c:	push	{fp, lr}
   2af10:	mov	fp, sp
   2af14:	sub	sp, sp, #16
   2af18:	str	r0, [fp, #-4]
   2af1c:	str	r1, [sp, #8]
   2af20:	str	r2, [sp, #4]
   2af24:	movw	r0, #0
   2af28:	str	r0, [sp]
   2af2c:	ldr	r0, [sp, #4]
   2af30:	mvn	r1, #0
   2af34:	add	r1, r0, r1
   2af38:	str	r1, [sp, #4]
   2af3c:	cmp	r0, #0
   2af40:	beq	2af60 <__assert_fail@plt+0x19958>
   2af44:	ldr	r0, [fp, #-4]
   2af48:	ldr	r1, [sp, #8]
   2af4c:	bl	298a0 <__assert_fail@plt+0x18298>
   2af50:	ldr	r1, [sp]
   2af54:	orr	r0, r1, r0
   2af58:	str	r0, [sp]
   2af5c:	b	2af2c <__assert_fail@plt+0x19924>
   2af60:	ldr	r0, [sp]
   2af64:	mov	sp, fp
   2af68:	pop	{fp, pc}
   2af6c:	push	{fp, lr}
   2af70:	mov	fp, sp
   2af74:	sub	sp, sp, #32
   2af78:	ldr	ip, [fp, #8]
   2af7c:	str	r0, [fp, #-4]
   2af80:	str	r1, [fp, #-8]
   2af84:	strb	r2, [fp, #-9]
   2af88:	str	r3, [sp, #16]
   2af8c:	ldr	r0, [fp, #-4]
   2af90:	ldr	r1, [fp, #-8]
   2af94:	ldrb	r2, [fp, #-9]
   2af98:	ldr	r3, [sp, #16]
   2af9c:	ldr	lr, [fp, #8]
   2afa0:	movw	r4, #8588	; 0x218c
   2afa4:	movt	r4, #4
   2afa8:	ldr	r4, [r4]
   2afac:	and	r2, r2, #255	; 0xff
   2afb0:	str	lr, [sp]
   2afb4:	str	r4, [sp, #4]
   2afb8:	str	ip, [sp, #12]
   2afbc:	bl	2afc4 <__assert_fail@plt+0x199bc>
   2afc0:	bl	115e4 <abort@plt>
   2afc4:	push	{fp, lr}
   2afc8:	mov	fp, sp
   2afcc:	sub	sp, sp, #64	; 0x40
   2afd0:	ldr	ip, [fp, #12]
   2afd4:	ldr	lr, [fp, #8]
   2afd8:	str	r0, [fp, #-4]
   2afdc:	str	r1, [fp, #-8]
   2afe0:	strb	r2, [fp, #-9]
   2afe4:	str	r3, [fp, #-16]
   2afe8:	movw	r0, #5640	; 0x1608
   2afec:	movt	r0, #3
   2aff0:	str	r0, [fp, #-20]	; 0xffffffec
   2aff4:	ldr	r0, [fp, #-4]
   2aff8:	cmp	r0, #1
   2affc:	str	lr, [sp, #28]
   2b000:	str	ip, [sp, #24]
   2b004:	str	r0, [sp, #20]
   2b008:	beq	2b058 <__assert_fail@plt+0x19a50>
   2b00c:	b	2b010 <__assert_fail@plt+0x19a08>
   2b010:	ldr	r0, [sp, #20]
   2b014:	sub	r1, r0, #2
   2b018:	cmp	r1, #2
   2b01c:	bcc	2b048 <__assert_fail@plt+0x19a40>
   2b020:	b	2b024 <__assert_fail@plt+0x19a1c>
   2b024:	ldr	r0, [sp, #20]
   2b028:	cmp	r0, #4
   2b02c:	beq	2b038 <__assert_fail@plt+0x19a30>
   2b030:	b	2b034 <__assert_fail@plt+0x19a2c>
   2b034:	bl	115e4 <abort@plt>
   2b038:	movw	r0, #5643	; 0x160b
   2b03c:	movt	r0, #3
   2b040:	str	r0, [fp, #-24]	; 0xffffffe8
   2b044:	b	2b064 <__assert_fail@plt+0x19a5c>
   2b048:	movw	r0, #5670	; 0x1626
   2b04c:	movt	r0, #3
   2b050:	str	r0, [fp, #-24]	; 0xffffffe8
   2b054:	b	2b064 <__assert_fail@plt+0x19a5c>
   2b058:	movw	r0, #5707	; 0x164b
   2b05c:	movt	r0, #3
   2b060:	str	r0, [fp, #-24]	; 0xffffffe8
   2b064:	ldr	r0, [fp, #-8]
   2b068:	cmp	r0, #0
   2b06c:	bge	2b0a4 <__assert_fail@plt+0x19a9c>
   2b070:	sub	r0, fp, #30
   2b074:	ldr	r1, [fp, #-8]
   2b078:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b07c:	movw	r3, #0
   2b080:	sub	r1, r3, r1
   2b084:	add	r1, r2, r1
   2b088:	str	r1, [fp, #-20]	; 0xffffffec
   2b08c:	ldrb	r1, [fp, #-9]
   2b090:	strb	r1, [fp, #-30]	; 0xffffffe2
   2b094:	movw	r1, #0
   2b098:	strb	r1, [fp, #-29]	; 0xffffffe3
   2b09c:	str	r0, [fp, #-28]	; 0xffffffe4
   2b0a0:	b	2b0b8 <__assert_fail@plt+0x19ab0>
   2b0a4:	ldr	r0, [fp, #-16]
   2b0a8:	ldr	r1, [fp, #-8]
   2b0ac:	add	r0, r0, r1, lsl #4
   2b0b0:	ldr	r0, [r0]
   2b0b4:	str	r0, [fp, #-28]	; 0xffffffe4
   2b0b8:	ldr	r0, [fp, #12]
   2b0bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2b0c0:	str	r0, [sp, #16]
   2b0c4:	mov	r0, r1
   2b0c8:	bl	114a0 <gettext@plt>
   2b0cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b0d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b0d4:	ldr	lr, [fp, #8]
   2b0d8:	ldr	r2, [sp, #16]
   2b0dc:	str	r0, [sp, #12]
   2b0e0:	mov	r0, r2
   2b0e4:	movw	ip, #0
   2b0e8:	str	r1, [sp, #8]
   2b0ec:	mov	r1, ip
   2b0f0:	ldr	r2, [sp, #12]
   2b0f4:	ldr	ip, [sp, #8]
   2b0f8:	str	ip, [sp]
   2b0fc:	str	lr, [sp, #4]
   2b100:	bl	11428 <error@plt>
   2b104:	mov	sp, fp
   2b108:	pop	{fp, pc}
   2b10c:	push	{fp, lr}
   2b110:	mov	fp, sp
   2b114:	sub	sp, sp, #88	; 0x58
   2b118:	ldr	ip, [fp, #8]
   2b11c:	str	r0, [fp, #-8]
   2b120:	str	r1, [fp, #-12]
   2b124:	str	r2, [fp, #-16]
   2b128:	str	r3, [fp, #-20]	; 0xffffffec
   2b12c:	movw	r0, #0
   2b130:	str	r0, [sp, #44]	; 0x2c
   2b134:	ldr	r1, [fp, #-16]
   2b138:	cmp	r0, r1
   2b13c:	str	ip, [sp, #20]
   2b140:	bgt	2b154 <__assert_fail@plt+0x19b4c>
   2b144:	ldr	r0, [fp, #-16]
   2b148:	cmp	r0, #36	; 0x24
   2b14c:	bgt	2b154 <__assert_fail@plt+0x19b4c>
   2b150:	b	2b174 <__assert_fail@plt+0x19b6c>
   2b154:	movw	r0, #5437	; 0x153d
   2b158:	movt	r0, #3
   2b15c:	movw	r1, #5475	; 0x1563
   2b160:	movt	r1, #3
   2b164:	movw	r2, #85	; 0x55
   2b168:	movw	r3, #5736	; 0x1668
   2b16c:	movt	r3, #3
   2b170:	bl	11608 <__assert_fail@plt>
   2b174:	ldr	r0, [fp, #-12]
   2b178:	movw	r1, #0
   2b17c:	cmp	r0, r1
   2b180:	beq	2b190 <__assert_fail@plt+0x19b88>
   2b184:	ldr	r0, [fp, #-12]
   2b188:	str	r0, [sp, #16]
   2b18c:	b	2b19c <__assert_fail@plt+0x19b94>
   2b190:	sub	r0, fp, #24
   2b194:	str	r0, [sp, #16]
   2b198:	b	2b19c <__assert_fail@plt+0x19b94>
   2b19c:	ldr	r0, [sp, #16]
   2b1a0:	str	r0, [fp, #-28]	; 0xffffffe4
   2b1a4:	bl	114e8 <__errno_location@plt>
   2b1a8:	movw	lr, #0
   2b1ac:	str	lr, [r0]
   2b1b0:	ldr	r0, [fp, #-8]
   2b1b4:	str	r0, [sp, #40]	; 0x28
   2b1b8:	ldr	r0, [sp, #40]	; 0x28
   2b1bc:	ldrb	r0, [r0]
   2b1c0:	strb	r0, [sp, #39]	; 0x27
   2b1c4:	bl	11488 <__ctype_b_loc@plt>
   2b1c8:	ldr	r0, [r0]
   2b1cc:	ldrb	lr, [sp, #39]	; 0x27
   2b1d0:	mov	r1, lr
   2b1d4:	add	r0, r0, lr, lsl #1
   2b1d8:	ldrh	r0, [r0]
   2b1dc:	and	r0, r0, #8192	; 0x2000
   2b1e0:	cmp	r0, #0
   2b1e4:	str	r1, [sp, #12]
   2b1e8:	beq	2b204 <__assert_fail@plt+0x19bfc>
   2b1ec:	ldr	r0, [sp, #40]	; 0x28
   2b1f0:	add	r1, r0, #1
   2b1f4:	str	r1, [sp, #40]	; 0x28
   2b1f8:	ldrb	r0, [r0, #1]
   2b1fc:	strb	r0, [sp, #39]	; 0x27
   2b200:	b	2b1c4 <__assert_fail@plt+0x19bbc>
   2b204:	ldrb	r0, [sp, #39]	; 0x27
   2b208:	cmp	r0, #45	; 0x2d
   2b20c:	bne	2b21c <__assert_fail@plt+0x19c14>
   2b210:	movw	r0, #4
   2b214:	str	r0, [fp, #-4]
   2b218:	b	2b798 <__assert_fail@plt+0x1a190>
   2b21c:	ldr	r0, [fp, #-8]
   2b220:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b224:	ldr	r2, [fp, #-16]
   2b228:	bl	11518 <strtoumax@plt>
   2b22c:	str	r1, [fp, #-36]	; 0xffffffdc
   2b230:	str	r0, [fp, #-40]	; 0xffffffd8
   2b234:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b238:	ldr	r0, [r0]
   2b23c:	ldr	r1, [fp, #-8]
   2b240:	cmp	r0, r1
   2b244:	bne	2b2b0 <__assert_fail@plt+0x19ca8>
   2b248:	ldr	r0, [fp, #8]
   2b24c:	movw	r1, #0
   2b250:	cmp	r0, r1
   2b254:	beq	2b2a0 <__assert_fail@plt+0x19c98>
   2b258:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b25c:	ldr	r0, [r0]
   2b260:	ldrb	r0, [r0]
   2b264:	cmp	r0, #0
   2b268:	beq	2b2a0 <__assert_fail@plt+0x19c98>
   2b26c:	ldr	r0, [fp, #8]
   2b270:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b274:	ldr	r1, [r1]
   2b278:	ldrb	r1, [r1]
   2b27c:	bl	114b8 <strchr@plt>
   2b280:	movw	r1, #0
   2b284:	cmp	r0, r1
   2b288:	beq	2b2a0 <__assert_fail@plt+0x19c98>
   2b28c:	mov	r0, #0
   2b290:	str	r0, [fp, #-36]	; 0xffffffdc
   2b294:	mov	r0, #1
   2b298:	str	r0, [fp, #-40]	; 0xffffffd8
   2b29c:	b	2b2ac <__assert_fail@plt+0x19ca4>
   2b2a0:	movw	r0, #4
   2b2a4:	str	r0, [fp, #-4]
   2b2a8:	b	2b798 <__assert_fail@plt+0x1a190>
   2b2ac:	b	2b2e8 <__assert_fail@plt+0x19ce0>
   2b2b0:	bl	114e8 <__errno_location@plt>
   2b2b4:	ldr	r0, [r0]
   2b2b8:	cmp	r0, #0
   2b2bc:	beq	2b2e4 <__assert_fail@plt+0x19cdc>
   2b2c0:	bl	114e8 <__errno_location@plt>
   2b2c4:	ldr	r0, [r0]
   2b2c8:	cmp	r0, #34	; 0x22
   2b2cc:	beq	2b2dc <__assert_fail@plt+0x19cd4>
   2b2d0:	movw	r0, #4
   2b2d4:	str	r0, [fp, #-4]
   2b2d8:	b	2b798 <__assert_fail@plt+0x1a190>
   2b2dc:	movw	r0, #1
   2b2e0:	str	r0, [sp, #44]	; 0x2c
   2b2e4:	b	2b2e8 <__assert_fail@plt+0x19ce0>
   2b2e8:	ldr	r0, [fp, #8]
   2b2ec:	movw	r1, #0
   2b2f0:	cmp	r0, r1
   2b2f4:	bne	2b318 <__assert_fail@plt+0x19d10>
   2b2f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b2fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b300:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b304:	str	r1, [r2, #4]
   2b308:	str	r0, [r2]
   2b30c:	ldr	r0, [sp, #44]	; 0x2c
   2b310:	str	r0, [fp, #-4]
   2b314:	b	2b798 <__assert_fail@plt+0x1a190>
   2b318:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b31c:	ldr	r0, [r0]
   2b320:	ldrb	r0, [r0]
   2b324:	cmp	r0, #0
   2b328:	beq	2b77c <__assert_fail@plt+0x1a174>
   2b32c:	movw	r0, #1024	; 0x400
   2b330:	str	r0, [sp, #32]
   2b334:	movw	r0, #1
   2b338:	str	r0, [sp, #28]
   2b33c:	ldr	r0, [fp, #8]
   2b340:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b344:	ldr	r1, [r1]
   2b348:	ldrb	r1, [r1]
   2b34c:	bl	114b8 <strchr@plt>
   2b350:	movw	r1, #0
   2b354:	cmp	r0, r1
   2b358:	bne	2b380 <__assert_fail@plt+0x19d78>
   2b35c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b360:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b364:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b368:	str	r1, [r2, #4]
   2b36c:	str	r0, [r2]
   2b370:	ldr	r0, [sp, #44]	; 0x2c
   2b374:	orr	r0, r0, #2
   2b378:	str	r0, [fp, #-4]
   2b37c:	b	2b798 <__assert_fail@plt+0x1a190>
   2b380:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b384:	ldr	r0, [r0]
   2b388:	ldrb	r0, [r0]
   2b38c:	sub	r0, r0, #69	; 0x45
   2b390:	cmp	r0, #47	; 0x2f
   2b394:	str	r0, [sp, #8]
   2b398:	bhi	2b504 <__assert_fail@plt+0x19efc>
   2b39c:	add	r0, pc, #8
   2b3a0:	ldr	r1, [sp, #8]
   2b3a4:	ldr	r0, [r0, r1, lsl #2]
   2b3a8:	mov	pc, r0
   2b3ac:	andeq	fp, r2, ip, ror #8
   2b3b0:	andeq	fp, r2, r4, lsl #10
   2b3b4:	andeq	fp, r2, ip, ror #8
   2b3b8:	andeq	fp, r2, r4, lsl #10
   2b3bc:	andeq	fp, r2, r4, lsl #10
   2b3c0:	andeq	fp, r2, r4, lsl #10
   2b3c4:	andeq	fp, r2, ip, ror #8
   2b3c8:	andeq	fp, r2, r4, lsl #10
   2b3cc:	andeq	fp, r2, ip, ror #8
   2b3d0:	andeq	fp, r2, r4, lsl #10
   2b3d4:	andeq	fp, r2, r4, lsl #10
   2b3d8:	andeq	fp, r2, ip, ror #8
   2b3dc:	andeq	fp, r2, r4, lsl #10
   2b3e0:	andeq	fp, r2, r4, lsl #10
   2b3e4:	andeq	fp, r2, r4, lsl #10
   2b3e8:	andeq	fp, r2, ip, ror #8
   2b3ec:	andeq	fp, r2, r4, lsl #10
   2b3f0:	andeq	fp, r2, r4, lsl #10
   2b3f4:	andeq	fp, r2, r4, lsl #10
   2b3f8:	andeq	fp, r2, r4, lsl #10
   2b3fc:	andeq	fp, r2, ip, ror #8
   2b400:	andeq	fp, r2, ip, ror #8
   2b404:	andeq	fp, r2, r4, lsl #10
   2b408:	andeq	fp, r2, r4, lsl #10
   2b40c:	andeq	fp, r2, r4, lsl #10
   2b410:	andeq	fp, r2, r4, lsl #10
   2b414:	andeq	fp, r2, r4, lsl #10
   2b418:	andeq	fp, r2, r4, lsl #10
   2b41c:	andeq	fp, r2, r4, lsl #10
   2b420:	andeq	fp, r2, r4, lsl #10
   2b424:	andeq	fp, r2, r4, lsl #10
   2b428:	andeq	fp, r2, r4, lsl #10
   2b42c:	andeq	fp, r2, r4, lsl #10
   2b430:	andeq	fp, r2, r4, lsl #10
   2b434:	andeq	fp, r2, ip, ror #8
   2b438:	andeq	fp, r2, r4, lsl #10
   2b43c:	andeq	fp, r2, r4, lsl #10
   2b440:	andeq	fp, r2, r4, lsl #10
   2b444:	andeq	fp, r2, ip, ror #8
   2b448:	andeq	fp, r2, r4, lsl #10
   2b44c:	andeq	fp, r2, ip, ror #8
   2b450:	andeq	fp, r2, r4, lsl #10
   2b454:	andeq	fp, r2, r4, lsl #10
   2b458:	andeq	fp, r2, r4, lsl #10
   2b45c:	andeq	fp, r2, r4, lsl #10
   2b460:	andeq	fp, r2, r4, lsl #10
   2b464:	andeq	fp, r2, r4, lsl #10
   2b468:	andeq	fp, r2, ip, ror #8
   2b46c:	ldr	r0, [fp, #8]
   2b470:	movw	r1, #48	; 0x30
   2b474:	bl	114b8 <strchr@plt>
   2b478:	movw	r1, #0
   2b47c:	cmp	r0, r1
   2b480:	beq	2b500 <__assert_fail@plt+0x19ef8>
   2b484:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b488:	ldr	r0, [r0]
   2b48c:	ldrb	r0, [r0, #1]
   2b490:	mov	r1, r0
   2b494:	cmp	r0, #66	; 0x42
   2b498:	str	r1, [sp, #4]
   2b49c:	beq	2b4e8 <__assert_fail@plt+0x19ee0>
   2b4a0:	b	2b4a4 <__assert_fail@plt+0x19e9c>
   2b4a4:	ldr	r0, [sp, #4]
   2b4a8:	cmp	r0, #68	; 0x44
   2b4ac:	beq	2b4e8 <__assert_fail@plt+0x19ee0>
   2b4b0:	b	2b4b4 <__assert_fail@plt+0x19eac>
   2b4b4:	ldr	r0, [sp, #4]
   2b4b8:	cmp	r0, #105	; 0x69
   2b4bc:	bne	2b4fc <__assert_fail@plt+0x19ef4>
   2b4c0:	b	2b4c4 <__assert_fail@plt+0x19ebc>
   2b4c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b4c8:	ldr	r0, [r0]
   2b4cc:	ldrb	r0, [r0, #2]
   2b4d0:	cmp	r0, #66	; 0x42
   2b4d4:	bne	2b4e4 <__assert_fail@plt+0x19edc>
   2b4d8:	ldr	r0, [sp, #28]
   2b4dc:	add	r0, r0, #2
   2b4e0:	str	r0, [sp, #28]
   2b4e4:	b	2b4fc <__assert_fail@plt+0x19ef4>
   2b4e8:	movw	r0, #1000	; 0x3e8
   2b4ec:	str	r0, [sp, #32]
   2b4f0:	ldr	r0, [sp, #28]
   2b4f4:	add	r0, r0, #1
   2b4f8:	str	r0, [sp, #28]
   2b4fc:	b	2b500 <__assert_fail@plt+0x19ef8>
   2b500:	b	2b504 <__assert_fail@plt+0x19efc>
   2b504:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b508:	ldr	r0, [r0]
   2b50c:	ldrb	r0, [r0]
   2b510:	sub	r0, r0, #66	; 0x42
   2b514:	cmp	r0, #53	; 0x35
   2b518:	str	r0, [sp]
   2b51c:	bhi	2b710 <__assert_fail@plt+0x1a108>
   2b520:	add	r0, pc, #8
   2b524:	ldr	r1, [sp]
   2b528:	ldr	r0, [r0, r1, lsl #2]
   2b52c:	mov	pc, r0
   2b530:	andeq	fp, r2, ip, lsl r6
   2b534:	andeq	fp, r2, r0, lsl r7
   2b538:	andeq	fp, r2, r0, lsl r7
   2b53c:	andeq	fp, r2, ip, lsr r6
   2b540:	andeq	fp, r2, r0, lsl r7
   2b544:	andeq	fp, r2, r4, asr r6
   2b548:	andeq	fp, r2, r0, lsl r7
   2b54c:	andeq	fp, r2, r0, lsl r7
   2b550:	andeq	fp, r2, r0, lsl r7
   2b554:	andeq	fp, r2, ip, ror #12
   2b558:	andeq	fp, r2, r0, lsl r7
   2b55c:	andeq	fp, r2, r4, lsl #13
   2b560:	andeq	fp, r2, r0, lsl r7
   2b564:	andeq	fp, r2, r0, lsl r7
   2b568:	muleq	r2, ip, r6
   2b56c:	andeq	fp, r2, r0, lsl r7
   2b570:	andeq	fp, r2, r0, lsl r7
   2b574:	andeq	fp, r2, r0, lsl r7
   2b578:			; <UNDEFINED> instruction: 0x0002b6b4
   2b57c:	andeq	fp, r2, r0, lsl r7
   2b580:	andeq	fp, r2, r0, lsl r7
   2b584:	andeq	fp, r2, r0, lsl r7
   2b588:	andeq	fp, r2, r0, lsl r7
   2b58c:	andeq	fp, r2, r0, ror #13
   2b590:	strdeq	fp, [r2], -r8
   2b594:	andeq	fp, r2, r0, lsl r7
   2b598:	andeq	fp, r2, r0, lsl r7
   2b59c:	andeq	fp, r2, r0, lsl r7
   2b5a0:	andeq	fp, r2, r0, lsl r7
   2b5a4:	andeq	fp, r2, r0, lsl r7
   2b5a8:	andeq	fp, r2, r0, lsl r7
   2b5ac:	andeq	fp, r2, r0, lsl r7
   2b5b0:	andeq	fp, r2, r8, lsl #12
   2b5b4:	andeq	fp, r2, r0, lsr r6
   2b5b8:	andeq	fp, r2, r0, lsl r7
   2b5bc:	andeq	fp, r2, r0, lsl r7
   2b5c0:	andeq	fp, r2, r0, lsl r7
   2b5c4:	andeq	fp, r2, r4, asr r6
   2b5c8:	andeq	fp, r2, r0, lsl r7
   2b5cc:	andeq	fp, r2, r0, lsl r7
   2b5d0:	andeq	fp, r2, r0, lsl r7
   2b5d4:	andeq	fp, r2, ip, ror #12
   2b5d8:	andeq	fp, r2, r0, lsl r7
   2b5dc:	andeq	fp, r2, r4, lsl #13
   2b5e0:	andeq	fp, r2, r0, lsl r7
   2b5e4:	andeq	fp, r2, r0, lsl r7
   2b5e8:	andeq	fp, r2, r0, lsl r7
   2b5ec:	andeq	fp, r2, r0, lsl r7
   2b5f0:	andeq	fp, r2, r0, lsl r7
   2b5f4:	andeq	fp, r2, r0, lsl r7
   2b5f8:			; <UNDEFINED> instruction: 0x0002b6b4
   2b5fc:	andeq	fp, r2, r0, lsl r7
   2b600:	andeq	fp, r2, r0, lsl r7
   2b604:	andeq	fp, r2, ip, asr #13
   2b608:	sub	r0, fp, #40	; 0x28
   2b60c:	movw	r1, #512	; 0x200
   2b610:	bl	2b7a4 <__assert_fail@plt+0x1a19c>
   2b614:	str	r0, [sp, #24]
   2b618:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b61c:	sub	r0, fp, #40	; 0x28
   2b620:	movw	r1, #1024	; 0x400
   2b624:	bl	2b7a4 <__assert_fail@plt+0x1a19c>
   2b628:	str	r0, [sp, #24]
   2b62c:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b630:	movw	r0, #0
   2b634:	str	r0, [sp, #24]
   2b638:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b63c:	ldr	r1, [sp, #32]
   2b640:	sub	r0, fp, #40	; 0x28
   2b644:	movw	r2, #6
   2b648:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b64c:	str	r0, [sp, #24]
   2b650:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b654:	ldr	r1, [sp, #32]
   2b658:	sub	r0, fp, #40	; 0x28
   2b65c:	movw	r2, #3
   2b660:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b664:	str	r0, [sp, #24]
   2b668:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b66c:	ldr	r1, [sp, #32]
   2b670:	sub	r0, fp, #40	; 0x28
   2b674:	movw	r2, #1
   2b678:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b67c:	str	r0, [sp, #24]
   2b680:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b684:	ldr	r1, [sp, #32]
   2b688:	sub	r0, fp, #40	; 0x28
   2b68c:	movw	r2, #2
   2b690:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b694:	str	r0, [sp, #24]
   2b698:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b69c:	ldr	r1, [sp, #32]
   2b6a0:	sub	r0, fp, #40	; 0x28
   2b6a4:	movw	r2, #5
   2b6a8:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b6ac:	str	r0, [sp, #24]
   2b6b0:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b6b4:	ldr	r1, [sp, #32]
   2b6b8:	sub	r0, fp, #40	; 0x28
   2b6bc:	movw	r2, #4
   2b6c0:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b6c4:	str	r0, [sp, #24]
   2b6c8:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b6cc:	sub	r0, fp, #40	; 0x28
   2b6d0:	movw	r1, #2
   2b6d4:	bl	2b7a4 <__assert_fail@plt+0x1a19c>
   2b6d8:	str	r0, [sp, #24]
   2b6dc:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b6e0:	ldr	r1, [sp, #32]
   2b6e4:	sub	r0, fp, #40	; 0x28
   2b6e8:	movw	r2, #8
   2b6ec:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b6f0:	str	r0, [sp, #24]
   2b6f4:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b6f8:	ldr	r1, [sp, #32]
   2b6fc:	sub	r0, fp, #40	; 0x28
   2b700:	movw	r2, #7
   2b704:	bl	2d2ac <__assert_fail@plt+0x1bca4>
   2b708:	str	r0, [sp, #24]
   2b70c:	b	2b734 <__assert_fail@plt+0x1a12c>
   2b710:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b714:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b718:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b71c:	str	r1, [r2, #4]
   2b720:	str	r0, [r2]
   2b724:	ldr	r0, [sp, #44]	; 0x2c
   2b728:	orr	r0, r0, #2
   2b72c:	str	r0, [fp, #-4]
   2b730:	b	2b798 <__assert_fail@plt+0x1a190>
   2b734:	ldr	r0, [sp, #24]
   2b738:	ldr	r1, [sp, #44]	; 0x2c
   2b73c:	orr	r0, r1, r0
   2b740:	str	r0, [sp, #44]	; 0x2c
   2b744:	ldr	r0, [sp, #28]
   2b748:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2b74c:	ldr	r2, [r1]
   2b750:	add	r0, r2, r0
   2b754:	str	r0, [r1]
   2b758:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b75c:	ldr	r0, [r0]
   2b760:	ldrsb	r0, [r0]
   2b764:	cmp	r0, #0
   2b768:	beq	2b778 <__assert_fail@plt+0x1a170>
   2b76c:	ldr	r0, [sp, #44]	; 0x2c
   2b770:	orr	r0, r0, #2
   2b774:	str	r0, [sp, #44]	; 0x2c
   2b778:	b	2b77c <__assert_fail@plt+0x1a174>
   2b77c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2b780:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2b784:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b788:	str	r1, [r2, #4]
   2b78c:	str	r0, [r2]
   2b790:	ldr	r0, [sp, #44]	; 0x2c
   2b794:	str	r0, [fp, #-4]
   2b798:	ldr	r0, [fp, #-4]
   2b79c:	mov	sp, fp
   2b7a0:	pop	{fp, pc}
   2b7a4:	push	{fp, lr}
   2b7a8:	mov	fp, sp
   2b7ac:	sub	sp, sp, #568	; 0x238
   2b7b0:	str	r0, [fp, #-8]
   2b7b4:	str	r1, [fp, #-12]
   2b7b8:	b	2bcec <__assert_fail@plt+0x1a6e4>
   2b7bc:	b	2ba60 <__assert_fail@plt+0x1a458>
   2b7c0:	ldr	r0, [fp, #-12]
   2b7c4:	cmp	r0, #0
   2b7c8:	bge	2b940 <__assert_fail@plt+0x1a338>
   2b7cc:	mov	r0, #1
   2b7d0:	cmp	r0, #0
   2b7d4:	bne	2b88c <__assert_fail@plt+0x1a284>
   2b7d8:	b	2b7dc <__assert_fail@plt+0x1a1d4>
   2b7dc:	b	2b7e0 <__assert_fail@plt+0x1a1d8>
   2b7e0:	ldr	r0, [fp, #-8]
   2b7e4:	ldr	r1, [r0]
   2b7e8:	ldr	r0, [r0, #4]
   2b7ec:	ldr	r2, [fp, #-12]
   2b7f0:	mov	r3, #127	; 0x7f
   2b7f4:	sdiv	r2, r3, r2
   2b7f8:	subs	r1, r1, r2
   2b7fc:	sbcs	r0, r0, r2, asr #31
   2b800:	str	r1, [fp, #-28]	; 0xffffffe4
   2b804:	str	r0, [fp, #-32]	; 0xffffffe0
   2b808:	bcc	2ba18 <__assert_fail@plt+0x1a410>
   2b80c:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b810:	b	2b814 <__assert_fail@plt+0x1a20c>
   2b814:	ldr	r0, [pc, #4088]	; 2c814 <__assert_fail@plt+0x1b20c>
   2b818:	ldr	r1, [fp, #-12]
   2b81c:	cmp	r1, r0
   2b820:	blt	2b838 <__assert_fail@plt+0x1a230>
   2b824:	b	2b844 <__assert_fail@plt+0x1a23c>
   2b828:	ldr	r0, [fp, #-12]
   2b82c:	movw	r1, #0
   2b830:	cmp	r1, r0
   2b834:	bge	2b844 <__assert_fail@plt+0x1a23c>
   2b838:	movw	r0, #0
   2b83c:	str	r0, [fp, #-36]	; 0xffffffdc
   2b840:	b	2b85c <__assert_fail@plt+0x1a254>
   2b844:	ldr	r0, [fp, #-12]
   2b848:	movw	r1, #0
   2b84c:	sub	r0, r1, r0
   2b850:	movw	r1, #127	; 0x7f
   2b854:	sdiv	r0, r1, r0
   2b858:	str	r0, [fp, #-36]	; 0xffffffdc
   2b85c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2b860:	ldr	r1, [fp, #-8]
   2b864:	ldr	r2, [r1]
   2b868:	ldr	r1, [r1, #4]
   2b86c:	mvn	r1, r1
   2b870:	mvn	r2, r2
   2b874:	subs	r2, r2, r0
   2b878:	sbcs	r0, r1, r0, asr #31
   2b87c:	str	r2, [fp, #-40]	; 0xffffffd8
   2b880:	str	r0, [fp, #-44]	; 0xffffffd4
   2b884:	bcs	2ba18 <__assert_fail@plt+0x1a410>
   2b888:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b88c:	b	2b890 <__assert_fail@plt+0x1a288>
   2b890:	b	2b910 <__assert_fail@plt+0x1a308>
   2b894:	b	2b910 <__assert_fail@plt+0x1a308>
   2b898:	ldr	r0, [fp, #-12]
   2b89c:	cmn	r0, #1
   2b8a0:	bne	2b910 <__assert_fail@plt+0x1a308>
   2b8a4:	b	2b8c8 <__assert_fail@plt+0x1a2c0>
   2b8a8:	ldr	r0, [fp, #-8]
   2b8ac:	ldr	r1, [r0]
   2b8b0:	ldr	r0, [r0, #4]
   2b8b4:	eor	r1, r1, #128	; 0x80
   2b8b8:	orr	r0, r1, r0
   2b8bc:	cmp	r0, #0
   2b8c0:	bne	2ba18 <__assert_fail@plt+0x1a410>
   2b8c4:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b8c8:	ldr	r0, [fp, #-8]
   2b8cc:	ldr	r1, [r0]
   2b8d0:	ldr	r0, [r0, #4]
   2b8d4:	orr	r0, r1, r0
   2b8d8:	cmp	r0, #0
   2b8dc:	beq	2ba3c <__assert_fail@plt+0x1a434>
   2b8e0:	b	2b8e4 <__assert_fail@plt+0x1a2dc>
   2b8e4:	ldr	r0, [fp, #-8]
   2b8e8:	ldr	r1, [r0]
   2b8ec:	ldr	r0, [r0, #4]
   2b8f0:	subs	r1, r1, #1
   2b8f4:	sbc	r0, r0, #0
   2b8f8:	rsbs	r1, r1, #127	; 0x7f
   2b8fc:	rscs	r0, r0, #0
   2b900:	str	r1, [fp, #-48]	; 0xffffffd0
   2b904:	str	r0, [fp, #-52]	; 0xffffffcc
   2b908:	bcc	2ba18 <__assert_fail@plt+0x1a410>
   2b90c:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b910:	ldr	r0, [fp, #-12]
   2b914:	mvn	r1, #127	; 0x7f
   2b918:	sdiv	r0, r1, r0
   2b91c:	ldr	r1, [fp, #-8]
   2b920:	ldr	r2, [r1]
   2b924:	ldr	r1, [r1, #4]
   2b928:	subs	r2, r0, r2
   2b92c:	rscs	r0, r1, r0, asr #31
   2b930:	str	r2, [fp, #-56]	; 0xffffffc8
   2b934:	str	r0, [fp, #-60]	; 0xffffffc4
   2b938:	bcc	2ba18 <__assert_fail@plt+0x1a410>
   2b93c:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b940:	ldr	r0, [fp, #-12]
   2b944:	cmp	r0, #0
   2b948:	bne	2b950 <__assert_fail@plt+0x1a348>
   2b94c:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b950:	mov	r0, #1
   2b954:	cmp	r0, #0
   2b958:	bne	2b9e8 <__assert_fail@plt+0x1a3e0>
   2b95c:	b	2b960 <__assert_fail@plt+0x1a358>
   2b960:	ldr	r0, [fp, #-8]
   2b964:	ldr	r1, [r0]
   2b968:	ldr	r0, [r0, #4]
   2b96c:	and	r0, r1, r0
   2b970:	cmn	r0, #1
   2b974:	bne	2b9b4 <__assert_fail@plt+0x1a3ac>
   2b978:	b	2b97c <__assert_fail@plt+0x1a374>
   2b97c:	b	2b980 <__assert_fail@plt+0x1a378>
   2b980:	ldr	r0, [fp, #-12]
   2b984:	mvn	r1, #127	; 0x7f
   2b988:	add	r0, r0, r1
   2b98c:	movw	r1, #0
   2b990:	cmp	r1, r0
   2b994:	blt	2ba18 <__assert_fail@plt+0x1a410>
   2b998:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b99c:	ldr	r0, [fp, #-12]
   2b9a0:	sub	r0, r0, #1
   2b9a4:	movw	r1, #127	; 0x7f
   2b9a8:	cmp	r1, r0
   2b9ac:	blt	2ba18 <__assert_fail@plt+0x1a410>
   2b9b0:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b9b4:	ldr	r0, [fp, #-8]
   2b9b8:	ldr	r2, [r0]
   2b9bc:	ldr	r3, [r0, #4]
   2b9c0:	mvn	r0, #127	; 0x7f
   2b9c4:	mvn	r1, #0
   2b9c8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2b9cc:	ldr	r2, [fp, #-12]
   2b9d0:	subs	r0, r0, r2
   2b9d4:	sbcs	r1, r1, r2, asr #31
   2b9d8:	str	r0, [fp, #-64]	; 0xffffffc0
   2b9dc:	str	r1, [fp, #-68]	; 0xffffffbc
   2b9e0:	bcc	2ba18 <__assert_fail@plt+0x1a410>
   2b9e4:	b	2ba3c <__assert_fail@plt+0x1a434>
   2b9e8:	ldr	r0, [fp, #-12]
   2b9ec:	mov	r1, #127	; 0x7f
   2b9f0:	sdiv	r0, r1, r0
   2b9f4:	ldr	r1, [fp, #-8]
   2b9f8:	ldr	r2, [r1]
   2b9fc:	ldr	r1, [r1, #4]
   2ba00:	subs	r2, r0, r2
   2ba04:	rscs	r0, r1, r0, asr #31
   2ba08:	str	r2, [fp, #-72]	; 0xffffffb8
   2ba0c:	str	r0, [fp, #-76]	; 0xffffffb4
   2ba10:	bcs	2ba3c <__assert_fail@plt+0x1a434>
   2ba14:	b	2ba18 <__assert_fail@plt+0x1a410>
   2ba18:	ldr	r0, [fp, #-8]
   2ba1c:	ldr	r0, [r0]
   2ba20:	ldr	r1, [fp, #-12]
   2ba24:	mul	r0, r0, r1
   2ba28:	sxtb	r0, r0
   2ba2c:	asr	r1, r0, #31
   2ba30:	str	r0, [fp, #-24]	; 0xffffffe8
   2ba34:	str	r1, [fp, #-20]	; 0xffffffec
   2ba38:	b	2d260 <__assert_fail@plt+0x1bc58>
   2ba3c:	ldr	r0, [fp, #-8]
   2ba40:	ldr	r0, [r0]
   2ba44:	ldr	r1, [fp, #-12]
   2ba48:	mul	r0, r0, r1
   2ba4c:	sxtb	r0, r0
   2ba50:	asr	r1, r0, #31
   2ba54:	str	r0, [fp, #-24]	; 0xffffffe8
   2ba58:	str	r1, [fp, #-20]	; 0xffffffec
   2ba5c:	b	2d27c <__assert_fail@plt+0x1bc74>
   2ba60:	ldr	r0, [fp, #-12]
   2ba64:	cmp	r0, #0
   2ba68:	bge	2bbc0 <__assert_fail@plt+0x1a5b8>
   2ba6c:	mov	r0, #1
   2ba70:	cmp	r0, #0
   2ba74:	bne	2bb2c <__assert_fail@plt+0x1a524>
   2ba78:	b	2ba7c <__assert_fail@plt+0x1a474>
   2ba7c:	b	2ba80 <__assert_fail@plt+0x1a478>
   2ba80:	ldr	r0, [fp, #-8]
   2ba84:	ldr	r1, [r0]
   2ba88:	ldr	r0, [r0, #4]
   2ba8c:	ldr	r2, [fp, #-12]
   2ba90:	mov	r3, #255	; 0xff
   2ba94:	sdiv	r2, r3, r2
   2ba98:	subs	r1, r1, r2
   2ba9c:	sbcs	r0, r0, r2, asr #31
   2baa0:	str	r1, [fp, #-80]	; 0xffffffb0
   2baa4:	str	r0, [fp, #-84]	; 0xffffffac
   2baa8:	bcc	2bca4 <__assert_fail@plt+0x1a69c>
   2baac:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bab0:	b	2bab4 <__assert_fail@plt+0x1a4ac>
   2bab4:	ldr	r0, [pc, #3416]	; 2c814 <__assert_fail@plt+0x1b20c>
   2bab8:	ldr	r1, [fp, #-12]
   2babc:	cmp	r1, r0
   2bac0:	blt	2bad8 <__assert_fail@plt+0x1a4d0>
   2bac4:	b	2bae4 <__assert_fail@plt+0x1a4dc>
   2bac8:	ldr	r0, [fp, #-12]
   2bacc:	movw	r1, #0
   2bad0:	cmp	r1, r0
   2bad4:	bge	2bae4 <__assert_fail@plt+0x1a4dc>
   2bad8:	movw	r0, #0
   2badc:	str	r0, [fp, #-88]	; 0xffffffa8
   2bae0:	b	2bafc <__assert_fail@plt+0x1a4f4>
   2bae4:	ldr	r0, [fp, #-12]
   2bae8:	movw	r1, #0
   2baec:	sub	r0, r1, r0
   2baf0:	movw	r1, #255	; 0xff
   2baf4:	sdiv	r0, r1, r0
   2baf8:	str	r0, [fp, #-88]	; 0xffffffa8
   2bafc:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2bb00:	ldr	r1, [fp, #-8]
   2bb04:	ldr	r2, [r1]
   2bb08:	ldr	r1, [r1, #4]
   2bb0c:	mvn	r1, r1
   2bb10:	mvn	r2, r2
   2bb14:	subs	r2, r2, r0
   2bb18:	sbcs	r0, r1, r0, asr #31
   2bb1c:	str	r2, [fp, #-92]	; 0xffffffa4
   2bb20:	str	r0, [fp, #-96]	; 0xffffffa0
   2bb24:	bcs	2bca4 <__assert_fail@plt+0x1a69c>
   2bb28:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bb2c:	b	2bb30 <__assert_fail@plt+0x1a528>
   2bb30:	b	2bb90 <__assert_fail@plt+0x1a588>
   2bb34:	b	2bb90 <__assert_fail@plt+0x1a588>
   2bb38:	ldr	r0, [fp, #-12]
   2bb3c:	cmn	r0, #1
   2bb40:	bne	2bb90 <__assert_fail@plt+0x1a588>
   2bb44:	b	2bb64 <__assert_fail@plt+0x1a55c>
   2bb48:	ldr	r0, [fp, #-8]
   2bb4c:	ldr	r1, [r0]
   2bb50:	ldr	r0, [r0, #4]
   2bb54:	orr	r0, r1, r0
   2bb58:	cmp	r0, #0
   2bb5c:	bne	2bca4 <__assert_fail@plt+0x1a69c>
   2bb60:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bb64:	ldr	r0, [fp, #-8]
   2bb68:	ldr	r1, [r0]
   2bb6c:	ldr	r0, [r0, #4]
   2bb70:	orr	r0, r1, r0
   2bb74:	cmp	r0, #0
   2bb78:	beq	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bb7c:	b	2bb80 <__assert_fail@plt+0x1a578>
   2bb80:	mov	r0, #0
   2bb84:	cmp	r0, #0
   2bb88:	bne	2bca4 <__assert_fail@plt+0x1a69c>
   2bb8c:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bb90:	ldr	r0, [fp, #-12]
   2bb94:	mov	r1, #0
   2bb98:	sdiv	r0, r1, r0
   2bb9c:	ldr	r1, [fp, #-8]
   2bba0:	ldr	r2, [r1]
   2bba4:	ldr	r1, [r1, #4]
   2bba8:	subs	r2, r0, r2
   2bbac:	rscs	r0, r1, r0, asr #31
   2bbb0:	str	r2, [fp, #-100]	; 0xffffff9c
   2bbb4:	str	r0, [fp, #-104]	; 0xffffff98
   2bbb8:	bcc	2bca4 <__assert_fail@plt+0x1a69c>
   2bbbc:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bbc0:	ldr	r0, [fp, #-12]
   2bbc4:	cmp	r0, #0
   2bbc8:	bne	2bbd0 <__assert_fail@plt+0x1a5c8>
   2bbcc:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bbd0:	mov	r0, #1
   2bbd4:	cmp	r0, #0
   2bbd8:	bne	2bc74 <__assert_fail@plt+0x1a66c>
   2bbdc:	b	2bbe0 <__assert_fail@plt+0x1a5d8>
   2bbe0:	b	2bbe8 <__assert_fail@plt+0x1a5e0>
   2bbe4:	b	2bbec <__assert_fail@plt+0x1a5e4>
   2bbe8:	b	2bc3c <__assert_fail@plt+0x1a634>
   2bbec:	ldr	r0, [fp, #-8]
   2bbf0:	ldr	r1, [r0]
   2bbf4:	ldr	r0, [r0, #4]
   2bbf8:	and	r0, r1, r0
   2bbfc:	cmn	r0, #1
   2bc00:	bne	2bc3c <__assert_fail@plt+0x1a634>
   2bc04:	b	2bc08 <__assert_fail@plt+0x1a600>
   2bc08:	b	2bc0c <__assert_fail@plt+0x1a604>
   2bc0c:	ldr	r0, [fp, #-12]
   2bc10:	add	r0, r0, #0
   2bc14:	movw	r1, #0
   2bc18:	cmp	r1, r0
   2bc1c:	blt	2bca4 <__assert_fail@plt+0x1a69c>
   2bc20:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bc24:	ldr	r0, [fp, #-12]
   2bc28:	sub	r0, r0, #1
   2bc2c:	mvn	r1, #0
   2bc30:	cmp	r1, r0
   2bc34:	blt	2bca4 <__assert_fail@plt+0x1a69c>
   2bc38:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bc3c:	ldr	r0, [fp, #-8]
   2bc40:	ldr	r2, [r0]
   2bc44:	ldr	r3, [r0, #4]
   2bc48:	mov	r0, #0
   2bc4c:	str	r0, [fp, #-108]	; 0xffffff94
   2bc50:	ldr	r1, [fp, #-108]	; 0xffffff94
   2bc54:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2bc58:	ldr	r2, [fp, #-12]
   2bc5c:	subs	r0, r0, r2
   2bc60:	sbcs	r1, r1, r2, asr #31
   2bc64:	str	r0, [fp, #-112]	; 0xffffff90
   2bc68:	str	r1, [fp, #-116]	; 0xffffff8c
   2bc6c:	bcc	2bca4 <__assert_fail@plt+0x1a69c>
   2bc70:	b	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bc74:	ldr	r0, [fp, #-12]
   2bc78:	mov	r1, #255	; 0xff
   2bc7c:	sdiv	r0, r1, r0
   2bc80:	ldr	r1, [fp, #-8]
   2bc84:	ldr	r2, [r1]
   2bc88:	ldr	r1, [r1, #4]
   2bc8c:	subs	r2, r0, r2
   2bc90:	rscs	r0, r1, r0, asr #31
   2bc94:	str	r2, [fp, #-120]	; 0xffffff88
   2bc98:	str	r0, [fp, #-124]	; 0xffffff84
   2bc9c:	bcs	2bcc8 <__assert_fail@plt+0x1a6c0>
   2bca0:	b	2bca4 <__assert_fail@plt+0x1a69c>
   2bca4:	ldr	r0, [fp, #-8]
   2bca8:	ldr	r0, [r0]
   2bcac:	ldr	r1, [fp, #-12]
   2bcb0:	mul	r0, r0, r1
   2bcb4:	uxtb	r0, r0
   2bcb8:	mov	r1, #0
   2bcbc:	str	r1, [fp, #-20]	; 0xffffffec
   2bcc0:	str	r0, [fp, #-24]	; 0xffffffe8
   2bcc4:	b	2d260 <__assert_fail@plt+0x1bc58>
   2bcc8:	ldr	r0, [fp, #-8]
   2bccc:	ldr	r0, [r0]
   2bcd0:	ldr	r1, [fp, #-12]
   2bcd4:	mul	r0, r0, r1
   2bcd8:	uxtb	r0, r0
   2bcdc:	mov	r1, #0
   2bce0:	str	r1, [fp, #-20]	; 0xffffffec
   2bce4:	str	r0, [fp, #-24]	; 0xffffffe8
   2bce8:	b	2d27c <__assert_fail@plt+0x1bc74>
   2bcec:	b	2c228 <__assert_fail@plt+0x1ac20>
   2bcf0:	b	2bf9c <__assert_fail@plt+0x1a994>
   2bcf4:	ldr	r0, [fp, #-12]
   2bcf8:	cmp	r0, #0
   2bcfc:	bge	2be78 <__assert_fail@plt+0x1a870>
   2bd00:	mov	r0, #1
   2bd04:	cmp	r0, #0
   2bd08:	bne	2bdc0 <__assert_fail@plt+0x1a7b8>
   2bd0c:	b	2bd10 <__assert_fail@plt+0x1a708>
   2bd10:	b	2bd14 <__assert_fail@plt+0x1a70c>
   2bd14:	ldr	r0, [fp, #-8]
   2bd18:	ldr	r1, [r0]
   2bd1c:	ldr	r0, [r0, #4]
   2bd20:	ldr	r2, [fp, #-12]
   2bd24:	movw	r3, #32767	; 0x7fff
   2bd28:	sdiv	r2, r3, r2
   2bd2c:	subs	r1, r1, r2
   2bd30:	sbcs	r0, r0, r2, asr #31
   2bd34:	str	r1, [fp, #-128]	; 0xffffff80
   2bd38:	str	r0, [fp, #-132]	; 0xffffff7c
   2bd3c:	bcc	2bf54 <__assert_fail@plt+0x1a94c>
   2bd40:	b	2bf78 <__assert_fail@plt+0x1a970>
   2bd44:	b	2bd48 <__assert_fail@plt+0x1a740>
   2bd48:	ldr	r0, [pc, #2756]	; 2c814 <__assert_fail@plt+0x1b20c>
   2bd4c:	ldr	r1, [fp, #-12]
   2bd50:	cmp	r1, r0
   2bd54:	blt	2bd6c <__assert_fail@plt+0x1a764>
   2bd58:	b	2bd78 <__assert_fail@plt+0x1a770>
   2bd5c:	ldr	r0, [fp, #-12]
   2bd60:	movw	r1, #0
   2bd64:	cmp	r1, r0
   2bd68:	bge	2bd78 <__assert_fail@plt+0x1a770>
   2bd6c:	movw	r0, #0
   2bd70:	str	r0, [fp, #-136]	; 0xffffff78
   2bd74:	b	2bd90 <__assert_fail@plt+0x1a788>
   2bd78:	ldr	r0, [fp, #-12]
   2bd7c:	movw	r1, #0
   2bd80:	sub	r0, r1, r0
   2bd84:	movw	r1, #32767	; 0x7fff
   2bd88:	sdiv	r0, r1, r0
   2bd8c:	str	r0, [fp, #-136]	; 0xffffff78
   2bd90:	ldr	r0, [fp, #-136]	; 0xffffff78
   2bd94:	ldr	r1, [fp, #-8]
   2bd98:	ldr	r2, [r1]
   2bd9c:	ldr	r1, [r1, #4]
   2bda0:	mvn	r1, r1
   2bda4:	mvn	r2, r2
   2bda8:	subs	r2, r2, r0
   2bdac:	sbcs	r0, r1, r0, asr #31
   2bdb0:	str	r2, [fp, #-140]	; 0xffffff74
   2bdb4:	str	r0, [fp, #-144]	; 0xffffff70
   2bdb8:	bcs	2bf54 <__assert_fail@plt+0x1a94c>
   2bdbc:	b	2bf78 <__assert_fail@plt+0x1a970>
   2bdc0:	b	2bdc4 <__assert_fail@plt+0x1a7bc>
   2bdc4:	b	2be44 <__assert_fail@plt+0x1a83c>
   2bdc8:	b	2be44 <__assert_fail@plt+0x1a83c>
   2bdcc:	ldr	r0, [fp, #-12]
   2bdd0:	cmn	r0, #1
   2bdd4:	bne	2be44 <__assert_fail@plt+0x1a83c>
   2bdd8:	b	2bdfc <__assert_fail@plt+0x1a7f4>
   2bddc:	ldr	r0, [fp, #-8]
   2bde0:	ldr	r1, [r0]
   2bde4:	ldr	r0, [r0, #4]
   2bde8:	eor	r1, r1, #32768	; 0x8000
   2bdec:	orr	r0, r1, r0
   2bdf0:	cmp	r0, #0
   2bdf4:	bne	2bf54 <__assert_fail@plt+0x1a94c>
   2bdf8:	b	2bf78 <__assert_fail@plt+0x1a970>
   2bdfc:	ldr	r0, [fp, #-8]
   2be00:	ldr	r1, [r0]
   2be04:	ldr	r0, [r0, #4]
   2be08:	orr	r0, r1, r0
   2be0c:	cmp	r0, #0
   2be10:	beq	2bf78 <__assert_fail@plt+0x1a970>
   2be14:	b	2be18 <__assert_fail@plt+0x1a810>
   2be18:	ldr	r0, [fp, #-8]
   2be1c:	ldr	r1, [r0]
   2be20:	ldr	r0, [r0, #4]
   2be24:	subs	r1, r1, #1
   2be28:	sbc	r0, r0, #0
   2be2c:	lsr	r1, r1, #15
   2be30:	orr	r1, r1, r0, lsl #17
   2be34:	orr	r0, r1, r0, lsr #15
   2be38:	cmp	r0, #0
   2be3c:	bne	2bf54 <__assert_fail@plt+0x1a94c>
   2be40:	b	2bf78 <__assert_fail@plt+0x1a970>
   2be44:	ldr	r0, [fp, #-12]
   2be48:	movw	r1, #32768	; 0x8000
   2be4c:	movt	r1, #65535	; 0xffff
   2be50:	sdiv	r0, r1, r0
   2be54:	ldr	r1, [fp, #-8]
   2be58:	ldr	r2, [r1]
   2be5c:	ldr	r1, [r1, #4]
   2be60:	subs	r2, r0, r2
   2be64:	rscs	r0, r1, r0, asr #31
   2be68:	str	r2, [fp, #-148]	; 0xffffff6c
   2be6c:	str	r0, [fp, #-152]	; 0xffffff68
   2be70:	bcc	2bf54 <__assert_fail@plt+0x1a94c>
   2be74:	b	2bf78 <__assert_fail@plt+0x1a970>
   2be78:	ldr	r0, [fp, #-12]
   2be7c:	cmp	r0, #0
   2be80:	bne	2be88 <__assert_fail@plt+0x1a880>
   2be84:	b	2bf78 <__assert_fail@plt+0x1a970>
   2be88:	mov	r0, #1
   2be8c:	cmp	r0, #0
   2be90:	bne	2bf24 <__assert_fail@plt+0x1a91c>
   2be94:	b	2be98 <__assert_fail@plt+0x1a890>
   2be98:	ldr	r0, [fp, #-8]
   2be9c:	ldr	r1, [r0]
   2bea0:	ldr	r0, [r0, #4]
   2bea4:	and	r0, r1, r0
   2bea8:	cmn	r0, #1
   2beac:	bne	2beec <__assert_fail@plt+0x1a8e4>
   2beb0:	b	2beb4 <__assert_fail@plt+0x1a8ac>
   2beb4:	b	2beb8 <__assert_fail@plt+0x1a8b0>
   2beb8:	ldr	r0, [pc, #4064]	; 2cea0 <__assert_fail@plt+0x1b898>
   2bebc:	ldr	r1, [fp, #-12]
   2bec0:	add	r0, r1, r0
   2bec4:	movw	r1, #0
   2bec8:	cmp	r1, r0
   2becc:	blt	2bf54 <__assert_fail@plt+0x1a94c>
   2bed0:	b	2bf78 <__assert_fail@plt+0x1a970>
   2bed4:	ldr	r0, [fp, #-12]
   2bed8:	sub	r0, r0, #1
   2bedc:	movw	r1, #32767	; 0x7fff
   2bee0:	cmp	r1, r0
   2bee4:	blt	2bf54 <__assert_fail@plt+0x1a94c>
   2bee8:	b	2bf78 <__assert_fail@plt+0x1a970>
   2beec:	ldr	r0, [fp, #-8]
   2bef0:	ldr	r2, [r0]
   2bef4:	ldr	r3, [r0, #4]
   2bef8:	movw	r0, #32768	; 0x8000
   2befc:	movt	r0, #65535	; 0xffff
   2bf00:	mvn	r1, #0
   2bf04:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2bf08:	ldr	r2, [fp, #-12]
   2bf0c:	subs	r0, r0, r2
   2bf10:	sbcs	r1, r1, r2, asr #31
   2bf14:	str	r0, [fp, #-156]	; 0xffffff64
   2bf18:	str	r1, [fp, #-160]	; 0xffffff60
   2bf1c:	bcc	2bf54 <__assert_fail@plt+0x1a94c>
   2bf20:	b	2bf78 <__assert_fail@plt+0x1a970>
   2bf24:	ldr	r0, [fp, #-12]
   2bf28:	movw	r1, #32767	; 0x7fff
   2bf2c:	sdiv	r0, r1, r0
   2bf30:	ldr	r1, [fp, #-8]
   2bf34:	ldr	r2, [r1]
   2bf38:	ldr	r1, [r1, #4]
   2bf3c:	subs	r2, r0, r2
   2bf40:	rscs	r0, r1, r0, asr #31
   2bf44:	str	r2, [fp, #-164]	; 0xffffff5c
   2bf48:	str	r0, [fp, #-168]	; 0xffffff58
   2bf4c:	bcs	2bf78 <__assert_fail@plt+0x1a970>
   2bf50:	b	2bf54 <__assert_fail@plt+0x1a94c>
   2bf54:	ldr	r0, [fp, #-8]
   2bf58:	ldr	r0, [r0]
   2bf5c:	ldr	r1, [fp, #-12]
   2bf60:	mul	r0, r0, r1
   2bf64:	sxth	r0, r0
   2bf68:	asr	r1, r0, #31
   2bf6c:	str	r0, [fp, #-24]	; 0xffffffe8
   2bf70:	str	r1, [fp, #-20]	; 0xffffffec
   2bf74:	b	2d260 <__assert_fail@plt+0x1bc58>
   2bf78:	ldr	r0, [fp, #-8]
   2bf7c:	ldr	r0, [r0]
   2bf80:	ldr	r1, [fp, #-12]
   2bf84:	mul	r0, r0, r1
   2bf88:	sxth	r0, r0
   2bf8c:	asr	r1, r0, #31
   2bf90:	str	r0, [fp, #-24]	; 0xffffffe8
   2bf94:	str	r1, [fp, #-20]	; 0xffffffec
   2bf98:	b	2d27c <__assert_fail@plt+0x1bc74>
   2bf9c:	ldr	r0, [fp, #-12]
   2bfa0:	cmp	r0, #0
   2bfa4:	bge	2c0fc <__assert_fail@plt+0x1aaf4>
   2bfa8:	mov	r0, #1
   2bfac:	cmp	r0, #0
   2bfb0:	bne	2c068 <__assert_fail@plt+0x1aa60>
   2bfb4:	b	2bfb8 <__assert_fail@plt+0x1a9b0>
   2bfb8:	b	2bfbc <__assert_fail@plt+0x1a9b4>
   2bfbc:	ldr	r0, [fp, #-8]
   2bfc0:	ldr	r1, [r0]
   2bfc4:	ldr	r0, [r0, #4]
   2bfc8:	ldr	r2, [fp, #-12]
   2bfcc:	movw	r3, #65535	; 0xffff
   2bfd0:	sdiv	r2, r3, r2
   2bfd4:	subs	r1, r1, r2
   2bfd8:	sbcs	r0, r0, r2, asr #31
   2bfdc:	str	r1, [fp, #-172]	; 0xffffff54
   2bfe0:	str	r0, [fp, #-176]	; 0xffffff50
   2bfe4:	bcc	2c1e0 <__assert_fail@plt+0x1abd8>
   2bfe8:	b	2c204 <__assert_fail@plt+0x1abfc>
   2bfec:	b	2bff0 <__assert_fail@plt+0x1a9e8>
   2bff0:	ldr	r0, [pc, #2076]	; 2c814 <__assert_fail@plt+0x1b20c>
   2bff4:	ldr	r1, [fp, #-12]
   2bff8:	cmp	r1, r0
   2bffc:	blt	2c014 <__assert_fail@plt+0x1aa0c>
   2c000:	b	2c020 <__assert_fail@plt+0x1aa18>
   2c004:	ldr	r0, [fp, #-12]
   2c008:	movw	r1, #0
   2c00c:	cmp	r1, r0
   2c010:	bge	2c020 <__assert_fail@plt+0x1aa18>
   2c014:	movw	r0, #0
   2c018:	str	r0, [fp, #-180]	; 0xffffff4c
   2c01c:	b	2c038 <__assert_fail@plt+0x1aa30>
   2c020:	ldr	r0, [fp, #-12]
   2c024:	movw	r1, #0
   2c028:	sub	r0, r1, r0
   2c02c:	movw	r1, #65535	; 0xffff
   2c030:	sdiv	r0, r1, r0
   2c034:	str	r0, [fp, #-180]	; 0xffffff4c
   2c038:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2c03c:	ldr	r1, [fp, #-8]
   2c040:	ldr	r2, [r1]
   2c044:	ldr	r1, [r1, #4]
   2c048:	mvn	r1, r1
   2c04c:	mvn	r2, r2
   2c050:	subs	r2, r2, r0
   2c054:	sbcs	r0, r1, r0, asr #31
   2c058:	str	r2, [fp, #-184]	; 0xffffff48
   2c05c:	str	r0, [fp, #-188]	; 0xffffff44
   2c060:	bcs	2c1e0 <__assert_fail@plt+0x1abd8>
   2c064:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c068:	b	2c06c <__assert_fail@plt+0x1aa64>
   2c06c:	b	2c0cc <__assert_fail@plt+0x1aac4>
   2c070:	b	2c0cc <__assert_fail@plt+0x1aac4>
   2c074:	ldr	r0, [fp, #-12]
   2c078:	cmn	r0, #1
   2c07c:	bne	2c0cc <__assert_fail@plt+0x1aac4>
   2c080:	b	2c0a0 <__assert_fail@plt+0x1aa98>
   2c084:	ldr	r0, [fp, #-8]
   2c088:	ldr	r1, [r0]
   2c08c:	ldr	r0, [r0, #4]
   2c090:	orr	r0, r1, r0
   2c094:	cmp	r0, #0
   2c098:	bne	2c1e0 <__assert_fail@plt+0x1abd8>
   2c09c:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c0a0:	ldr	r0, [fp, #-8]
   2c0a4:	ldr	r1, [r0]
   2c0a8:	ldr	r0, [r0, #4]
   2c0ac:	orr	r0, r1, r0
   2c0b0:	cmp	r0, #0
   2c0b4:	beq	2c204 <__assert_fail@plt+0x1abfc>
   2c0b8:	b	2c0bc <__assert_fail@plt+0x1aab4>
   2c0bc:	mov	r0, #0
   2c0c0:	cmp	r0, #0
   2c0c4:	bne	2c1e0 <__assert_fail@plt+0x1abd8>
   2c0c8:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c0cc:	ldr	r0, [fp, #-12]
   2c0d0:	mov	r1, #0
   2c0d4:	sdiv	r0, r1, r0
   2c0d8:	ldr	r1, [fp, #-8]
   2c0dc:	ldr	r2, [r1]
   2c0e0:	ldr	r1, [r1, #4]
   2c0e4:	subs	r2, r0, r2
   2c0e8:	rscs	r0, r1, r0, asr #31
   2c0ec:	str	r2, [fp, #-192]	; 0xffffff40
   2c0f0:	str	r0, [fp, #-196]	; 0xffffff3c
   2c0f4:	bcc	2c1e0 <__assert_fail@plt+0x1abd8>
   2c0f8:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c0fc:	ldr	r0, [fp, #-12]
   2c100:	cmp	r0, #0
   2c104:	bne	2c10c <__assert_fail@plt+0x1ab04>
   2c108:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c10c:	mov	r0, #1
   2c110:	cmp	r0, #0
   2c114:	bne	2c1b0 <__assert_fail@plt+0x1aba8>
   2c118:	b	2c11c <__assert_fail@plt+0x1ab14>
   2c11c:	b	2c124 <__assert_fail@plt+0x1ab1c>
   2c120:	b	2c128 <__assert_fail@plt+0x1ab20>
   2c124:	b	2c178 <__assert_fail@plt+0x1ab70>
   2c128:	ldr	r0, [fp, #-8]
   2c12c:	ldr	r1, [r0]
   2c130:	ldr	r0, [r0, #4]
   2c134:	and	r0, r1, r0
   2c138:	cmn	r0, #1
   2c13c:	bne	2c178 <__assert_fail@plt+0x1ab70>
   2c140:	b	2c144 <__assert_fail@plt+0x1ab3c>
   2c144:	b	2c148 <__assert_fail@plt+0x1ab40>
   2c148:	ldr	r0, [fp, #-12]
   2c14c:	add	r0, r0, #0
   2c150:	movw	r1, #0
   2c154:	cmp	r1, r0
   2c158:	blt	2c1e0 <__assert_fail@plt+0x1abd8>
   2c15c:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c160:	ldr	r0, [fp, #-12]
   2c164:	sub	r0, r0, #1
   2c168:	mvn	r1, #0
   2c16c:	cmp	r1, r0
   2c170:	blt	2c1e0 <__assert_fail@plt+0x1abd8>
   2c174:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c178:	ldr	r0, [fp, #-8]
   2c17c:	ldr	r2, [r0]
   2c180:	ldr	r3, [r0, #4]
   2c184:	mov	r0, #0
   2c188:	str	r0, [fp, #-200]	; 0xffffff38
   2c18c:	ldr	r1, [fp, #-200]	; 0xffffff38
   2c190:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2c194:	ldr	r2, [fp, #-12]
   2c198:	subs	r0, r0, r2
   2c19c:	sbcs	r1, r1, r2, asr #31
   2c1a0:	str	r0, [fp, #-204]	; 0xffffff34
   2c1a4:	str	r1, [fp, #-208]	; 0xffffff30
   2c1a8:	bcc	2c1e0 <__assert_fail@plt+0x1abd8>
   2c1ac:	b	2c204 <__assert_fail@plt+0x1abfc>
   2c1b0:	ldr	r0, [fp, #-12]
   2c1b4:	movw	r1, #65535	; 0xffff
   2c1b8:	sdiv	r0, r1, r0
   2c1bc:	ldr	r1, [fp, #-8]
   2c1c0:	ldr	r2, [r1]
   2c1c4:	ldr	r1, [r1, #4]
   2c1c8:	subs	r2, r0, r2
   2c1cc:	rscs	r0, r1, r0, asr #31
   2c1d0:	str	r2, [fp, #-212]	; 0xffffff2c
   2c1d4:	str	r0, [fp, #-216]	; 0xffffff28
   2c1d8:	bcs	2c204 <__assert_fail@plt+0x1abfc>
   2c1dc:	b	2c1e0 <__assert_fail@plt+0x1abd8>
   2c1e0:	ldr	r0, [fp, #-8]
   2c1e4:	ldr	r0, [r0]
   2c1e8:	ldr	r1, [fp, #-12]
   2c1ec:	mul	r0, r0, r1
   2c1f0:	uxth	r0, r0
   2c1f4:	mov	r1, #0
   2c1f8:	str	r1, [fp, #-20]	; 0xffffffec
   2c1fc:	str	r0, [fp, #-24]	; 0xffffffe8
   2c200:	b	2d260 <__assert_fail@plt+0x1bc58>
   2c204:	ldr	r0, [fp, #-8]
   2c208:	ldr	r0, [r0]
   2c20c:	ldr	r1, [fp, #-12]
   2c210:	mul	r0, r0, r1
   2c214:	uxth	r0, r0
   2c218:	mov	r1, #0
   2c21c:	str	r1, [fp, #-20]	; 0xffffffec
   2c220:	str	r0, [fp, #-24]	; 0xffffffe8
   2c224:	b	2d27c <__assert_fail@plt+0x1bc74>
   2c228:	b	2c740 <__assert_fail@plt+0x1b138>
   2c22c:	b	2c4bc <__assert_fail@plt+0x1aeb4>
   2c230:	ldr	r0, [fp, #-12]
   2c234:	cmp	r0, #0
   2c238:	bge	2c3a8 <__assert_fail@plt+0x1ada0>
   2c23c:	mov	r0, #1
   2c240:	cmp	r0, #0
   2c244:	bne	2c2fc <__assert_fail@plt+0x1acf4>
   2c248:	b	2c24c <__assert_fail@plt+0x1ac44>
   2c24c:	b	2c250 <__assert_fail@plt+0x1ac48>
   2c250:	ldr	r0, [fp, #-8]
   2c254:	ldr	r1, [r0]
   2c258:	ldr	r0, [r0, #4]
   2c25c:	ldr	r2, [fp, #-12]
   2c260:	mvn	r3, #-2147483648	; 0x80000000
   2c264:	sdiv	r2, r3, r2
   2c268:	subs	r1, r1, r2
   2c26c:	sbcs	r0, r0, r2, asr #31
   2c270:	str	r1, [fp, #-220]	; 0xffffff24
   2c274:	str	r0, [fp, #-224]	; 0xffffff20
   2c278:	bcc	2c47c <__assert_fail@plt+0x1ae74>
   2c27c:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c280:	b	2c284 <__assert_fail@plt+0x1ac7c>
   2c284:	ldr	r0, [pc, #1416]	; 2c814 <__assert_fail@plt+0x1b20c>
   2c288:	ldr	r1, [fp, #-12]
   2c28c:	cmp	r1, r0
   2c290:	blt	2c2a8 <__assert_fail@plt+0x1aca0>
   2c294:	b	2c2b4 <__assert_fail@plt+0x1acac>
   2c298:	ldr	r0, [fp, #-12]
   2c29c:	movw	r1, #0
   2c2a0:	cmp	r1, r0
   2c2a4:	bge	2c2b4 <__assert_fail@plt+0x1acac>
   2c2a8:	movw	r0, #0
   2c2ac:	str	r0, [fp, #-228]	; 0xffffff1c
   2c2b0:	b	2c2cc <__assert_fail@plt+0x1acc4>
   2c2b4:	ldr	r0, [pc, #4076]	; 2d2a8 <__assert_fail@plt+0x1bca0>
   2c2b8:	ldr	r1, [fp, #-12]
   2c2bc:	movw	r2, #0
   2c2c0:	sub	r1, r2, r1
   2c2c4:	sdiv	r0, r0, r1
   2c2c8:	str	r0, [fp, #-228]	; 0xffffff1c
   2c2cc:	ldr	r0, [fp, #-228]	; 0xffffff1c
   2c2d0:	ldr	r1, [fp, #-8]
   2c2d4:	ldr	r2, [r1]
   2c2d8:	ldr	r1, [r1, #4]
   2c2dc:	mvn	r1, r1
   2c2e0:	mvn	r2, r2
   2c2e4:	subs	r2, r2, r0
   2c2e8:	sbcs	r0, r1, r0, asr #31
   2c2ec:	str	r2, [fp, #-232]	; 0xffffff18
   2c2f0:	str	r0, [fp, #-236]	; 0xffffff14
   2c2f4:	bcs	2c47c <__assert_fail@plt+0x1ae74>
   2c2f8:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c2fc:	ldr	r0, [fp, #-12]
   2c300:	cmn	r0, #1
   2c304:	bne	2c378 <__assert_fail@plt+0x1ad70>
   2c308:	b	2c32c <__assert_fail@plt+0x1ad24>
   2c30c:	ldr	r0, [fp, #-8]
   2c310:	ldr	r1, [r0]
   2c314:	ldr	r0, [r0, #4]
   2c318:	eor	r1, r1, #-2147483648	; 0x80000000
   2c31c:	orr	r0, r1, r0
   2c320:	cmp	r0, #0
   2c324:	bne	2c47c <__assert_fail@plt+0x1ae74>
   2c328:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c32c:	ldr	r0, [fp, #-8]
   2c330:	ldr	r1, [r0]
   2c334:	ldr	r0, [r0, #4]
   2c338:	orr	r0, r1, r0
   2c33c:	cmp	r0, #0
   2c340:	beq	2c49c <__assert_fail@plt+0x1ae94>
   2c344:	b	2c348 <__assert_fail@plt+0x1ad40>
   2c348:	ldr	r0, [fp, #-8]
   2c34c:	ldr	r1, [r0]
   2c350:	ldr	r0, [r0, #4]
   2c354:	subs	r1, r1, #1
   2c358:	sbc	r0, r0, #0
   2c35c:	mvn	r2, #-2147483648	; 0x80000000
   2c360:	subs	r1, r2, r1
   2c364:	rscs	r0, r0, #0
   2c368:	str	r1, [fp, #-240]	; 0xffffff10
   2c36c:	str	r0, [fp, #-244]	; 0xffffff0c
   2c370:	bcc	2c47c <__assert_fail@plt+0x1ae74>
   2c374:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c378:	ldr	r0, [fp, #-12]
   2c37c:	mov	r1, #-2147483648	; 0x80000000
   2c380:	sdiv	r0, r1, r0
   2c384:	ldr	r1, [fp, #-8]
   2c388:	ldr	r2, [r1]
   2c38c:	ldr	r1, [r1, #4]
   2c390:	subs	r2, r0, r2
   2c394:	rscs	r0, r1, r0, asr #31
   2c398:	str	r2, [fp, #-248]	; 0xffffff08
   2c39c:	str	r0, [fp, #-252]	; 0xffffff04
   2c3a0:	bcc	2c47c <__assert_fail@plt+0x1ae74>
   2c3a4:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c3a8:	ldr	r0, [fp, #-12]
   2c3ac:	cmp	r0, #0
   2c3b0:	bne	2c3b8 <__assert_fail@plt+0x1adb0>
   2c3b4:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c3b8:	mov	r0, #1
   2c3bc:	cmp	r0, #0
   2c3c0:	bne	2c44c <__assert_fail@plt+0x1ae44>
   2c3c4:	b	2c3c8 <__assert_fail@plt+0x1adc0>
   2c3c8:	ldr	r0, [fp, #-8]
   2c3cc:	ldr	r1, [r0]
   2c3d0:	ldr	r0, [r0, #4]
   2c3d4:	and	r0, r1, r0
   2c3d8:	cmn	r0, #1
   2c3dc:	bne	2c418 <__assert_fail@plt+0x1ae10>
   2c3e0:	b	2c3e4 <__assert_fail@plt+0x1addc>
   2c3e4:	b	2c3e8 <__assert_fail@plt+0x1ade0>
   2c3e8:	ldr	r0, [fp, #-12]
   2c3ec:	add	r0, r0, #-2147483648	; 0x80000000
   2c3f0:	movw	r1, #0
   2c3f4:	cmp	r1, r0
   2c3f8:	blt	2c47c <__assert_fail@plt+0x1ae74>
   2c3fc:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c400:	ldr	r0, [pc, #3744]	; 2d2a8 <__assert_fail@plt+0x1bca0>
   2c404:	ldr	r1, [fp, #-12]
   2c408:	sub	r1, r1, #1
   2c40c:	cmp	r0, r1
   2c410:	blt	2c47c <__assert_fail@plt+0x1ae74>
   2c414:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c418:	ldr	r0, [fp, #-8]
   2c41c:	ldr	r2, [r0]
   2c420:	ldr	r3, [r0, #4]
   2c424:	mov	r0, #-2147483648	; 0x80000000
   2c428:	mvn	r1, #0
   2c42c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2c430:	ldr	r2, [fp, #-12]
   2c434:	subs	r0, r0, r2
   2c438:	sbcs	r1, r1, r2, asr #31
   2c43c:	str	r0, [fp, #-256]	; 0xffffff00
   2c440:	str	r1, [fp, #-260]	; 0xfffffefc
   2c444:	bcc	2c47c <__assert_fail@plt+0x1ae74>
   2c448:	b	2c49c <__assert_fail@plt+0x1ae94>
   2c44c:	ldr	r0, [fp, #-12]
   2c450:	mvn	r1, #-2147483648	; 0x80000000
   2c454:	sdiv	r0, r1, r0
   2c458:	ldr	r1, [fp, #-8]
   2c45c:	ldr	r2, [r1]
   2c460:	ldr	r1, [r1, #4]
   2c464:	subs	r2, r0, r2
   2c468:	rscs	r0, r1, r0, asr #31
   2c46c:	str	r2, [fp, #-264]	; 0xfffffef8
   2c470:	str	r0, [fp, #-268]	; 0xfffffef4
   2c474:	bcs	2c49c <__assert_fail@plt+0x1ae94>
   2c478:	b	2c47c <__assert_fail@plt+0x1ae74>
   2c47c:	ldr	r0, [fp, #-8]
   2c480:	ldr	r0, [r0]
   2c484:	ldr	r1, [fp, #-12]
   2c488:	mul	r0, r0, r1
   2c48c:	asr	r1, r0, #31
   2c490:	str	r0, [fp, #-24]	; 0xffffffe8
   2c494:	str	r1, [fp, #-20]	; 0xffffffec
   2c498:	b	2d260 <__assert_fail@plt+0x1bc58>
   2c49c:	ldr	r0, [fp, #-8]
   2c4a0:	ldr	r0, [r0]
   2c4a4:	ldr	r1, [fp, #-12]
   2c4a8:	mul	r0, r0, r1
   2c4ac:	asr	r1, r0, #31
   2c4b0:	str	r0, [fp, #-24]	; 0xffffffe8
   2c4b4:	str	r1, [fp, #-20]	; 0xffffffec
   2c4b8:	b	2d27c <__assert_fail@plt+0x1bc74>
   2c4bc:	ldr	r0, [fp, #-12]
   2c4c0:	cmp	r0, #0
   2c4c4:	bge	2c61c <__assert_fail@plt+0x1b014>
   2c4c8:	mov	r0, #1
   2c4cc:	cmp	r0, #0
   2c4d0:	bne	2c588 <__assert_fail@plt+0x1af80>
   2c4d4:	b	2c4d8 <__assert_fail@plt+0x1aed0>
   2c4d8:	b	2c50c <__assert_fail@plt+0x1af04>
   2c4dc:	ldr	r0, [fp, #-8]
   2c4e0:	ldr	r1, [r0]
   2c4e4:	ldr	r0, [r0, #4]
   2c4e8:	ldr	r2, [fp, #-12]
   2c4ec:	mvn	r3, #0
   2c4f0:	udiv	r2, r3, r2
   2c4f4:	subs	r1, r1, r2
   2c4f8:	sbcs	r0, r0, #0
   2c4fc:	str	r1, [fp, #-272]	; 0xfffffef0
   2c500:	str	r0, [fp, #-276]	; 0xfffffeec
   2c504:	bcc	2c700 <__assert_fail@plt+0x1b0f8>
   2c508:	b	2c720 <__assert_fail@plt+0x1b118>
   2c50c:	b	2c510 <__assert_fail@plt+0x1af08>
   2c510:	ldr	r0, [pc, #3468]	; 2d2a4 <__assert_fail@plt+0x1bc9c>
   2c514:	ldr	r1, [fp, #-12]
   2c518:	cmp	r1, r0
   2c51c:	blt	2c534 <__assert_fail@plt+0x1af2c>
   2c520:	b	2c540 <__assert_fail@plt+0x1af38>
   2c524:	ldr	r0, [fp, #-12]
   2c528:	movw	r1, #0
   2c52c:	cmp	r1, r0
   2c530:	bge	2c540 <__assert_fail@plt+0x1af38>
   2c534:	movw	r0, #1
   2c538:	str	r0, [fp, #-280]	; 0xfffffee8
   2c53c:	b	2c558 <__assert_fail@plt+0x1af50>
   2c540:	ldr	r0, [fp, #-12]
   2c544:	movw	r1, #0
   2c548:	sub	r0, r1, r0
   2c54c:	mvn	r1, #0
   2c550:	udiv	r0, r1, r0
   2c554:	str	r0, [fp, #-280]	; 0xfffffee8
   2c558:	ldr	r0, [fp, #-280]	; 0xfffffee8
   2c55c:	ldr	r1, [fp, #-8]
   2c560:	ldr	r2, [r1]
   2c564:	ldr	r1, [r1, #4]
   2c568:	mvn	r1, r1
   2c56c:	mvn	r2, r2
   2c570:	subs	r0, r2, r0
   2c574:	sbcs	r1, r1, #0
   2c578:	str	r0, [sp, #284]	; 0x11c
   2c57c:	str	r1, [sp, #280]	; 0x118
   2c580:	bcs	2c700 <__assert_fail@plt+0x1b0f8>
   2c584:	b	2c720 <__assert_fail@plt+0x1b118>
   2c588:	b	2c58c <__assert_fail@plt+0x1af84>
   2c58c:	b	2c5ec <__assert_fail@plt+0x1afe4>
   2c590:	b	2c5ec <__assert_fail@plt+0x1afe4>
   2c594:	ldr	r0, [fp, #-12]
   2c598:	cmn	r0, #1
   2c59c:	bne	2c5ec <__assert_fail@plt+0x1afe4>
   2c5a0:	b	2c5c0 <__assert_fail@plt+0x1afb8>
   2c5a4:	ldr	r0, [fp, #-8]
   2c5a8:	ldr	r1, [r0]
   2c5ac:	ldr	r0, [r0, #4]
   2c5b0:	orr	r0, r1, r0
   2c5b4:	cmp	r0, #0
   2c5b8:	bne	2c700 <__assert_fail@plt+0x1b0f8>
   2c5bc:	b	2c720 <__assert_fail@plt+0x1b118>
   2c5c0:	ldr	r0, [fp, #-8]
   2c5c4:	ldr	r1, [r0]
   2c5c8:	ldr	r0, [r0, #4]
   2c5cc:	orr	r0, r1, r0
   2c5d0:	cmp	r0, #0
   2c5d4:	beq	2c720 <__assert_fail@plt+0x1b118>
   2c5d8:	b	2c5dc <__assert_fail@plt+0x1afd4>
   2c5dc:	mov	r0, #0
   2c5e0:	cmp	r0, #0
   2c5e4:	bne	2c700 <__assert_fail@plt+0x1b0f8>
   2c5e8:	b	2c720 <__assert_fail@plt+0x1b118>
   2c5ec:	ldr	r0, [fp, #-12]
   2c5f0:	mov	r1, #0
   2c5f4:	sdiv	r0, r1, r0
   2c5f8:	ldr	r1, [fp, #-8]
   2c5fc:	ldr	r2, [r1]
   2c600:	ldr	r1, [r1, #4]
   2c604:	subs	r2, r0, r2
   2c608:	rscs	r0, r1, r0, asr #31
   2c60c:	str	r2, [sp, #276]	; 0x114
   2c610:	str	r0, [sp, #272]	; 0x110
   2c614:	bcc	2c700 <__assert_fail@plt+0x1b0f8>
   2c618:	b	2c720 <__assert_fail@plt+0x1b118>
   2c61c:	ldr	r0, [fp, #-12]
   2c620:	cmp	r0, #0
   2c624:	bne	2c62c <__assert_fail@plt+0x1b024>
   2c628:	b	2c720 <__assert_fail@plt+0x1b118>
   2c62c:	mov	r0, #1
   2c630:	cmp	r0, #0
   2c634:	bne	2c6d0 <__assert_fail@plt+0x1b0c8>
   2c638:	b	2c63c <__assert_fail@plt+0x1b034>
   2c63c:	b	2c644 <__assert_fail@plt+0x1b03c>
   2c640:	b	2c648 <__assert_fail@plt+0x1b040>
   2c644:	b	2c698 <__assert_fail@plt+0x1b090>
   2c648:	ldr	r0, [fp, #-8]
   2c64c:	ldr	r1, [r0]
   2c650:	ldr	r0, [r0, #4]
   2c654:	and	r0, r1, r0
   2c658:	cmn	r0, #1
   2c65c:	bne	2c698 <__assert_fail@plt+0x1b090>
   2c660:	b	2c664 <__assert_fail@plt+0x1b05c>
   2c664:	b	2c668 <__assert_fail@plt+0x1b060>
   2c668:	ldr	r0, [fp, #-12]
   2c66c:	add	r0, r0, #0
   2c670:	movw	r1, #0
   2c674:	cmp	r1, r0
   2c678:	blt	2c700 <__assert_fail@plt+0x1b0f8>
   2c67c:	b	2c720 <__assert_fail@plt+0x1b118>
   2c680:	ldr	r0, [fp, #-12]
   2c684:	sub	r0, r0, #1
   2c688:	mvn	r1, #0
   2c68c:	cmp	r1, r0
   2c690:	blt	2c700 <__assert_fail@plt+0x1b0f8>
   2c694:	b	2c720 <__assert_fail@plt+0x1b118>
   2c698:	ldr	r0, [fp, #-8]
   2c69c:	ldr	r2, [r0]
   2c6a0:	ldr	r3, [r0, #4]
   2c6a4:	mov	r0, #0
   2c6a8:	str	r0, [sp, #268]	; 0x10c
   2c6ac:	ldr	r1, [sp, #268]	; 0x10c
   2c6b0:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2c6b4:	ldr	r2, [fp, #-12]
   2c6b8:	subs	r0, r0, r2
   2c6bc:	sbcs	r1, r1, r2, asr #31
   2c6c0:	str	r0, [sp, #264]	; 0x108
   2c6c4:	str	r1, [sp, #260]	; 0x104
   2c6c8:	bcc	2c700 <__assert_fail@plt+0x1b0f8>
   2c6cc:	b	2c720 <__assert_fail@plt+0x1b118>
   2c6d0:	ldr	r0, [fp, #-12]
   2c6d4:	mvn	r1, #0
   2c6d8:	udiv	r0, r1, r0
   2c6dc:	ldr	r1, [fp, #-8]
   2c6e0:	ldr	r2, [r1]
   2c6e4:	ldr	r1, [r1, #4]
   2c6e8:	subs	r0, r0, r2
   2c6ec:	rscs	r1, r1, #0
   2c6f0:	str	r0, [sp, #256]	; 0x100
   2c6f4:	str	r1, [sp, #252]	; 0xfc
   2c6f8:	bcs	2c720 <__assert_fail@plt+0x1b118>
   2c6fc:	b	2c700 <__assert_fail@plt+0x1b0f8>
   2c700:	ldr	r0, [fp, #-8]
   2c704:	ldr	r0, [r0]
   2c708:	ldr	r1, [fp, #-12]
   2c70c:	mul	r0, r0, r1
   2c710:	mov	r1, #0
   2c714:	str	r1, [fp, #-20]	; 0xffffffec
   2c718:	str	r0, [fp, #-24]	; 0xffffffe8
   2c71c:	b	2d260 <__assert_fail@plt+0x1bc58>
   2c720:	ldr	r0, [fp, #-8]
   2c724:	ldr	r0, [r0]
   2c728:	ldr	r1, [fp, #-12]
   2c72c:	mul	r0, r0, r1
   2c730:	mov	r1, #0
   2c734:	str	r1, [fp, #-20]	; 0xffffffec
   2c738:	str	r0, [fp, #-24]	; 0xffffffe8
   2c73c:	b	2d27c <__assert_fail@plt+0x1bc74>
   2c740:	b	2cc5c <__assert_fail@plt+0x1b654>
   2c744:	b	2c9d8 <__assert_fail@plt+0x1b3d0>
   2c748:	ldr	r0, [fp, #-12]
   2c74c:	cmp	r0, #0
   2c750:	bge	2c8c4 <__assert_fail@plt+0x1b2bc>
   2c754:	mov	r0, #1
   2c758:	cmp	r0, #0
   2c75c:	bne	2c818 <__assert_fail@plt+0x1b210>
   2c760:	b	2c764 <__assert_fail@plt+0x1b15c>
   2c764:	b	2c768 <__assert_fail@plt+0x1b160>
   2c768:	ldr	r0, [fp, #-8]
   2c76c:	ldr	r1, [r0]
   2c770:	ldr	r0, [r0, #4]
   2c774:	ldr	r2, [fp, #-12]
   2c778:	mvn	r3, #-2147483648	; 0x80000000
   2c77c:	sdiv	r2, r3, r2
   2c780:	subs	r1, r1, r2
   2c784:	sbcs	r0, r0, r2, asr #31
   2c788:	str	r1, [sp, #248]	; 0xf8
   2c78c:	str	r0, [sp, #244]	; 0xf4
   2c790:	bcc	2c998 <__assert_fail@plt+0x1b390>
   2c794:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c798:	b	2c79c <__assert_fail@plt+0x1b194>
   2c79c:	ldr	r0, [pc, #2816]	; 2d2a4 <__assert_fail@plt+0x1bc9c>
   2c7a0:	ldr	r1, [fp, #-12]
   2c7a4:	cmp	r1, r0
   2c7a8:	blt	2c7c0 <__assert_fail@plt+0x1b1b8>
   2c7ac:	b	2c7cc <__assert_fail@plt+0x1b1c4>
   2c7b0:	ldr	r0, [fp, #-12]
   2c7b4:	movw	r1, #0
   2c7b8:	cmp	r1, r0
   2c7bc:	bge	2c7cc <__assert_fail@plt+0x1b1c4>
   2c7c0:	movw	r0, #0
   2c7c4:	str	r0, [sp, #240]	; 0xf0
   2c7c8:	b	2c7e4 <__assert_fail@plt+0x1b1dc>
   2c7cc:	ldr	r0, [pc, #2772]	; 2d2a8 <__assert_fail@plt+0x1bca0>
   2c7d0:	ldr	r1, [fp, #-12]
   2c7d4:	movw	r2, #0
   2c7d8:	sub	r1, r2, r1
   2c7dc:	sdiv	r0, r0, r1
   2c7e0:	str	r0, [sp, #240]	; 0xf0
   2c7e4:	ldr	r0, [sp, #240]	; 0xf0
   2c7e8:	ldr	r1, [fp, #-8]
   2c7ec:	ldr	r2, [r1]
   2c7f0:	ldr	r1, [r1, #4]
   2c7f4:	mvn	r1, r1
   2c7f8:	mvn	r2, r2
   2c7fc:	subs	r2, r2, r0
   2c800:	sbcs	r0, r1, r0, asr #31
   2c804:	str	r2, [sp, #236]	; 0xec
   2c808:	str	r0, [sp, #232]	; 0xe8
   2c80c:	bcs	2c998 <__assert_fail@plt+0x1b390>
   2c810:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c814:	andhi	r0, r0, r1
   2c818:	ldr	r0, [fp, #-12]
   2c81c:	cmn	r0, #1
   2c820:	bne	2c894 <__assert_fail@plt+0x1b28c>
   2c824:	b	2c848 <__assert_fail@plt+0x1b240>
   2c828:	ldr	r0, [fp, #-8]
   2c82c:	ldr	r1, [r0]
   2c830:	ldr	r0, [r0, #4]
   2c834:	eor	r1, r1, #-2147483648	; 0x80000000
   2c838:	orr	r0, r1, r0
   2c83c:	cmp	r0, #0
   2c840:	bne	2c998 <__assert_fail@plt+0x1b390>
   2c844:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c848:	ldr	r0, [fp, #-8]
   2c84c:	ldr	r1, [r0]
   2c850:	ldr	r0, [r0, #4]
   2c854:	orr	r0, r1, r0
   2c858:	cmp	r0, #0
   2c85c:	beq	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c860:	b	2c864 <__assert_fail@plt+0x1b25c>
   2c864:	ldr	r0, [fp, #-8]
   2c868:	ldr	r1, [r0]
   2c86c:	ldr	r0, [r0, #4]
   2c870:	subs	r1, r1, #1
   2c874:	sbc	r0, r0, #0
   2c878:	mvn	r2, #-2147483648	; 0x80000000
   2c87c:	subs	r1, r2, r1
   2c880:	rscs	r0, r0, #0
   2c884:	str	r1, [sp, #228]	; 0xe4
   2c888:	str	r0, [sp, #224]	; 0xe0
   2c88c:	bcc	2c998 <__assert_fail@plt+0x1b390>
   2c890:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c894:	ldr	r0, [fp, #-12]
   2c898:	mov	r1, #-2147483648	; 0x80000000
   2c89c:	sdiv	r0, r1, r0
   2c8a0:	ldr	r1, [fp, #-8]
   2c8a4:	ldr	r2, [r1]
   2c8a8:	ldr	r1, [r1, #4]
   2c8ac:	subs	r2, r0, r2
   2c8b0:	rscs	r0, r1, r0, asr #31
   2c8b4:	str	r2, [sp, #220]	; 0xdc
   2c8b8:	str	r0, [sp, #216]	; 0xd8
   2c8bc:	bcc	2c998 <__assert_fail@plt+0x1b390>
   2c8c0:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c8c4:	ldr	r0, [fp, #-12]
   2c8c8:	cmp	r0, #0
   2c8cc:	bne	2c8d4 <__assert_fail@plt+0x1b2cc>
   2c8d0:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c8d4:	mov	r0, #1
   2c8d8:	cmp	r0, #0
   2c8dc:	bne	2c968 <__assert_fail@plt+0x1b360>
   2c8e0:	b	2c8e4 <__assert_fail@plt+0x1b2dc>
   2c8e4:	ldr	r0, [fp, #-8]
   2c8e8:	ldr	r1, [r0]
   2c8ec:	ldr	r0, [r0, #4]
   2c8f0:	and	r0, r1, r0
   2c8f4:	cmn	r0, #1
   2c8f8:	bne	2c934 <__assert_fail@plt+0x1b32c>
   2c8fc:	b	2c900 <__assert_fail@plt+0x1b2f8>
   2c900:	b	2c904 <__assert_fail@plt+0x1b2fc>
   2c904:	ldr	r0, [fp, #-12]
   2c908:	add	r0, r0, #-2147483648	; 0x80000000
   2c90c:	movw	r1, #0
   2c910:	cmp	r1, r0
   2c914:	blt	2c998 <__assert_fail@plt+0x1b390>
   2c918:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c91c:	ldr	r0, [pc, #2436]	; 2d2a8 <__assert_fail@plt+0x1bca0>
   2c920:	ldr	r1, [fp, #-12]
   2c924:	sub	r1, r1, #1
   2c928:	cmp	r0, r1
   2c92c:	blt	2c998 <__assert_fail@plt+0x1b390>
   2c930:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c934:	ldr	r0, [fp, #-8]
   2c938:	ldr	r2, [r0]
   2c93c:	ldr	r3, [r0, #4]
   2c940:	mov	r0, #-2147483648	; 0x80000000
   2c944:	mvn	r1, #0
   2c948:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2c94c:	ldr	r2, [fp, #-12]
   2c950:	subs	r0, r0, r2
   2c954:	sbcs	r1, r1, r2, asr #31
   2c958:	str	r0, [sp, #212]	; 0xd4
   2c95c:	str	r1, [sp, #208]	; 0xd0
   2c960:	bcc	2c998 <__assert_fail@plt+0x1b390>
   2c964:	b	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c968:	ldr	r0, [fp, #-12]
   2c96c:	mvn	r1, #-2147483648	; 0x80000000
   2c970:	sdiv	r0, r1, r0
   2c974:	ldr	r1, [fp, #-8]
   2c978:	ldr	r2, [r1]
   2c97c:	ldr	r1, [r1, #4]
   2c980:	subs	r2, r0, r2
   2c984:	rscs	r0, r1, r0, asr #31
   2c988:	str	r2, [sp, #204]	; 0xcc
   2c98c:	str	r0, [sp, #200]	; 0xc8
   2c990:	bcs	2c9b8 <__assert_fail@plt+0x1b3b0>
   2c994:	b	2c998 <__assert_fail@plt+0x1b390>
   2c998:	ldr	r0, [fp, #-8]
   2c99c:	ldr	r0, [r0]
   2c9a0:	ldr	r1, [fp, #-12]
   2c9a4:	mul	r0, r0, r1
   2c9a8:	asr	r1, r0, #31
   2c9ac:	str	r0, [fp, #-24]	; 0xffffffe8
   2c9b0:	str	r1, [fp, #-20]	; 0xffffffec
   2c9b4:	b	2d260 <__assert_fail@plt+0x1bc58>
   2c9b8:	ldr	r0, [fp, #-8]
   2c9bc:	ldr	r0, [r0]
   2c9c0:	ldr	r1, [fp, #-12]
   2c9c4:	mul	r0, r0, r1
   2c9c8:	asr	r1, r0, #31
   2c9cc:	str	r0, [fp, #-24]	; 0xffffffe8
   2c9d0:	str	r1, [fp, #-20]	; 0xffffffec
   2c9d4:	b	2d27c <__assert_fail@plt+0x1bc74>
   2c9d8:	ldr	r0, [fp, #-12]
   2c9dc:	cmp	r0, #0
   2c9e0:	bge	2cb38 <__assert_fail@plt+0x1b530>
   2c9e4:	mov	r0, #1
   2c9e8:	cmp	r0, #0
   2c9ec:	bne	2caa4 <__assert_fail@plt+0x1b49c>
   2c9f0:	b	2c9f4 <__assert_fail@plt+0x1b3ec>
   2c9f4:	b	2ca28 <__assert_fail@plt+0x1b420>
   2c9f8:	ldr	r0, [fp, #-8]
   2c9fc:	ldr	r1, [r0]
   2ca00:	ldr	r0, [r0, #4]
   2ca04:	ldr	r2, [fp, #-12]
   2ca08:	mvn	r3, #0
   2ca0c:	udiv	r2, r3, r2
   2ca10:	subs	r1, r1, r2
   2ca14:	sbcs	r0, r0, #0
   2ca18:	str	r1, [sp, #196]	; 0xc4
   2ca1c:	str	r0, [sp, #192]	; 0xc0
   2ca20:	bcc	2cc1c <__assert_fail@plt+0x1b614>
   2ca24:	b	2cc3c <__assert_fail@plt+0x1b634>
   2ca28:	b	2ca2c <__assert_fail@plt+0x1b424>
   2ca2c:	ldr	r0, [pc, #2160]	; 2d2a4 <__assert_fail@plt+0x1bc9c>
   2ca30:	ldr	r1, [fp, #-12]
   2ca34:	cmp	r1, r0
   2ca38:	blt	2ca50 <__assert_fail@plt+0x1b448>
   2ca3c:	b	2ca5c <__assert_fail@plt+0x1b454>
   2ca40:	ldr	r0, [fp, #-12]
   2ca44:	movw	r1, #0
   2ca48:	cmp	r1, r0
   2ca4c:	bge	2ca5c <__assert_fail@plt+0x1b454>
   2ca50:	movw	r0, #1
   2ca54:	str	r0, [sp, #188]	; 0xbc
   2ca58:	b	2ca74 <__assert_fail@plt+0x1b46c>
   2ca5c:	ldr	r0, [fp, #-12]
   2ca60:	movw	r1, #0
   2ca64:	sub	r0, r1, r0
   2ca68:	mvn	r1, #0
   2ca6c:	udiv	r0, r1, r0
   2ca70:	str	r0, [sp, #188]	; 0xbc
   2ca74:	ldr	r0, [sp, #188]	; 0xbc
   2ca78:	ldr	r1, [fp, #-8]
   2ca7c:	ldr	r2, [r1]
   2ca80:	ldr	r1, [r1, #4]
   2ca84:	mvn	r1, r1
   2ca88:	mvn	r2, r2
   2ca8c:	subs	r0, r2, r0
   2ca90:	sbcs	r1, r1, #0
   2ca94:	str	r0, [sp, #184]	; 0xb8
   2ca98:	str	r1, [sp, #180]	; 0xb4
   2ca9c:	bcs	2cc1c <__assert_fail@plt+0x1b614>
   2caa0:	b	2cc3c <__assert_fail@plt+0x1b634>
   2caa4:	b	2caa8 <__assert_fail@plt+0x1b4a0>
   2caa8:	b	2cb08 <__assert_fail@plt+0x1b500>
   2caac:	b	2cb08 <__assert_fail@plt+0x1b500>
   2cab0:	ldr	r0, [fp, #-12]
   2cab4:	cmn	r0, #1
   2cab8:	bne	2cb08 <__assert_fail@plt+0x1b500>
   2cabc:	b	2cadc <__assert_fail@plt+0x1b4d4>
   2cac0:	ldr	r0, [fp, #-8]
   2cac4:	ldr	r1, [r0]
   2cac8:	ldr	r0, [r0, #4]
   2cacc:	orr	r0, r1, r0
   2cad0:	cmp	r0, #0
   2cad4:	bne	2cc1c <__assert_fail@plt+0x1b614>
   2cad8:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cadc:	ldr	r0, [fp, #-8]
   2cae0:	ldr	r1, [r0]
   2cae4:	ldr	r0, [r0, #4]
   2cae8:	orr	r0, r1, r0
   2caec:	cmp	r0, #0
   2caf0:	beq	2cc3c <__assert_fail@plt+0x1b634>
   2caf4:	b	2caf8 <__assert_fail@plt+0x1b4f0>
   2caf8:	mov	r0, #0
   2cafc:	cmp	r0, #0
   2cb00:	bne	2cc1c <__assert_fail@plt+0x1b614>
   2cb04:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cb08:	ldr	r0, [fp, #-12]
   2cb0c:	mov	r1, #0
   2cb10:	sdiv	r0, r1, r0
   2cb14:	ldr	r1, [fp, #-8]
   2cb18:	ldr	r2, [r1]
   2cb1c:	ldr	r1, [r1, #4]
   2cb20:	subs	r2, r0, r2
   2cb24:	rscs	r0, r1, r0, asr #31
   2cb28:	str	r2, [sp, #176]	; 0xb0
   2cb2c:	str	r0, [sp, #172]	; 0xac
   2cb30:	bcc	2cc1c <__assert_fail@plt+0x1b614>
   2cb34:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cb38:	ldr	r0, [fp, #-12]
   2cb3c:	cmp	r0, #0
   2cb40:	bne	2cb48 <__assert_fail@plt+0x1b540>
   2cb44:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cb48:	mov	r0, #1
   2cb4c:	cmp	r0, #0
   2cb50:	bne	2cbec <__assert_fail@plt+0x1b5e4>
   2cb54:	b	2cb58 <__assert_fail@plt+0x1b550>
   2cb58:	b	2cb60 <__assert_fail@plt+0x1b558>
   2cb5c:	b	2cb64 <__assert_fail@plt+0x1b55c>
   2cb60:	b	2cbb4 <__assert_fail@plt+0x1b5ac>
   2cb64:	ldr	r0, [fp, #-8]
   2cb68:	ldr	r1, [r0]
   2cb6c:	ldr	r0, [r0, #4]
   2cb70:	and	r0, r1, r0
   2cb74:	cmn	r0, #1
   2cb78:	bne	2cbb4 <__assert_fail@plt+0x1b5ac>
   2cb7c:	b	2cb80 <__assert_fail@plt+0x1b578>
   2cb80:	b	2cb84 <__assert_fail@plt+0x1b57c>
   2cb84:	ldr	r0, [fp, #-12]
   2cb88:	add	r0, r0, #0
   2cb8c:	movw	r1, #0
   2cb90:	cmp	r1, r0
   2cb94:	blt	2cc1c <__assert_fail@plt+0x1b614>
   2cb98:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cb9c:	ldr	r0, [fp, #-12]
   2cba0:	sub	r0, r0, #1
   2cba4:	mvn	r1, #0
   2cba8:	cmp	r1, r0
   2cbac:	blt	2cc1c <__assert_fail@plt+0x1b614>
   2cbb0:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cbb4:	ldr	r0, [fp, #-8]
   2cbb8:	ldr	r2, [r0]
   2cbbc:	ldr	r3, [r0, #4]
   2cbc0:	mov	r0, #0
   2cbc4:	str	r0, [sp, #168]	; 0xa8
   2cbc8:	ldr	r1, [sp, #168]	; 0xa8
   2cbcc:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2cbd0:	ldr	r2, [fp, #-12]
   2cbd4:	subs	r0, r0, r2
   2cbd8:	sbcs	r1, r1, r2, asr #31
   2cbdc:	str	r0, [sp, #164]	; 0xa4
   2cbe0:	str	r1, [sp, #160]	; 0xa0
   2cbe4:	bcc	2cc1c <__assert_fail@plt+0x1b614>
   2cbe8:	b	2cc3c <__assert_fail@plt+0x1b634>
   2cbec:	ldr	r0, [fp, #-12]
   2cbf0:	mvn	r1, #0
   2cbf4:	udiv	r0, r1, r0
   2cbf8:	ldr	r1, [fp, #-8]
   2cbfc:	ldr	r2, [r1]
   2cc00:	ldr	r1, [r1, #4]
   2cc04:	subs	r0, r0, r2
   2cc08:	rscs	r1, r1, #0
   2cc0c:	str	r0, [sp, #156]	; 0x9c
   2cc10:	str	r1, [sp, #152]	; 0x98
   2cc14:	bcs	2cc3c <__assert_fail@plt+0x1b634>
   2cc18:	b	2cc1c <__assert_fail@plt+0x1b614>
   2cc1c:	ldr	r0, [fp, #-8]
   2cc20:	ldr	r0, [r0]
   2cc24:	ldr	r1, [fp, #-12]
   2cc28:	mul	r0, r0, r1
   2cc2c:	mov	r1, #0
   2cc30:	str	r1, [fp, #-20]	; 0xffffffec
   2cc34:	str	r0, [fp, #-24]	; 0xffffffe8
   2cc38:	b	2d260 <__assert_fail@plt+0x1bc58>
   2cc3c:	ldr	r0, [fp, #-8]
   2cc40:	ldr	r0, [r0]
   2cc44:	ldr	r1, [fp, #-12]
   2cc48:	mul	r0, r0, r1
   2cc4c:	mov	r1, #0
   2cc50:	str	r1, [fp, #-20]	; 0xffffffec
   2cc54:	str	r0, [fp, #-24]	; 0xffffffe8
   2cc58:	b	2d27c <__assert_fail@plt+0x1bc74>
   2cc5c:	b	2cf78 <__assert_fail@plt+0x1b970>
   2cc60:	ldr	r0, [fp, #-12]
   2cc64:	cmp	r0, #0
   2cc68:	bge	2ce2c <__assert_fail@plt+0x1b824>
   2cc6c:	mov	r0, #1
   2cc70:	cmp	r0, #0
   2cc74:	bne	2cd74 <__assert_fail@plt+0x1b76c>
   2cc78:	b	2cc7c <__assert_fail@plt+0x1b674>
   2cc7c:	b	2cc80 <__assert_fail@plt+0x1b678>
   2cc80:	ldr	r0, [fp, #-8]
   2cc84:	ldr	r1, [r0]
   2cc88:	ldr	r0, [r0, #4]
   2cc8c:	ldr	r2, [fp, #-12]
   2cc90:	asr	r3, r2, #31
   2cc94:	mvn	ip, #0
   2cc98:	mvn	lr, #-2147483648	; 0x80000000
   2cc9c:	str	r0, [sp, #148]	; 0x94
   2cca0:	mov	r0, ip
   2cca4:	str	r1, [sp, #144]	; 0x90
   2cca8:	mov	r1, lr
   2ccac:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2ccb0:	ldr	r2, [sp, #144]	; 0x90
   2ccb4:	subs	r0, r2, r0
   2ccb8:	ldr	r2, [sp, #148]	; 0x94
   2ccbc:	sbcs	r1, r2, r1
   2ccc0:	str	r0, [sp, #140]	; 0x8c
   2ccc4:	str	r1, [sp, #136]	; 0x88
   2ccc8:	bcc	2cf20 <__assert_fail@plt+0x1b918>
   2cccc:	b	2cf4c <__assert_fail@plt+0x1b944>
   2ccd0:	b	2ccd4 <__assert_fail@plt+0x1b6cc>
   2ccd4:	ldr	r0, [pc, #1480]	; 2d2a4 <__assert_fail@plt+0x1bc9c>
   2ccd8:	ldr	r1, [fp, #-12]
   2ccdc:	cmp	r1, r0
   2cce0:	blt	2ccf8 <__assert_fail@plt+0x1b6f0>
   2cce4:	b	2cd0c <__assert_fail@plt+0x1b704>
   2cce8:	ldr	r0, [fp, #-12]
   2ccec:	movw	r1, #0
   2ccf0:	cmp	r1, r0
   2ccf4:	bge	2cd0c <__assert_fail@plt+0x1b704>
   2ccf8:	mov	r0, #0
   2ccfc:	mvn	r1, #0
   2cd00:	str	r1, [sp, #132]	; 0x84
   2cd04:	str	r0, [sp, #128]	; 0x80
   2cd08:	b	2cd40 <__assert_fail@plt+0x1b738>
   2cd0c:	ldr	r0, [fp, #-12]
   2cd10:	rsb	r0, r0, #0
   2cd14:	asr	r3, r0, #31
   2cd18:	mvn	r1, #0
   2cd1c:	mvn	r2, #-2147483648	; 0x80000000
   2cd20:	str	r0, [sp, #124]	; 0x7c
   2cd24:	mov	r0, r1
   2cd28:	mov	r1, r2
   2cd2c:	ldr	r2, [sp, #124]	; 0x7c
   2cd30:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2cd34:	str	r0, [sp, #132]	; 0x84
   2cd38:	str	r1, [sp, #128]	; 0x80
   2cd3c:	b	2cd40 <__assert_fail@plt+0x1b738>
   2cd40:	ldr	r0, [sp, #128]	; 0x80
   2cd44:	ldr	r1, [sp, #132]	; 0x84
   2cd48:	ldr	r2, [fp, #-8]
   2cd4c:	ldr	r3, [r2]
   2cd50:	ldr	r2, [r2, #4]
   2cd54:	mvn	r2, r2
   2cd58:	mvn	r3, r3
   2cd5c:	subs	r1, r3, r1
   2cd60:	sbcs	r0, r2, r0
   2cd64:	str	r1, [sp, #120]	; 0x78
   2cd68:	str	r0, [sp, #116]	; 0x74
   2cd6c:	bcs	2cf20 <__assert_fail@plt+0x1b918>
   2cd70:	b	2cf4c <__assert_fail@plt+0x1b944>
   2cd74:	ldr	r0, [fp, #-12]
   2cd78:	cmn	r0, #1
   2cd7c:	bne	2cde4 <__assert_fail@plt+0x1b7dc>
   2cd80:	b	2cda4 <__assert_fail@plt+0x1b79c>
   2cd84:	ldr	r0, [fp, #-8]
   2cd88:	ldr	r1, [r0]
   2cd8c:	ldr	r0, [r0, #4]
   2cd90:	eor	r0, r0, #-2147483648	; 0x80000000
   2cd94:	orr	r0, r1, r0
   2cd98:	cmp	r0, #0
   2cd9c:	bne	2cf20 <__assert_fail@plt+0x1b918>
   2cda0:	b	2cf4c <__assert_fail@plt+0x1b944>
   2cda4:	ldr	r0, [fp, #-8]
   2cda8:	ldr	r1, [r0]
   2cdac:	ldr	r0, [r0, #4]
   2cdb0:	orr	r0, r1, r0
   2cdb4:	cmp	r0, #0
   2cdb8:	beq	2cf4c <__assert_fail@plt+0x1b944>
   2cdbc:	b	2cdc0 <__assert_fail@plt+0x1b7b8>
   2cdc0:	ldr	r0, [fp, #-8]
   2cdc4:	ldr	r1, [r0]
   2cdc8:	ldr	r0, [r0, #4]
   2cdcc:	subs	r1, r1, #1
   2cdd0:	sbc	r0, r0, #0
   2cdd4:	cmp	r0, #0
   2cdd8:	str	r1, [sp, #112]	; 0x70
   2cddc:	blt	2cf20 <__assert_fail@plt+0x1b918>
   2cde0:	b	2cf4c <__assert_fail@plt+0x1b944>
   2cde4:	ldr	r0, [fp, #-12]
   2cde8:	asr	r3, r0, #31
   2cdec:	mov	r1, #0
   2cdf0:	mov	r2, #-2147483648	; 0x80000000
   2cdf4:	str	r0, [sp, #108]	; 0x6c
   2cdf8:	mov	r0, r1
   2cdfc:	mov	r1, r2
   2ce00:	ldr	r2, [sp, #108]	; 0x6c
   2ce04:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2ce08:	ldr	r2, [fp, #-8]
   2ce0c:	ldr	r3, [r2]
   2ce10:	ldr	r2, [r2, #4]
   2ce14:	subs	r0, r0, r3
   2ce18:	sbcs	r1, r1, r2
   2ce1c:	str	r0, [sp, #104]	; 0x68
   2ce20:	str	r1, [sp, #100]	; 0x64
   2ce24:	bcc	2cf20 <__assert_fail@plt+0x1b918>
   2ce28:	b	2cf4c <__assert_fail@plt+0x1b944>
   2ce2c:	ldr	r0, [fp, #-12]
   2ce30:	cmp	r0, #0
   2ce34:	bne	2ce3c <__assert_fail@plt+0x1b834>
   2ce38:	b	2cf4c <__assert_fail@plt+0x1b944>
   2ce3c:	mov	r0, #1
   2ce40:	cmp	r0, #0
   2ce44:	bne	2ced8 <__assert_fail@plt+0x1b8d0>
   2ce48:	b	2ce4c <__assert_fail@plt+0x1b844>
   2ce4c:	ldr	r0, [fp, #-8]
   2ce50:	ldr	r1, [r0]
   2ce54:	ldr	r0, [r0, #4]
   2ce58:	and	r0, r1, r0
   2ce5c:	cmn	r0, #1
   2ce60:	bne	2cea4 <__assert_fail@plt+0x1b89c>
   2ce64:	b	2ce68 <__assert_fail@plt+0x1b860>
   2ce68:	b	2ce6c <__assert_fail@plt+0x1b864>
   2ce6c:	ldr	r0, [fp, #-12]
   2ce70:	mov	r1, #-2147483648	; 0x80000000
   2ce74:	add	r1, r1, r0, asr #31
   2ce78:	rsbs	r0, r0, #0
   2ce7c:	rscs	r1, r1, #0
   2ce80:	str	r0, [sp, #96]	; 0x60
   2ce84:	str	r1, [sp, #92]	; 0x5c
   2ce88:	blt	2cf20 <__assert_fail@plt+0x1b918>
   2ce8c:	b	2cf4c <__assert_fail@plt+0x1b944>
   2ce90:	mov	r0, #0
   2ce94:	cmp	r0, #0
   2ce98:	bne	2cf20 <__assert_fail@plt+0x1b918>
   2ce9c:	b	2cf4c <__assert_fail@plt+0x1b944>
   2cea0:			; <UNDEFINED> instruction: 0xffff8000
   2cea4:	ldr	r0, [fp, #-8]
   2cea8:	ldr	r2, [r0]
   2ceac:	ldr	r3, [r0, #4]
   2ceb0:	mov	r0, #0
   2ceb4:	mov	r1, #-2147483648	; 0x80000000
   2ceb8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2cebc:	ldr	r2, [fp, #-12]
   2cec0:	subs	r0, r0, r2
   2cec4:	sbcs	r1, r1, r2, asr #31
   2cec8:	str	r0, [sp, #88]	; 0x58
   2cecc:	str	r1, [sp, #84]	; 0x54
   2ced0:	bcc	2cf20 <__assert_fail@plt+0x1b918>
   2ced4:	b	2cf4c <__assert_fail@plt+0x1b944>
   2ced8:	ldr	r0, [fp, #-12]
   2cedc:	asr	r3, r0, #31
   2cee0:	mvn	r1, #0
   2cee4:	mvn	r2, #-2147483648	; 0x80000000
   2cee8:	str	r0, [sp, #80]	; 0x50
   2ceec:	mov	r0, r1
   2cef0:	mov	r1, r2
   2cef4:	ldr	r2, [sp, #80]	; 0x50
   2cef8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2cefc:	ldr	r2, [fp, #-8]
   2cf00:	ldr	r3, [r2]
   2cf04:	ldr	r2, [r2, #4]
   2cf08:	subs	r0, r0, r3
   2cf0c:	sbcs	r1, r1, r2
   2cf10:	str	r0, [sp, #76]	; 0x4c
   2cf14:	str	r1, [sp, #72]	; 0x48
   2cf18:	bcs	2cf4c <__assert_fail@plt+0x1b944>
   2cf1c:	b	2cf20 <__assert_fail@plt+0x1b918>
   2cf20:	ldr	r0, [fp, #-8]
   2cf24:	ldr	r1, [r0]
   2cf28:	ldr	r0, [r0, #4]
   2cf2c:	ldr	r2, [fp, #-12]
   2cf30:	asr	r3, r2, #31
   2cf34:	umull	ip, lr, r1, r2
   2cf38:	mla	r1, r1, r3, lr
   2cf3c:	mla	r0, r0, r2, r1
   2cf40:	str	ip, [fp, #-24]	; 0xffffffe8
   2cf44:	str	r0, [fp, #-20]	; 0xffffffec
   2cf48:	b	2d260 <__assert_fail@plt+0x1bc58>
   2cf4c:	ldr	r0, [fp, #-8]
   2cf50:	ldr	r1, [r0]
   2cf54:	ldr	r0, [r0, #4]
   2cf58:	ldr	r2, [fp, #-12]
   2cf5c:	asr	r3, r2, #31
   2cf60:	umull	ip, lr, r1, r2
   2cf64:	mla	r1, r1, r3, lr
   2cf68:	mla	r0, r0, r2, r1
   2cf6c:	str	ip, [fp, #-24]	; 0xffffffe8
   2cf70:	str	r0, [fp, #-20]	; 0xffffffec
   2cf74:	b	2d27c <__assert_fail@plt+0x1bc74>
   2cf78:	ldr	r0, [fp, #-12]
   2cf7c:	cmp	r0, #0
   2cf80:	bge	2d114 <__assert_fail@plt+0x1bb0c>
   2cf84:	mov	r0, #1
   2cf88:	cmp	r0, #0
   2cf8c:	bne	2d080 <__assert_fail@plt+0x1ba78>
   2cf90:	b	2cf94 <__assert_fail@plt+0x1b98c>
   2cf94:	b	2cfe4 <__assert_fail@plt+0x1b9dc>
   2cf98:	ldr	r0, [fp, #-8]
   2cf9c:	ldr	r1, [r0]
   2cfa0:	ldr	r0, [r0, #4]
   2cfa4:	ldr	r2, [fp, #-12]
   2cfa8:	asr	r3, r2, #31
   2cfac:	mvn	ip, #0
   2cfb0:	str	r0, [sp, #68]	; 0x44
   2cfb4:	mov	r0, ip
   2cfb8:	str	r1, [sp, #64]	; 0x40
   2cfbc:	mov	r1, ip
   2cfc0:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2cfc4:	ldr	r2, [sp, #64]	; 0x40
   2cfc8:	subs	r0, r2, r0
   2cfcc:	ldr	r2, [sp, #68]	; 0x44
   2cfd0:	sbcs	r1, r2, r1
   2cfd4:	str	r0, [sp, #60]	; 0x3c
   2cfd8:	str	r1, [sp, #56]	; 0x38
   2cfdc:	bcc	2d208 <__assert_fail@plt+0x1bc00>
   2cfe0:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2cfe4:	b	2cfe8 <__assert_fail@plt+0x1b9e0>
   2cfe8:	ldr	r0, [pc, #692]	; 2d2a4 <__assert_fail@plt+0x1bc9c>
   2cfec:	ldr	r1, [fp, #-12]
   2cff0:	cmp	r1, r0
   2cff4:	blt	2d00c <__assert_fail@plt+0x1ba04>
   2cff8:	b	2d020 <__assert_fail@plt+0x1ba18>
   2cffc:	ldr	r0, [fp, #-12]
   2d000:	movw	r1, #0
   2d004:	cmp	r1, r0
   2d008:	bge	2d020 <__assert_fail@plt+0x1ba18>
   2d00c:	mov	r0, #1
   2d010:	mvn	r1, #0
   2d014:	str	r1, [sp, #52]	; 0x34
   2d018:	str	r0, [sp, #48]	; 0x30
   2d01c:	b	2d04c <__assert_fail@plt+0x1ba44>
   2d020:	ldr	r0, [fp, #-12]
   2d024:	rsb	r0, r0, #0
   2d028:	asr	r3, r0, #31
   2d02c:	mvn	r1, #0
   2d030:	str	r0, [sp, #44]	; 0x2c
   2d034:	mov	r0, r1
   2d038:	ldr	r2, [sp, #44]	; 0x2c
   2d03c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2d040:	str	r0, [sp, #52]	; 0x34
   2d044:	str	r1, [sp, #48]	; 0x30
   2d048:	b	2d04c <__assert_fail@plt+0x1ba44>
   2d04c:	ldr	r0, [sp, #48]	; 0x30
   2d050:	ldr	r1, [sp, #52]	; 0x34
   2d054:	ldr	r2, [fp, #-8]
   2d058:	ldr	r3, [r2]
   2d05c:	ldr	r2, [r2, #4]
   2d060:	mvn	r2, r2
   2d064:	mvn	r3, r3
   2d068:	subs	r1, r3, r1
   2d06c:	sbcs	r0, r2, r0
   2d070:	str	r1, [sp, #40]	; 0x28
   2d074:	str	r0, [sp, #36]	; 0x24
   2d078:	bcs	2d208 <__assert_fail@plt+0x1bc00>
   2d07c:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d080:	b	2d084 <__assert_fail@plt+0x1ba7c>
   2d084:	b	2d0e4 <__assert_fail@plt+0x1badc>
   2d088:	b	2d0e4 <__assert_fail@plt+0x1badc>
   2d08c:	ldr	r0, [fp, #-12]
   2d090:	cmn	r0, #1
   2d094:	bne	2d0e4 <__assert_fail@plt+0x1badc>
   2d098:	b	2d0b8 <__assert_fail@plt+0x1bab0>
   2d09c:	ldr	r0, [fp, #-8]
   2d0a0:	ldr	r1, [r0]
   2d0a4:	ldr	r0, [r0, #4]
   2d0a8:	orr	r0, r1, r0
   2d0ac:	cmp	r0, #0
   2d0b0:	bne	2d208 <__assert_fail@plt+0x1bc00>
   2d0b4:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d0b8:	ldr	r0, [fp, #-8]
   2d0bc:	ldr	r1, [r0]
   2d0c0:	ldr	r0, [r0, #4]
   2d0c4:	orr	r0, r1, r0
   2d0c8:	cmp	r0, #0
   2d0cc:	beq	2d234 <__assert_fail@plt+0x1bc2c>
   2d0d0:	b	2d0d4 <__assert_fail@plt+0x1bacc>
   2d0d4:	mov	r0, #0
   2d0d8:	cmp	r0, #0
   2d0dc:	bne	2d208 <__assert_fail@plt+0x1bc00>
   2d0e0:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d0e4:	ldr	r0, [fp, #-12]
   2d0e8:	mov	r1, #0
   2d0ec:	sdiv	r0, r1, r0
   2d0f0:	ldr	r1, [fp, #-8]
   2d0f4:	ldr	r2, [r1]
   2d0f8:	ldr	r1, [r1, #4]
   2d0fc:	subs	r2, r0, r2
   2d100:	rscs	r0, r1, r0, asr #31
   2d104:	str	r2, [sp, #32]
   2d108:	str	r0, [sp, #28]
   2d10c:	bcc	2d208 <__assert_fail@plt+0x1bc00>
   2d110:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d114:	ldr	r0, [fp, #-12]
   2d118:	cmp	r0, #0
   2d11c:	bne	2d124 <__assert_fail@plt+0x1bb1c>
   2d120:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d124:	mov	r0, #1
   2d128:	cmp	r0, #0
   2d12c:	bne	2d1c8 <__assert_fail@plt+0x1bbc0>
   2d130:	b	2d134 <__assert_fail@plt+0x1bb2c>
   2d134:	b	2d13c <__assert_fail@plt+0x1bb34>
   2d138:	b	2d140 <__assert_fail@plt+0x1bb38>
   2d13c:	b	2d190 <__assert_fail@plt+0x1bb88>
   2d140:	ldr	r0, [fp, #-8]
   2d144:	ldr	r1, [r0]
   2d148:	ldr	r0, [r0, #4]
   2d14c:	and	r0, r1, r0
   2d150:	cmn	r0, #1
   2d154:	bne	2d190 <__assert_fail@plt+0x1bb88>
   2d158:	b	2d15c <__assert_fail@plt+0x1bb54>
   2d15c:	b	2d160 <__assert_fail@plt+0x1bb58>
   2d160:	ldr	r0, [fp, #-12]
   2d164:	add	r0, r0, #0
   2d168:	movw	r1, #0
   2d16c:	cmp	r1, r0
   2d170:	blt	2d208 <__assert_fail@plt+0x1bc00>
   2d174:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d178:	ldr	r0, [fp, #-12]
   2d17c:	sub	r0, r0, #1
   2d180:	mvn	r1, #0
   2d184:	cmp	r1, r0
   2d188:	blt	2d208 <__assert_fail@plt+0x1bc00>
   2d18c:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d190:	ldr	r0, [fp, #-8]
   2d194:	ldr	r2, [r0]
   2d198:	ldr	r3, [r0, #4]
   2d19c:	mov	r0, #0
   2d1a0:	str	r0, [sp, #24]
   2d1a4:	ldr	r1, [sp, #24]
   2d1a8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2d1ac:	ldr	r2, [fp, #-12]
   2d1b0:	subs	r0, r0, r2
   2d1b4:	sbcs	r1, r1, r2, asr #31
   2d1b8:	str	r0, [sp, #20]
   2d1bc:	str	r1, [sp, #16]
   2d1c0:	bcc	2d208 <__assert_fail@plt+0x1bc00>
   2d1c4:	b	2d234 <__assert_fail@plt+0x1bc2c>
   2d1c8:	ldr	r0, [fp, #-12]
   2d1cc:	asr	r3, r0, #31
   2d1d0:	mvn	r1, #0
   2d1d4:	str	r0, [sp, #12]
   2d1d8:	mov	r0, r1
   2d1dc:	ldr	r2, [sp, #12]
   2d1e0:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2d1e4:	ldr	r2, [fp, #-8]
   2d1e8:	ldr	r3, [r2]
   2d1ec:	ldr	r2, [r2, #4]
   2d1f0:	subs	r0, r0, r3
   2d1f4:	sbcs	r1, r1, r2
   2d1f8:	str	r0, [sp, #8]
   2d1fc:	str	r1, [sp, #4]
   2d200:	bcs	2d234 <__assert_fail@plt+0x1bc2c>
   2d204:	b	2d208 <__assert_fail@plt+0x1bc00>
   2d208:	ldr	r0, [fp, #-8]
   2d20c:	ldr	r1, [r0]
   2d210:	ldr	r0, [r0, #4]
   2d214:	ldr	r2, [fp, #-12]
   2d218:	asr	r3, r2, #31
   2d21c:	umull	ip, lr, r1, r2
   2d220:	mla	r1, r1, r3, lr
   2d224:	mla	r0, r0, r2, r1
   2d228:	str	ip, [fp, #-24]	; 0xffffffe8
   2d22c:	str	r0, [fp, #-20]	; 0xffffffec
   2d230:	b	2d260 <__assert_fail@plt+0x1bc58>
   2d234:	ldr	r0, [fp, #-8]
   2d238:	ldr	r1, [r0]
   2d23c:	ldr	r0, [r0, #4]
   2d240:	ldr	r2, [fp, #-12]
   2d244:	asr	r3, r2, #31
   2d248:	umull	ip, lr, r1, r2
   2d24c:	mla	r1, r1, r3, lr
   2d250:	mla	r0, r0, r2, r1
   2d254:	str	ip, [fp, #-24]	; 0xffffffe8
   2d258:	str	r0, [fp, #-20]	; 0xffffffec
   2d25c:	b	2d27c <__assert_fail@plt+0x1bc74>
   2d260:	ldr	r0, [fp, #-8]
   2d264:	mvn	r1, #0
   2d268:	str	r1, [r0, #4]
   2d26c:	str	r1, [r0]
   2d270:	movw	r0, #1
   2d274:	str	r0, [fp, #-4]
   2d278:	b	2d298 <__assert_fail@plt+0x1bc90>
   2d27c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2d280:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d284:	ldr	r2, [fp, #-8]
   2d288:	str	r1, [r2, #4]
   2d28c:	str	r0, [r2]
   2d290:	movw	r0, #0
   2d294:	str	r0, [fp, #-4]
   2d298:	ldr	r0, [fp, #-4]
   2d29c:	mov	sp, fp
   2d2a0:	pop	{fp, pc}
   2d2a4:	andhi	r0, r0, r1
   2d2a8:	svcvc	0x00ffffff
   2d2ac:	push	{fp, lr}
   2d2b0:	mov	fp, sp
   2d2b4:	sub	sp, sp, #16
   2d2b8:	str	r0, [fp, #-4]
   2d2bc:	str	r1, [sp, #8]
   2d2c0:	str	r2, [sp, #4]
   2d2c4:	movw	r0, #0
   2d2c8:	str	r0, [sp]
   2d2cc:	ldr	r0, [sp, #4]
   2d2d0:	mvn	r1, #0
   2d2d4:	add	r1, r0, r1
   2d2d8:	str	r1, [sp, #4]
   2d2dc:	cmp	r0, #0
   2d2e0:	beq	2d300 <__assert_fail@plt+0x1bcf8>
   2d2e4:	ldr	r0, [fp, #-4]
   2d2e8:	ldr	r1, [sp, #8]
   2d2ec:	bl	2b7a4 <__assert_fail@plt+0x1a19c>
   2d2f0:	ldr	r1, [sp]
   2d2f4:	orr	r0, r1, r0
   2d2f8:	str	r0, [sp]
   2d2fc:	b	2d2cc <__assert_fail@plt+0x1bcc4>
   2d300:	ldr	r0, [sp]
   2d304:	mov	sp, fp
   2d308:	pop	{fp, pc}
   2d30c:	push	{fp, lr}
   2d310:	mov	fp, sp
   2d314:	sub	sp, sp, #16
   2d318:	str	r0, [sp, #8]
   2d31c:	str	r1, [sp, #4]
   2d320:	ldr	r0, [sp, #8]
   2d324:	cmp	r0, #0
   2d328:	beq	2d338 <__assert_fail@plt+0x1bd30>
   2d32c:	ldr	r0, [sp, #4]
   2d330:	cmp	r0, #0
   2d334:	bne	2d344 <__assert_fail@plt+0x1bd3c>
   2d338:	movw	r0, #1
   2d33c:	str	r0, [sp, #4]
   2d340:	str	r0, [sp, #8]
   2d344:	ldr	r0, [sp, #4]
   2d348:	cmp	r0, #0
   2d34c:	beq	2d380 <__assert_fail@plt+0x1bd78>
   2d350:	ldr	r0, [pc, #76]	; 2d3a4 <__assert_fail@plt+0x1bd9c>
   2d354:	ldr	r1, [sp, #4]
   2d358:	udiv	r0, r0, r1
   2d35c:	ldr	r1, [sp, #8]
   2d360:	cmp	r0, r1
   2d364:	bcs	2d380 <__assert_fail@plt+0x1bd78>
   2d368:	bl	114e8 <__errno_location@plt>
   2d36c:	movw	lr, #12
   2d370:	str	lr, [r0]
   2d374:	movw	r0, #0
   2d378:	str	r0, [fp, #-4]
   2d37c:	b	2d398 <__assert_fail@plt+0x1bd90>
   2d380:	ldr	r0, [sp, #8]
   2d384:	ldr	r1, [sp, #4]
   2d388:	bl	112b4 <calloc@plt>
   2d38c:	str	r0, [sp]
   2d390:	ldr	r0, [sp]
   2d394:	str	r0, [fp, #-4]
   2d398:	ldr	r0, [fp, #-4]
   2d39c:	mov	sp, fp
   2d3a0:	pop	{fp, pc}
   2d3a4:	svcvc	0x00ffffff
   2d3a8:	push	{fp, lr}
   2d3ac:	mov	fp, sp
   2d3b0:	sub	sp, sp, #16
   2d3b4:	str	r0, [sp, #8]
   2d3b8:	ldr	r0, [sp, #8]
   2d3bc:	cmp	r0, #0
   2d3c0:	bne	2d3cc <__assert_fail@plt+0x1bdc4>
   2d3c4:	movw	r0, #1
   2d3c8:	str	r0, [sp, #8]
   2d3cc:	ldr	r0, [pc, #64]	; 2d414 <__assert_fail@plt+0x1be0c>
   2d3d0:	ldr	r1, [sp, #8]
   2d3d4:	cmp	r0, r1
   2d3d8:	bcs	2d3f4 <__assert_fail@plt+0x1bdec>
   2d3dc:	bl	114e8 <__errno_location@plt>
   2d3e0:	movw	lr, #12
   2d3e4:	str	lr, [r0]
   2d3e8:	movw	r0, #0
   2d3ec:	str	r0, [fp, #-4]
   2d3f0:	b	2d408 <__assert_fail@plt+0x1be00>
   2d3f4:	ldr	r0, [sp, #8]
   2d3f8:	bl	11440 <malloc@plt>
   2d3fc:	str	r0, [sp, #4]
   2d400:	ldr	r0, [sp, #4]
   2d404:	str	r0, [fp, #-4]
   2d408:	ldr	r0, [fp, #-4]
   2d40c:	mov	sp, fp
   2d410:	pop	{fp, pc}
   2d414:	svcvc	0x00ffffff
   2d418:	push	{fp, lr}
   2d41c:	mov	fp, sp
   2d420:	sub	sp, sp, #16
   2d424:	str	r0, [sp, #8]
   2d428:	str	r1, [sp, #4]
   2d42c:	ldr	r0, [sp, #8]
   2d430:	movw	r1, #0
   2d434:	cmp	r0, r1
   2d438:	bne	2d44c <__assert_fail@plt+0x1be44>
   2d43c:	ldr	r0, [sp, #4]
   2d440:	bl	2d3a8 <__assert_fail@plt+0x1bda0>
   2d444:	str	r0, [fp, #-4]
   2d448:	b	2d4ac <__assert_fail@plt+0x1bea4>
   2d44c:	ldr	r0, [sp, #4]
   2d450:	cmp	r0, #0
   2d454:	bne	2d46c <__assert_fail@plt+0x1be64>
   2d458:	ldr	r0, [sp, #8]
   2d45c:	bl	1c060 <__assert_fail@plt+0xaa58>
   2d460:	movw	r0, #0
   2d464:	str	r0, [fp, #-4]
   2d468:	b	2d4ac <__assert_fail@plt+0x1bea4>
   2d46c:	ldr	r0, [pc, #68]	; 2d4b8 <__assert_fail@plt+0x1beb0>
   2d470:	ldr	r1, [sp, #4]
   2d474:	cmp	r0, r1
   2d478:	bcs	2d494 <__assert_fail@plt+0x1be8c>
   2d47c:	bl	114e8 <__errno_location@plt>
   2d480:	movw	lr, #12
   2d484:	str	lr, [r0]
   2d488:	movw	r0, #0
   2d48c:	str	r0, [fp, #-4]
   2d490:	b	2d4ac <__assert_fail@plt+0x1bea4>
   2d494:	ldr	r0, [sp, #8]
   2d498:	ldr	r1, [sp, #4]
   2d49c:	bl	11398 <realloc@plt>
   2d4a0:	str	r0, [sp]
   2d4a4:	ldr	r0, [sp]
   2d4a8:	str	r0, [fp, #-4]
   2d4ac:	ldr	r0, [fp, #-4]
   2d4b0:	mov	sp, fp
   2d4b4:	pop	{fp, pc}
   2d4b8:	svcvc	0x00ffffff
   2d4bc:	push	{fp, lr}
   2d4c0:	mov	fp, sp
   2d4c4:	sub	sp, sp, #24
   2d4c8:	str	r0, [fp, #-8]
   2d4cc:	str	r1, [sp, #12]
   2d4d0:	ldr	r0, [fp, #-8]
   2d4d4:	str	r0, [sp, #8]
   2d4d8:	ldr	r0, [sp, #12]
   2d4dc:	str	r0, [sp, #4]
   2d4e0:	ldr	r0, [sp, #8]
   2d4e4:	ldr	r1, [sp, #4]
   2d4e8:	cmp	r0, r1
   2d4ec:	bne	2d4fc <__assert_fail@plt+0x1bef4>
   2d4f0:	movw	r0, #0
   2d4f4:	str	r0, [fp, #-4]
   2d4f8:	b	2d568 <__assert_fail@plt+0x1bf60>
   2d4fc:	b	2d500 <__assert_fail@plt+0x1bef8>
   2d500:	ldr	r0, [sp, #8]
   2d504:	ldrb	r0, [r0]
   2d508:	bl	2f64c <__assert_fail@plt+0x1e044>
   2d50c:	strb	r0, [sp, #3]
   2d510:	ldr	r0, [sp, #4]
   2d514:	ldrb	r0, [r0]
   2d518:	bl	2f64c <__assert_fail@plt+0x1e044>
   2d51c:	strb	r0, [sp, #2]
   2d520:	ldrb	r0, [sp, #3]
   2d524:	cmp	r0, #0
   2d528:	bne	2d530 <__assert_fail@plt+0x1bf28>
   2d52c:	b	2d558 <__assert_fail@plt+0x1bf50>
   2d530:	ldr	r0, [sp, #8]
   2d534:	add	r0, r0, #1
   2d538:	str	r0, [sp, #8]
   2d53c:	ldr	r0, [sp, #4]
   2d540:	add	r0, r0, #1
   2d544:	str	r0, [sp, #4]
   2d548:	ldrb	r0, [sp, #3]
   2d54c:	ldrb	r1, [sp, #2]
   2d550:	cmp	r0, r1
   2d554:	beq	2d500 <__assert_fail@plt+0x1bef8>
   2d558:	ldrb	r0, [sp, #3]
   2d55c:	ldrb	r1, [sp, #2]
   2d560:	sub	r0, r0, r1
   2d564:	str	r0, [fp, #-4]
   2d568:	ldr	r0, [fp, #-4]
   2d56c:	mov	sp, fp
   2d570:	pop	{fp, pc}
   2d574:	push	{fp, lr}
   2d578:	mov	fp, sp
   2d57c:	sub	sp, sp, #16
   2d580:	str	r0, [sp, #8]
   2d584:	ldr	r0, [sp, #8]
   2d588:	bl	11404 <__fpending@plt>
   2d58c:	cmp	r0, #0
   2d590:	movw	r0, #0
   2d594:	movne	r0, #1
   2d598:	and	r0, r0, #1
   2d59c:	strb	r0, [sp, #7]
   2d5a0:	ldr	r0, [sp, #8]
   2d5a4:	bl	11410 <ferror_unlocked@plt>
   2d5a8:	cmp	r0, #0
   2d5ac:	movw	r0, #0
   2d5b0:	movne	r0, #1
   2d5b4:	and	r0, r0, #1
   2d5b8:	strb	r0, [sp, #6]
   2d5bc:	ldr	r0, [sp, #8]
   2d5c0:	bl	1bd98 <__assert_fail@plt+0xa790>
   2d5c4:	cmp	r0, #0
   2d5c8:	movw	r0, #0
   2d5cc:	movne	r0, #1
   2d5d0:	and	r0, r0, #1
   2d5d4:	strb	r0, [sp, #5]
   2d5d8:	ldrb	r0, [sp, #6]
   2d5dc:	tst	r0, #1
   2d5e0:	bne	2d60c <__assert_fail@plt+0x1c004>
   2d5e4:	ldrb	r0, [sp, #5]
   2d5e8:	tst	r0, #1
   2d5ec:	beq	2d630 <__assert_fail@plt+0x1c028>
   2d5f0:	ldrb	r0, [sp, #7]
   2d5f4:	tst	r0, #1
   2d5f8:	bne	2d60c <__assert_fail@plt+0x1c004>
   2d5fc:	bl	114e8 <__errno_location@plt>
   2d600:	ldr	r0, [r0]
   2d604:	cmp	r0, #9
   2d608:	beq	2d630 <__assert_fail@plt+0x1c028>
   2d60c:	ldrb	r0, [sp, #5]
   2d610:	tst	r0, #1
   2d614:	bne	2d624 <__assert_fail@plt+0x1c01c>
   2d618:	bl	114e8 <__errno_location@plt>
   2d61c:	movw	lr, #0
   2d620:	str	lr, [r0]
   2d624:	mvn	r0, #0
   2d628:	str	r0, [fp, #-4]
   2d62c:	b	2d638 <__assert_fail@plt+0x1c030>
   2d630:	movw	r0, #0
   2d634:	str	r0, [fp, #-4]
   2d638:	ldr	r0, [fp, #-4]
   2d63c:	mov	sp, fp
   2d640:	pop	{fp, pc}
   2d644:	sub	sp, sp, #8
   2d648:	push	{fp, lr}
   2d64c:	mov	fp, sp
   2d650:	sub	sp, sp, #48	; 0x30
   2d654:	str	r3, [fp, #12]
   2d658:	str	r2, [fp, #8]
   2d65c:	str	r0, [fp, #-4]
   2d660:	str	r1, [fp, #-8]
   2d664:	mvn	r0, #0
   2d668:	str	r0, [fp, #-16]
   2d66c:	add	r0, fp, #8
   2d670:	str	r0, [fp, #-12]
   2d674:	ldr	r0, [fp, #-8]
   2d678:	cmp	r0, #0
   2d67c:	str	r0, [sp, #12]
   2d680:	beq	2d69c <__assert_fail@plt+0x1c094>
   2d684:	b	2d688 <__assert_fail@plt+0x1c080>
   2d688:	movw	r0, #1030	; 0x406
   2d68c:	ldr	r1, [sp, #12]
   2d690:	cmp	r1, r0
   2d694:	beq	2d6c4 <__assert_fail@plt+0x1c0bc>
   2d698:	b	2d6ec <__assert_fail@plt+0x1c0e4>
   2d69c:	ldr	r0, [fp, #-12]
   2d6a0:	add	r1, r0, #4
   2d6a4:	str	r1, [fp, #-12]
   2d6a8:	ldr	r0, [r0]
   2d6ac:	str	r0, [fp, #-20]	; 0xffffffec
   2d6b0:	ldr	r0, [fp, #-4]
   2d6b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d6b8:	bl	2d898 <__assert_fail@plt+0x1c290>
   2d6bc:	str	r0, [fp, #-16]
   2d6c0:	b	2d878 <__assert_fail@plt+0x1c270>
   2d6c4:	ldr	r0, [fp, #-12]
   2d6c8:	add	r1, r0, #4
   2d6cc:	str	r1, [fp, #-12]
   2d6d0:	ldr	r0, [r0]
   2d6d4:	str	r0, [sp, #24]
   2d6d8:	ldr	r0, [fp, #-4]
   2d6dc:	ldr	r1, [sp, #24]
   2d6e0:	bl	2d8cc <__assert_fail@plt+0x1c2c4>
   2d6e4:	str	r0, [fp, #-16]
   2d6e8:	b	2d878 <__assert_fail@plt+0x1c270>
   2d6ec:	ldr	r0, [fp, #-8]
   2d6f0:	cmp	r0, #0
   2d6f4:	str	r0, [sp, #8]
   2d6f8:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d6fc:	b	2d700 <__assert_fail@plt+0x1c0f8>
   2d700:	ldr	r0, [sp, #8]
   2d704:	cmp	r0, #1
   2d708:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d70c:	b	2d710 <__assert_fail@plt+0x1c108>
   2d710:	ldr	r0, [sp, #8]
   2d714:	cmp	r0, #2
   2d718:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d71c:	b	2d720 <__assert_fail@plt+0x1c118>
   2d720:	ldr	r0, [sp, #8]
   2d724:	cmp	r0, #3
   2d728:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d72c:	b	2d730 <__assert_fail@plt+0x1c128>
   2d730:	ldr	r0, [sp, #8]
   2d734:	cmp	r0, #4
   2d738:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d73c:	b	2d740 <__assert_fail@plt+0x1c138>
   2d740:	ldr	r0, [sp, #8]
   2d744:	cmp	r0, #8
   2d748:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d74c:	b	2d750 <__assert_fail@plt+0x1c148>
   2d750:	ldr	r0, [sp, #8]
   2d754:	cmp	r0, #9
   2d758:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d75c:	b	2d760 <__assert_fail@plt+0x1c158>
   2d760:	ldr	r0, [sp, #8]
   2d764:	cmp	r0, #10
   2d768:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d76c:	b	2d770 <__assert_fail@plt+0x1c168>
   2d770:	ldr	r0, [sp, #8]
   2d774:	cmp	r0, #11
   2d778:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d77c:	b	2d780 <__assert_fail@plt+0x1c178>
   2d780:	ldr	r0, [sp, #8]
   2d784:	cmp	r0, #1024	; 0x400
   2d788:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d78c:	b	2d790 <__assert_fail@plt+0x1c188>
   2d790:	movw	r0, #1025	; 0x401
   2d794:	ldr	r1, [sp, #8]
   2d798:	cmp	r1, r0
   2d79c:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d7a0:	b	2d7a4 <__assert_fail@plt+0x1c19c>
   2d7a4:	movw	r0, #1026	; 0x402
   2d7a8:	ldr	r1, [sp, #8]
   2d7ac:	cmp	r1, r0
   2d7b0:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d7b4:	b	2d7b8 <__assert_fail@plt+0x1c1b0>
   2d7b8:	movw	r0, #1030	; 0x406
   2d7bc:	ldr	r1, [sp, #8]
   2d7c0:	sub	r0, r1, r0
   2d7c4:	cmp	r0, #2
   2d7c8:	bcc	2d820 <__assert_fail@plt+0x1c218>
   2d7cc:	b	2d7d0 <__assert_fail@plt+0x1c1c8>
   2d7d0:	movw	r0, #1032	; 0x408
   2d7d4:	ldr	r1, [sp, #8]
   2d7d8:	cmp	r1, r0
   2d7dc:	beq	2d80c <__assert_fail@plt+0x1c204>
   2d7e0:	b	2d7e4 <__assert_fail@plt+0x1c1dc>
   2d7e4:	movw	r0, #1033	; 0x409
   2d7e8:	ldr	r1, [sp, #8]
   2d7ec:	cmp	r1, r0
   2d7f0:	beq	2d820 <__assert_fail@plt+0x1c218>
   2d7f4:	b	2d7f8 <__assert_fail@plt+0x1c1f0>
   2d7f8:	movw	r0, #1034	; 0x40a
   2d7fc:	ldr	r1, [sp, #8]
   2d800:	cmp	r1, r0
   2d804:	bne	2d84c <__assert_fail@plt+0x1c244>
   2d808:	b	2d80c <__assert_fail@plt+0x1c204>
   2d80c:	ldr	r0, [fp, #-4]
   2d810:	ldr	r1, [fp, #-8]
   2d814:	bl	11548 <fcntl64@plt>
   2d818:	str	r0, [fp, #-16]
   2d81c:	b	2d874 <__assert_fail@plt+0x1c26c>
   2d820:	ldr	r0, [fp, #-12]
   2d824:	add	r1, r0, #4
   2d828:	str	r1, [fp, #-12]
   2d82c:	ldr	r0, [r0]
   2d830:	str	r0, [sp, #20]
   2d834:	ldr	r0, [fp, #-4]
   2d838:	ldr	r1, [fp, #-8]
   2d83c:	ldr	r2, [sp, #20]
   2d840:	bl	11548 <fcntl64@plt>
   2d844:	str	r0, [fp, #-16]
   2d848:	b	2d874 <__assert_fail@plt+0x1c26c>
   2d84c:	ldr	r0, [fp, #-12]
   2d850:	add	r1, r0, #4
   2d854:	str	r1, [fp, #-12]
   2d858:	ldr	r0, [r0]
   2d85c:	str	r0, [sp, #16]
   2d860:	ldr	r0, [fp, #-4]
   2d864:	ldr	r1, [fp, #-8]
   2d868:	ldr	r2, [sp, #16]
   2d86c:	bl	11548 <fcntl64@plt>
   2d870:	str	r0, [fp, #-16]
   2d874:	b	2d878 <__assert_fail@plt+0x1c270>
   2d878:	sub	r0, fp, #12
   2d87c:	ldr	r1, [fp, #-16]
   2d880:	str	r0, [sp, #4]
   2d884:	mov	r0, r1
   2d888:	mov	sp, fp
   2d88c:	pop	{fp, lr}
   2d890:	add	sp, sp, #8
   2d894:	bx	lr
   2d898:	push	{fp, lr}
   2d89c:	mov	fp, sp
   2d8a0:	sub	sp, sp, #16
   2d8a4:	str	r0, [fp, #-4]
   2d8a8:	str	r1, [sp, #8]
   2d8ac:	ldr	r0, [fp, #-4]
   2d8b0:	ldr	r2, [sp, #8]
   2d8b4:	movw	r1, #0
   2d8b8:	bl	11548 <fcntl64@plt>
   2d8bc:	str	r0, [sp, #4]
   2d8c0:	ldr	r0, [sp, #4]
   2d8c4:	mov	sp, fp
   2d8c8:	pop	{fp, pc}
   2d8cc:	push	{fp, lr}
   2d8d0:	mov	fp, sp
   2d8d4:	sub	sp, sp, #32
   2d8d8:	str	r0, [fp, #-4]
   2d8dc:	str	r1, [fp, #-8]
   2d8e0:	movw	r0, #9184	; 0x23e0
   2d8e4:	movt	r0, #4
   2d8e8:	ldr	r0, [r0]
   2d8ec:	movw	r1, #0
   2d8f0:	cmp	r1, r0
   2d8f4:	bgt	2d974 <__assert_fail@plt+0x1c36c>
   2d8f8:	ldr	r0, [fp, #-4]
   2d8fc:	ldr	r2, [fp, #-8]
   2d900:	movw	r1, #1030	; 0x406
   2d904:	bl	11548 <fcntl64@plt>
   2d908:	str	r0, [fp, #-12]
   2d90c:	ldr	r0, [fp, #-12]
   2d910:	movw	r1, #0
   2d914:	cmp	r1, r0
   2d918:	ble	2d92c <__assert_fail@plt+0x1c324>
   2d91c:	bl	114e8 <__errno_location@plt>
   2d920:	ldr	r0, [r0]
   2d924:	cmp	r0, #22
   2d928:	beq	2d940 <__assert_fail@plt+0x1c338>
   2d92c:	movw	r0, #9184	; 0x23e0
   2d930:	movt	r0, #4
   2d934:	movw	r1, #1
   2d938:	str	r1, [r0]
   2d93c:	b	2d970 <__assert_fail@plt+0x1c368>
   2d940:	ldr	r0, [fp, #-4]
   2d944:	ldr	r1, [fp, #-8]
   2d948:	bl	2d898 <__assert_fail@plt+0x1c290>
   2d94c:	str	r0, [fp, #-12]
   2d950:	ldr	r0, [fp, #-12]
   2d954:	cmp	r0, #0
   2d958:	blt	2d96c <__assert_fail@plt+0x1c364>
   2d95c:	movw	r0, #9184	; 0x23e0
   2d960:	movt	r0, #4
   2d964:	mvn	r1, #0
   2d968:	str	r1, [r0]
   2d96c:	b	2d970 <__assert_fail@plt+0x1c368>
   2d970:	b	2d984 <__assert_fail@plt+0x1c37c>
   2d974:	ldr	r0, [fp, #-4]
   2d978:	ldr	r1, [fp, #-8]
   2d97c:	bl	2d898 <__assert_fail@plt+0x1c290>
   2d980:	str	r0, [fp, #-12]
   2d984:	ldr	r0, [fp, #-12]
   2d988:	movw	r1, #0
   2d98c:	cmp	r1, r0
   2d990:	bgt	2da18 <__assert_fail@plt+0x1c410>
   2d994:	movw	r0, #9184	; 0x23e0
   2d998:	movt	r0, #4
   2d99c:	ldr	r0, [r0]
   2d9a0:	cmn	r0, #1
   2d9a4:	bne	2da18 <__assert_fail@plt+0x1c410>
   2d9a8:	ldr	r0, [fp, #-12]
   2d9ac:	movw	r1, #1
   2d9b0:	bl	11548 <fcntl64@plt>
   2d9b4:	str	r0, [sp, #16]
   2d9b8:	ldr	r0, [sp, #16]
   2d9bc:	cmp	r0, #0
   2d9c0:	blt	2d9e0 <__assert_fail@plt+0x1c3d8>
   2d9c4:	ldr	r0, [fp, #-12]
   2d9c8:	ldr	r1, [sp, #16]
   2d9cc:	orr	r2, r1, #1
   2d9d0:	movw	r1, #2
   2d9d4:	bl	11548 <fcntl64@plt>
   2d9d8:	cmn	r0, #1
   2d9dc:	bne	2da14 <__assert_fail@plt+0x1c40c>
   2d9e0:	bl	114e8 <__errno_location@plt>
   2d9e4:	ldr	r0, [r0]
   2d9e8:	str	r0, [sp, #12]
   2d9ec:	ldr	r0, [fp, #-12]
   2d9f0:	bl	115f0 <close@plt>
   2d9f4:	ldr	lr, [sp, #12]
   2d9f8:	str	r0, [sp, #8]
   2d9fc:	str	lr, [sp, #4]
   2da00:	bl	114e8 <__errno_location@plt>
   2da04:	ldr	lr, [sp, #4]
   2da08:	str	lr, [r0]
   2da0c:	mvn	r0, #0
   2da10:	str	r0, [fp, #-12]
   2da14:	b	2da18 <__assert_fail@plt+0x1c410>
   2da18:	ldr	r0, [fp, #-12]
   2da1c:	mov	sp, fp
   2da20:	pop	{fp, pc}
   2da24:	push	{fp, lr}
   2da28:	mov	fp, sp
   2da2c:	bl	114e8 <__errno_location@plt>
   2da30:	movw	lr, #12
   2da34:	str	lr, [r0]
   2da38:	movw	r0, #0
   2da3c:	pop	{fp, pc}
   2da40:	push	{fp, lr}
   2da44:	mov	fp, sp
   2da48:	sub	sp, sp, #8
   2da4c:	str	r0, [sp, #4]
   2da50:	ldr	r0, [sp, #4]
   2da54:	cmn	r0, #1
   2da58:	bhi	2da6c <__assert_fail@plt+0x1c464>
   2da5c:	ldr	r0, [sp, #4]
   2da60:	bl	2d3a8 <__assert_fail@plt+0x1bda0>
   2da64:	str	r0, [sp]
   2da68:	b	2da74 <__assert_fail@plt+0x1c46c>
   2da6c:	bl	2da24 <__assert_fail@plt+0x1c41c>
   2da70:	str	r0, [sp]
   2da74:	ldr	r0, [sp]
   2da78:	mov	sp, fp
   2da7c:	pop	{fp, pc}
   2da80:	push	{fp, lr}
   2da84:	mov	fp, sp
   2da88:	sub	sp, sp, #16
   2da8c:	str	r0, [fp, #-4]
   2da90:	str	r1, [sp, #8]
   2da94:	ldr	r0, [sp, #8]
   2da98:	cmn	r0, #1
   2da9c:	bhi	2dad4 <__assert_fail@plt+0x1c4cc>
   2daa0:	ldr	r0, [fp, #-4]
   2daa4:	ldr	r1, [sp, #8]
   2daa8:	ldr	r2, [sp, #8]
   2daac:	cmp	r2, #0
   2dab0:	movw	r2, #0
   2dab4:	movne	r2, #1
   2dab8:	mvn	r3, #0
   2dabc:	eor	r2, r2, r3
   2dac0:	and	r2, r2, #1
   2dac4:	orr	r1, r1, r2
   2dac8:	bl	2d418 <__assert_fail@plt+0x1be10>
   2dacc:	str	r0, [sp, #4]
   2dad0:	b	2dadc <__assert_fail@plt+0x1c4d4>
   2dad4:	bl	2da24 <__assert_fail@plt+0x1c41c>
   2dad8:	str	r0, [sp, #4]
   2dadc:	ldr	r0, [sp, #4]
   2dae0:	mov	sp, fp
   2dae4:	pop	{fp, pc}
   2dae8:	push	{fp, lr}
   2daec:	mov	fp, sp
   2daf0:	sub	sp, sp, #16
   2daf4:	str	r0, [sp, #8]
   2daf8:	str	r1, [sp, #4]
   2dafc:	ldr	r0, [sp, #8]
   2db00:	mvn	r1, #0
   2db04:	cmp	r1, r0
   2db08:	bcs	2db2c <__assert_fail@plt+0x1c524>
   2db0c:	ldr	r0, [sp, #4]
   2db10:	cmp	r0, #0
   2db14:	beq	2db24 <__assert_fail@plt+0x1c51c>
   2db18:	bl	2da24 <__assert_fail@plt+0x1c41c>
   2db1c:	str	r0, [fp, #-4]
   2db20:	b	2db6c <__assert_fail@plt+0x1c564>
   2db24:	movw	r0, #0
   2db28:	str	r0, [sp, #8]
   2db2c:	ldr	r0, [sp, #4]
   2db30:	mvn	r1, #0
   2db34:	cmp	r1, r0
   2db38:	bcs	2db5c <__assert_fail@plt+0x1c554>
   2db3c:	ldr	r0, [sp, #8]
   2db40:	cmp	r0, #0
   2db44:	beq	2db54 <__assert_fail@plt+0x1c54c>
   2db48:	bl	2da24 <__assert_fail@plt+0x1c41c>
   2db4c:	str	r0, [fp, #-4]
   2db50:	b	2db6c <__assert_fail@plt+0x1c564>
   2db54:	movw	r0, #0
   2db58:	str	r0, [sp, #4]
   2db5c:	ldr	r0, [sp, #8]
   2db60:	ldr	r1, [sp, #4]
   2db64:	bl	2d30c <__assert_fail@plt+0x1bd04>
   2db68:	str	r0, [fp, #-4]
   2db6c:	ldr	r0, [fp, #-4]
   2db70:	mov	sp, fp
   2db74:	pop	{fp, pc}
   2db78:	push	{fp, lr}
   2db7c:	mov	fp, sp
   2db80:	sub	sp, sp, #16
   2db84:	str	r0, [fp, #-4]
   2db88:	str	r1, [sp, #8]
   2db8c:	str	r2, [sp, #4]
   2db90:	ldr	r0, [sp, #8]
   2db94:	cmp	r0, #0
   2db98:	beq	2dba8 <__assert_fail@plt+0x1c5a0>
   2db9c:	ldr	r0, [sp, #4]
   2dba0:	cmp	r0, #0
   2dba4:	bne	2dbb4 <__assert_fail@plt+0x1c5ac>
   2dba8:	movw	r0, #1
   2dbac:	str	r0, [sp, #4]
   2dbb0:	str	r0, [sp, #8]
   2dbb4:	ldr	r0, [sp, #8]
   2dbb8:	cmn	r0, #1
   2dbbc:	bhi	2dbe4 <__assert_fail@plt+0x1c5dc>
   2dbc0:	ldr	r0, [sp, #4]
   2dbc4:	cmn	r0, #1
   2dbc8:	bhi	2dbe4 <__assert_fail@plt+0x1c5dc>
   2dbcc:	ldr	r0, [fp, #-4]
   2dbd0:	ldr	r1, [sp, #8]
   2dbd4:	ldr	r2, [sp, #4]
   2dbd8:	bl	2dd04 <__assert_fail@plt+0x1c6fc>
   2dbdc:	str	r0, [sp]
   2dbe0:	b	2dbec <__assert_fail@plt+0x1c5e4>
   2dbe4:	bl	2da24 <__assert_fail@plt+0x1c41c>
   2dbe8:	str	r0, [sp]
   2dbec:	ldr	r0, [sp]
   2dbf0:	mov	sp, fp
   2dbf4:	pop	{fp, pc}
   2dbf8:	push	{fp, lr}
   2dbfc:	mov	fp, sp
   2dc00:	sub	sp, sp, #8
   2dc04:	movw	r0, #14
   2dc08:	bl	11578 <nl_langinfo@plt>
   2dc0c:	str	r0, [sp, #4]
   2dc10:	ldr	r0, [sp, #4]
   2dc14:	movw	lr, #0
   2dc18:	cmp	r0, lr
   2dc1c:	bne	2dc2c <__assert_fail@plt+0x1c624>
   2dc20:	movw	r0, #3196	; 0xc7c
   2dc24:	movt	r0, #3
   2dc28:	str	r0, [sp, #4]
   2dc2c:	ldr	r0, [sp, #4]
   2dc30:	ldrb	r0, [r0]
   2dc34:	cmp	r0, #0
   2dc38:	bne	2dc48 <__assert_fail@plt+0x1c640>
   2dc3c:	movw	r0, #5815	; 0x16b7
   2dc40:	movt	r0, #3
   2dc44:	str	r0, [sp, #4]
   2dc48:	ldr	r0, [sp, #4]
   2dc4c:	mov	sp, fp
   2dc50:	pop	{fp, pc}
   2dc54:	push	{fp, lr}
   2dc58:	mov	fp, sp
   2dc5c:	sub	sp, sp, #32
   2dc60:	str	r0, [fp, #-8]
   2dc64:	str	r1, [fp, #-12]
   2dc68:	str	r2, [sp, #16]
   2dc6c:	str	r3, [sp, #12]
   2dc70:	ldr	r0, [fp, #-8]
   2dc74:	movw	r1, #0
   2dc78:	cmp	r0, r1
   2dc7c:	bne	2dc88 <__assert_fail@plt+0x1c680>
   2dc80:	add	r0, sp, #4
   2dc84:	str	r0, [fp, #-8]
   2dc88:	ldr	r0, [fp, #-8]
   2dc8c:	ldr	r1, [fp, #-12]
   2dc90:	ldr	r2, [sp, #16]
   2dc94:	ldr	r3, [sp, #12]
   2dc98:	bl	1141c <mbrtowc@plt>
   2dc9c:	str	r0, [sp, #8]
   2dca0:	ldr	r0, [sp, #8]
   2dca4:	mvn	r1, #1
   2dca8:	cmp	r1, r0
   2dcac:	bhi	2dcf0 <__assert_fail@plt+0x1c6e8>
   2dcb0:	ldr	r0, [sp, #16]
   2dcb4:	cmp	r0, #0
   2dcb8:	beq	2dcf0 <__assert_fail@plt+0x1c6e8>
   2dcbc:	movw	r0, #0
   2dcc0:	bl	1c1e4 <__assert_fail@plt+0xabdc>
   2dcc4:	tst	r0, #1
   2dcc8:	bne	2dcf0 <__assert_fail@plt+0x1c6e8>
   2dccc:	ldr	r0, [fp, #-12]
   2dcd0:	ldrb	r0, [r0]
   2dcd4:	strb	r0, [sp, #3]
   2dcd8:	ldrb	r0, [sp, #3]
   2dcdc:	ldr	r1, [fp, #-8]
   2dce0:	str	r0, [r1]
   2dce4:	movw	r0, #1
   2dce8:	str	r0, [fp, #-4]
   2dcec:	b	2dcf8 <__assert_fail@plt+0x1c6f0>
   2dcf0:	ldr	r0, [sp, #8]
   2dcf4:	str	r0, [fp, #-4]
   2dcf8:	ldr	r0, [fp, #-4]
   2dcfc:	mov	sp, fp
   2dd00:	pop	{fp, pc}
   2dd04:	push	{fp, lr}
   2dd08:	mov	fp, sp
   2dd0c:	sub	sp, sp, #176	; 0xb0
   2dd10:	str	r0, [fp, #-8]
   2dd14:	str	r1, [fp, #-12]
   2dd18:	str	r2, [fp, #-16]
   2dd1c:	b	2e0d4 <__assert_fail@plt+0x1cacc>
   2dd20:	b	2def4 <__assert_fail@plt+0x1c8ec>
   2dd24:	ldr	r0, [fp, #-16]
   2dd28:	cmp	r0, #0
   2dd2c:	bcs	2de30 <__assert_fail@plt+0x1c828>
   2dd30:	ldr	r0, [fp, #-12]
   2dd34:	cmp	r0, #0
   2dd38:	bcs	2ddc0 <__assert_fail@plt+0x1c7b8>
   2dd3c:	b	2dd5c <__assert_fail@plt+0x1c754>
   2dd40:	ldr	r0, [fp, #-12]
   2dd44:	ldr	r1, [fp, #-16]
   2dd48:	movw	r2, #127	; 0x7f
   2dd4c:	udiv	r1, r2, r1
   2dd50:	cmp	r0, r1
   2dd54:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dd58:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2dd5c:	b	2dd70 <__assert_fail@plt+0x1c768>
   2dd60:	ldr	r0, [fp, #-16]
   2dd64:	cmp	r0, #1
   2dd68:	bcc	2dd80 <__assert_fail@plt+0x1c778>
   2dd6c:	b	2dd8c <__assert_fail@plt+0x1c784>
   2dd70:	ldr	r0, [fp, #-16]
   2dd74:	movw	r1, #0
   2dd78:	cmp	r1, r0
   2dd7c:	bcs	2dd8c <__assert_fail@plt+0x1c784>
   2dd80:	movw	r0, #0
   2dd84:	str	r0, [fp, #-24]	; 0xffffffe8
   2dd88:	b	2dda4 <__assert_fail@plt+0x1c79c>
   2dd8c:	ldr	r0, [fp, #-16]
   2dd90:	movw	r1, #0
   2dd94:	sub	r0, r1, r0
   2dd98:	movw	r1, #127	; 0x7f
   2dd9c:	udiv	r0, r1, r0
   2dda0:	str	r0, [fp, #-24]	; 0xffffffe8
   2dda4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2dda8:	ldr	r1, [fp, #-12]
   2ddac:	mvn	r2, #0
   2ddb0:	sub	r1, r2, r1
   2ddb4:	cmp	r0, r1
   2ddb8:	bls	2dec4 <__assert_fail@plt+0x1c8bc>
   2ddbc:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2ddc0:	ldr	r0, [fp, #-16]
   2ddc4:	cmn	r0, #1
   2ddc8:	bne	2de14 <__assert_fail@plt+0x1c80c>
   2ddcc:	b	2ddec <__assert_fail@plt+0x1c7e4>
   2ddd0:	ldr	r0, [fp, #-12]
   2ddd4:	mvn	r1, #127	; 0x7f
   2ddd8:	add	r0, r0, r1
   2dddc:	movw	r1, #0
   2dde0:	cmp	r1, r0
   2dde4:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dde8:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2ddec:	ldr	r0, [fp, #-12]
   2ddf0:	movw	r1, #0
   2ddf4:	cmp	r1, r0
   2ddf8:	bcs	2dedc <__assert_fail@plt+0x1c8d4>
   2ddfc:	ldr	r0, [fp, #-12]
   2de00:	sub	r0, r0, #1
   2de04:	movw	r1, #127	; 0x7f
   2de08:	cmp	r1, r0
   2de0c:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de10:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2de14:	ldr	r0, [fp, #-16]
   2de18:	mvn	r1, #127	; 0x7f
   2de1c:	udiv	r0, r1, r0
   2de20:	ldr	r1, [fp, #-12]
   2de24:	cmp	r0, r1
   2de28:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de2c:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2de30:	ldr	r0, [fp, #-16]
   2de34:	cmp	r0, #0
   2de38:	bne	2de40 <__assert_fail@plt+0x1c838>
   2de3c:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2de40:	ldr	r0, [fp, #-12]
   2de44:	cmp	r0, #0
   2de48:	bcs	2deac <__assert_fail@plt+0x1c8a4>
   2de4c:	ldr	r0, [fp, #-12]
   2de50:	cmn	r0, #1
   2de54:	bne	2de90 <__assert_fail@plt+0x1c888>
   2de58:	b	2de78 <__assert_fail@plt+0x1c870>
   2de5c:	ldr	r0, [fp, #-16]
   2de60:	mvn	r1, #127	; 0x7f
   2de64:	add	r0, r0, r1
   2de68:	movw	r1, #0
   2de6c:	cmp	r1, r0
   2de70:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de74:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2de78:	ldr	r0, [fp, #-16]
   2de7c:	sub	r0, r0, #1
   2de80:	movw	r1, #127	; 0x7f
   2de84:	cmp	r1, r0
   2de88:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2de8c:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2de90:	ldr	r0, [fp, #-12]
   2de94:	mvn	r1, #127	; 0x7f
   2de98:	udiv	r0, r1, r0
   2de9c:	ldr	r1, [fp, #-16]
   2dea0:	cmp	r0, r1
   2dea4:	bcc	2dec4 <__assert_fail@plt+0x1c8bc>
   2dea8:	b	2dedc <__assert_fail@plt+0x1c8d4>
   2deac:	ldr	r0, [fp, #-16]
   2deb0:	movw	r1, #127	; 0x7f
   2deb4:	udiv	r0, r1, r0
   2deb8:	ldr	r1, [fp, #-12]
   2debc:	cmp	r0, r1
   2dec0:	bcs	2dedc <__assert_fail@plt+0x1c8d4>
   2dec4:	ldr	r0, [fp, #-12]
   2dec8:	ldr	r1, [fp, #-16]
   2decc:	mul	r0, r0, r1
   2ded0:	sxtb	r0, r0
   2ded4:	str	r0, [fp, #-20]	; 0xffffffec
   2ded8:	b	2f054 <__assert_fail@plt+0x1da4c>
   2dedc:	ldr	r0, [fp, #-12]
   2dee0:	ldr	r1, [fp, #-16]
   2dee4:	mul	r0, r0, r1
   2dee8:	sxtb	r0, r0
   2deec:	str	r0, [fp, #-20]	; 0xffffffec
   2def0:	b	2f06c <__assert_fail@plt+0x1da64>
   2def4:	ldr	r0, [fp, #-16]
   2def8:	cmp	r0, #0
   2defc:	bcs	2e008 <__assert_fail@plt+0x1ca00>
   2df00:	ldr	r0, [fp, #-12]
   2df04:	cmp	r0, #0
   2df08:	bcs	2df90 <__assert_fail@plt+0x1c988>
   2df0c:	b	2df2c <__assert_fail@plt+0x1c924>
   2df10:	ldr	r0, [fp, #-12]
   2df14:	ldr	r1, [fp, #-16]
   2df18:	movw	r2, #255	; 0xff
   2df1c:	udiv	r1, r2, r1
   2df20:	cmp	r0, r1
   2df24:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2df28:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2df2c:	b	2df40 <__assert_fail@plt+0x1c938>
   2df30:	ldr	r0, [fp, #-16]
   2df34:	cmp	r0, #1
   2df38:	bcc	2df50 <__assert_fail@plt+0x1c948>
   2df3c:	b	2df5c <__assert_fail@plt+0x1c954>
   2df40:	ldr	r0, [fp, #-16]
   2df44:	movw	r1, #0
   2df48:	cmp	r1, r0
   2df4c:	bcs	2df5c <__assert_fail@plt+0x1c954>
   2df50:	movw	r0, #0
   2df54:	str	r0, [fp, #-28]	; 0xffffffe4
   2df58:	b	2df74 <__assert_fail@plt+0x1c96c>
   2df5c:	ldr	r0, [fp, #-16]
   2df60:	movw	r1, #0
   2df64:	sub	r0, r1, r0
   2df68:	movw	r1, #255	; 0xff
   2df6c:	udiv	r0, r1, r0
   2df70:	str	r0, [fp, #-28]	; 0xffffffe4
   2df74:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2df78:	ldr	r1, [fp, #-12]
   2df7c:	mvn	r2, #0
   2df80:	sub	r1, r2, r1
   2df84:	cmp	r0, r1
   2df88:	bls	2e0a4 <__assert_fail@plt+0x1ca9c>
   2df8c:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2df90:	b	2df98 <__assert_fail@plt+0x1c990>
   2df94:	b	2df9c <__assert_fail@plt+0x1c994>
   2df98:	b	2dfec <__assert_fail@plt+0x1c9e4>
   2df9c:	ldr	r0, [fp, #-16]
   2dfa0:	cmn	r0, #1
   2dfa4:	bne	2dfec <__assert_fail@plt+0x1c9e4>
   2dfa8:	b	2dfc4 <__assert_fail@plt+0x1c9bc>
   2dfac:	ldr	r0, [fp, #-12]
   2dfb0:	add	r0, r0, #0
   2dfb4:	movw	r1, #0
   2dfb8:	cmp	r1, r0
   2dfbc:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2dfc0:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2dfc4:	ldr	r0, [fp, #-12]
   2dfc8:	movw	r1, #0
   2dfcc:	cmp	r1, r0
   2dfd0:	bcs	2e0bc <__assert_fail@plt+0x1cab4>
   2dfd4:	ldr	r0, [fp, #-12]
   2dfd8:	sub	r0, r0, #1
   2dfdc:	mvn	r1, #0
   2dfe0:	cmp	r1, r0
   2dfe4:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2dfe8:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2dfec:	ldr	r0, [fp, #-16]
   2dff0:	movw	r1, #0
   2dff4:	udiv	r0, r1, r0
   2dff8:	ldr	r1, [fp, #-12]
   2dffc:	cmp	r0, r1
   2e000:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2e004:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2e008:	ldr	r0, [fp, #-16]
   2e00c:	cmp	r0, #0
   2e010:	bne	2e018 <__assert_fail@plt+0x1ca10>
   2e014:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2e018:	ldr	r0, [fp, #-12]
   2e01c:	cmp	r0, #0
   2e020:	bcs	2e08c <__assert_fail@plt+0x1ca84>
   2e024:	b	2e02c <__assert_fail@plt+0x1ca24>
   2e028:	b	2e030 <__assert_fail@plt+0x1ca28>
   2e02c:	b	2e070 <__assert_fail@plt+0x1ca68>
   2e030:	ldr	r0, [fp, #-12]
   2e034:	cmn	r0, #1
   2e038:	bne	2e070 <__assert_fail@plt+0x1ca68>
   2e03c:	b	2e058 <__assert_fail@plt+0x1ca50>
   2e040:	ldr	r0, [fp, #-16]
   2e044:	add	r0, r0, #0
   2e048:	movw	r1, #0
   2e04c:	cmp	r1, r0
   2e050:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2e054:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2e058:	ldr	r0, [fp, #-16]
   2e05c:	sub	r0, r0, #1
   2e060:	mvn	r1, #0
   2e064:	cmp	r1, r0
   2e068:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2e06c:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2e070:	ldr	r0, [fp, #-12]
   2e074:	movw	r1, #0
   2e078:	udiv	r0, r1, r0
   2e07c:	ldr	r1, [fp, #-16]
   2e080:	cmp	r0, r1
   2e084:	bcc	2e0a4 <__assert_fail@plt+0x1ca9c>
   2e088:	b	2e0bc <__assert_fail@plt+0x1cab4>
   2e08c:	ldr	r0, [fp, #-16]
   2e090:	movw	r1, #255	; 0xff
   2e094:	udiv	r0, r1, r0
   2e098:	ldr	r1, [fp, #-12]
   2e09c:	cmp	r0, r1
   2e0a0:	bcs	2e0bc <__assert_fail@plt+0x1cab4>
   2e0a4:	ldr	r0, [fp, #-12]
   2e0a8:	ldr	r1, [fp, #-16]
   2e0ac:	mul	r0, r0, r1
   2e0b0:	and	r0, r0, #255	; 0xff
   2e0b4:	str	r0, [fp, #-20]	; 0xffffffec
   2e0b8:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e0bc:	ldr	r0, [fp, #-12]
   2e0c0:	ldr	r1, [fp, #-16]
   2e0c4:	mul	r0, r0, r1
   2e0c8:	and	r0, r0, #255	; 0xff
   2e0cc:	str	r0, [fp, #-20]	; 0xffffffec
   2e0d0:	b	2f06c <__assert_fail@plt+0x1da64>
   2e0d4:	b	2e48c <__assert_fail@plt+0x1ce84>
   2e0d8:	b	2e2ac <__assert_fail@plt+0x1cca4>
   2e0dc:	ldr	r0, [fp, #-16]
   2e0e0:	cmp	r0, #0
   2e0e4:	bcs	2e1e8 <__assert_fail@plt+0x1cbe0>
   2e0e8:	ldr	r0, [fp, #-12]
   2e0ec:	cmp	r0, #0
   2e0f0:	bcs	2e178 <__assert_fail@plt+0x1cb70>
   2e0f4:	b	2e114 <__assert_fail@plt+0x1cb0c>
   2e0f8:	ldr	r0, [fp, #-12]
   2e0fc:	ldr	r1, [fp, #-16]
   2e100:	movw	r2, #32767	; 0x7fff
   2e104:	udiv	r1, r2, r1
   2e108:	cmp	r0, r1
   2e10c:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e110:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e114:	b	2e128 <__assert_fail@plt+0x1cb20>
   2e118:	ldr	r0, [fp, #-16]
   2e11c:	cmp	r0, #1
   2e120:	bcc	2e138 <__assert_fail@plt+0x1cb30>
   2e124:	b	2e144 <__assert_fail@plt+0x1cb3c>
   2e128:	ldr	r0, [fp, #-16]
   2e12c:	movw	r1, #0
   2e130:	cmp	r1, r0
   2e134:	bcs	2e144 <__assert_fail@plt+0x1cb3c>
   2e138:	movw	r0, #0
   2e13c:	str	r0, [fp, #-32]	; 0xffffffe0
   2e140:	b	2e15c <__assert_fail@plt+0x1cb54>
   2e144:	ldr	r0, [fp, #-16]
   2e148:	movw	r1, #0
   2e14c:	sub	r0, r1, r0
   2e150:	movw	r1, #32767	; 0x7fff
   2e154:	udiv	r0, r1, r0
   2e158:	str	r0, [fp, #-32]	; 0xffffffe0
   2e15c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2e160:	ldr	r1, [fp, #-12]
   2e164:	mvn	r2, #0
   2e168:	sub	r1, r2, r1
   2e16c:	cmp	r0, r1
   2e170:	bls	2e27c <__assert_fail@plt+0x1cc74>
   2e174:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e178:	ldr	r0, [fp, #-16]
   2e17c:	cmn	r0, #1
   2e180:	bne	2e1cc <__assert_fail@plt+0x1cbc4>
   2e184:	b	2e1a4 <__assert_fail@plt+0x1cb9c>
   2e188:	ldr	r0, [pc, #3840]	; 2f090 <__assert_fail@plt+0x1da88>
   2e18c:	ldr	r1, [fp, #-12]
   2e190:	add	r0, r1, r0
   2e194:	movw	r1, #0
   2e198:	cmp	r1, r0
   2e19c:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e1a0:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e1a4:	ldr	r0, [fp, #-12]
   2e1a8:	movw	r1, #0
   2e1ac:	cmp	r1, r0
   2e1b0:	bcs	2e294 <__assert_fail@plt+0x1cc8c>
   2e1b4:	ldr	r0, [fp, #-12]
   2e1b8:	sub	r0, r0, #1
   2e1bc:	movw	r1, #32767	; 0x7fff
   2e1c0:	cmp	r1, r0
   2e1c4:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e1c8:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e1cc:	ldr	r0, [pc, #3772]	; 2f090 <__assert_fail@plt+0x1da88>
   2e1d0:	ldr	r1, [fp, #-16]
   2e1d4:	udiv	r0, r0, r1
   2e1d8:	ldr	r1, [fp, #-12]
   2e1dc:	cmp	r0, r1
   2e1e0:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e1e4:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e1e8:	ldr	r0, [fp, #-16]
   2e1ec:	cmp	r0, #0
   2e1f0:	bne	2e1f8 <__assert_fail@plt+0x1cbf0>
   2e1f4:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e1f8:	ldr	r0, [fp, #-12]
   2e1fc:	cmp	r0, #0
   2e200:	bcs	2e264 <__assert_fail@plt+0x1cc5c>
   2e204:	ldr	r0, [fp, #-12]
   2e208:	cmn	r0, #1
   2e20c:	bne	2e248 <__assert_fail@plt+0x1cc40>
   2e210:	b	2e230 <__assert_fail@plt+0x1cc28>
   2e214:	ldr	r0, [pc, #3700]	; 2f090 <__assert_fail@plt+0x1da88>
   2e218:	ldr	r1, [fp, #-16]
   2e21c:	add	r0, r1, r0
   2e220:	movw	r1, #0
   2e224:	cmp	r1, r0
   2e228:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e22c:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e230:	ldr	r0, [fp, #-16]
   2e234:	sub	r0, r0, #1
   2e238:	movw	r1, #32767	; 0x7fff
   2e23c:	cmp	r1, r0
   2e240:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e244:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e248:	ldr	r0, [pc, #3648]	; 2f090 <__assert_fail@plt+0x1da88>
   2e24c:	ldr	r1, [fp, #-12]
   2e250:	udiv	r0, r0, r1
   2e254:	ldr	r1, [fp, #-16]
   2e258:	cmp	r0, r1
   2e25c:	bcc	2e27c <__assert_fail@plt+0x1cc74>
   2e260:	b	2e294 <__assert_fail@plt+0x1cc8c>
   2e264:	ldr	r0, [fp, #-16]
   2e268:	movw	r1, #32767	; 0x7fff
   2e26c:	udiv	r0, r1, r0
   2e270:	ldr	r1, [fp, #-12]
   2e274:	cmp	r0, r1
   2e278:	bcs	2e294 <__assert_fail@plt+0x1cc8c>
   2e27c:	ldr	r0, [fp, #-12]
   2e280:	ldr	r1, [fp, #-16]
   2e284:	mul	r0, r0, r1
   2e288:	sxth	r0, r0
   2e28c:	str	r0, [fp, #-20]	; 0xffffffec
   2e290:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e294:	ldr	r0, [fp, #-12]
   2e298:	ldr	r1, [fp, #-16]
   2e29c:	mul	r0, r0, r1
   2e2a0:	sxth	r0, r0
   2e2a4:	str	r0, [fp, #-20]	; 0xffffffec
   2e2a8:	b	2f06c <__assert_fail@plt+0x1da64>
   2e2ac:	ldr	r0, [fp, #-16]
   2e2b0:	cmp	r0, #0
   2e2b4:	bcs	2e3c0 <__assert_fail@plt+0x1cdb8>
   2e2b8:	ldr	r0, [fp, #-12]
   2e2bc:	cmp	r0, #0
   2e2c0:	bcs	2e348 <__assert_fail@plt+0x1cd40>
   2e2c4:	b	2e2e4 <__assert_fail@plt+0x1ccdc>
   2e2c8:	ldr	r0, [fp, #-12]
   2e2cc:	ldr	r1, [fp, #-16]
   2e2d0:	movw	r2, #65535	; 0xffff
   2e2d4:	udiv	r1, r2, r1
   2e2d8:	cmp	r0, r1
   2e2dc:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e2e0:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e2e4:	b	2e2f8 <__assert_fail@plt+0x1ccf0>
   2e2e8:	ldr	r0, [fp, #-16]
   2e2ec:	cmp	r0, #1
   2e2f0:	bcc	2e308 <__assert_fail@plt+0x1cd00>
   2e2f4:	b	2e314 <__assert_fail@plt+0x1cd0c>
   2e2f8:	ldr	r0, [fp, #-16]
   2e2fc:	movw	r1, #0
   2e300:	cmp	r1, r0
   2e304:	bcs	2e314 <__assert_fail@plt+0x1cd0c>
   2e308:	movw	r0, #0
   2e30c:	str	r0, [fp, #-36]	; 0xffffffdc
   2e310:	b	2e32c <__assert_fail@plt+0x1cd24>
   2e314:	ldr	r0, [fp, #-16]
   2e318:	movw	r1, #0
   2e31c:	sub	r0, r1, r0
   2e320:	movw	r1, #65535	; 0xffff
   2e324:	udiv	r0, r1, r0
   2e328:	str	r0, [fp, #-36]	; 0xffffffdc
   2e32c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2e330:	ldr	r1, [fp, #-12]
   2e334:	mvn	r2, #0
   2e338:	sub	r1, r2, r1
   2e33c:	cmp	r0, r1
   2e340:	bls	2e45c <__assert_fail@plt+0x1ce54>
   2e344:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e348:	b	2e350 <__assert_fail@plt+0x1cd48>
   2e34c:	b	2e354 <__assert_fail@plt+0x1cd4c>
   2e350:	b	2e3a4 <__assert_fail@plt+0x1cd9c>
   2e354:	ldr	r0, [fp, #-16]
   2e358:	cmn	r0, #1
   2e35c:	bne	2e3a4 <__assert_fail@plt+0x1cd9c>
   2e360:	b	2e37c <__assert_fail@plt+0x1cd74>
   2e364:	ldr	r0, [fp, #-12]
   2e368:	add	r0, r0, #0
   2e36c:	movw	r1, #0
   2e370:	cmp	r1, r0
   2e374:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e378:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e37c:	ldr	r0, [fp, #-12]
   2e380:	movw	r1, #0
   2e384:	cmp	r1, r0
   2e388:	bcs	2e474 <__assert_fail@plt+0x1ce6c>
   2e38c:	ldr	r0, [fp, #-12]
   2e390:	sub	r0, r0, #1
   2e394:	mvn	r1, #0
   2e398:	cmp	r1, r0
   2e39c:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e3a0:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e3a4:	ldr	r0, [fp, #-16]
   2e3a8:	movw	r1, #0
   2e3ac:	udiv	r0, r1, r0
   2e3b0:	ldr	r1, [fp, #-12]
   2e3b4:	cmp	r0, r1
   2e3b8:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e3bc:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e3c0:	ldr	r0, [fp, #-16]
   2e3c4:	cmp	r0, #0
   2e3c8:	bne	2e3d0 <__assert_fail@plt+0x1cdc8>
   2e3cc:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e3d0:	ldr	r0, [fp, #-12]
   2e3d4:	cmp	r0, #0
   2e3d8:	bcs	2e444 <__assert_fail@plt+0x1ce3c>
   2e3dc:	b	2e3e4 <__assert_fail@plt+0x1cddc>
   2e3e0:	b	2e3e8 <__assert_fail@plt+0x1cde0>
   2e3e4:	b	2e428 <__assert_fail@plt+0x1ce20>
   2e3e8:	ldr	r0, [fp, #-12]
   2e3ec:	cmn	r0, #1
   2e3f0:	bne	2e428 <__assert_fail@plt+0x1ce20>
   2e3f4:	b	2e410 <__assert_fail@plt+0x1ce08>
   2e3f8:	ldr	r0, [fp, #-16]
   2e3fc:	add	r0, r0, #0
   2e400:	movw	r1, #0
   2e404:	cmp	r1, r0
   2e408:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e40c:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e410:	ldr	r0, [fp, #-16]
   2e414:	sub	r0, r0, #1
   2e418:	mvn	r1, #0
   2e41c:	cmp	r1, r0
   2e420:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e424:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e428:	ldr	r0, [fp, #-12]
   2e42c:	movw	r1, #0
   2e430:	udiv	r0, r1, r0
   2e434:	ldr	r1, [fp, #-16]
   2e438:	cmp	r0, r1
   2e43c:	bcc	2e45c <__assert_fail@plt+0x1ce54>
   2e440:	b	2e474 <__assert_fail@plt+0x1ce6c>
   2e444:	ldr	r0, [fp, #-16]
   2e448:	movw	r1, #65535	; 0xffff
   2e44c:	udiv	r0, r1, r0
   2e450:	ldr	r1, [fp, #-12]
   2e454:	cmp	r0, r1
   2e458:	bcs	2e474 <__assert_fail@plt+0x1ce6c>
   2e45c:	ldr	r0, [fp, #-12]
   2e460:	ldr	r1, [fp, #-16]
   2e464:	mul	r0, r0, r1
   2e468:	uxth	r0, r0
   2e46c:	str	r0, [fp, #-20]	; 0xffffffec
   2e470:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e474:	ldr	r0, [fp, #-12]
   2e478:	ldr	r1, [fp, #-16]
   2e47c:	mul	r0, r0, r1
   2e480:	uxth	r0, r0
   2e484:	str	r0, [fp, #-20]	; 0xffffffec
   2e488:	b	2f06c <__assert_fail@plt+0x1da64>
   2e48c:	b	2e490 <__assert_fail@plt+0x1ce88>
   2e490:	b	2e654 <__assert_fail@plt+0x1d04c>
   2e494:	ldr	r0, [fp, #-16]
   2e498:	cmp	r0, #0
   2e49c:	bcs	2e59c <__assert_fail@plt+0x1cf94>
   2e4a0:	ldr	r0, [fp, #-12]
   2e4a4:	cmp	r0, #0
   2e4a8:	bcs	2e530 <__assert_fail@plt+0x1cf28>
   2e4ac:	b	2e4cc <__assert_fail@plt+0x1cec4>
   2e4b0:	ldr	r0, [pc, #3024]	; 2f088 <__assert_fail@plt+0x1da80>
   2e4b4:	ldr	r1, [fp, #-12]
   2e4b8:	ldr	r2, [fp, #-16]
   2e4bc:	udiv	r0, r0, r2
   2e4c0:	cmp	r1, r0
   2e4c4:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e4c8:	b	2e640 <__assert_fail@plt+0x1d038>
   2e4cc:	b	2e4e0 <__assert_fail@plt+0x1ced8>
   2e4d0:	ldr	r0, [fp, #-16]
   2e4d4:	cmp	r0, #1
   2e4d8:	bcc	2e4f0 <__assert_fail@plt+0x1cee8>
   2e4dc:	b	2e4fc <__assert_fail@plt+0x1cef4>
   2e4e0:	ldr	r0, [fp, #-16]
   2e4e4:	movw	r1, #0
   2e4e8:	cmp	r1, r0
   2e4ec:	bcs	2e4fc <__assert_fail@plt+0x1cef4>
   2e4f0:	movw	r0, #0
   2e4f4:	str	r0, [fp, #-40]	; 0xffffffd8
   2e4f8:	b	2e514 <__assert_fail@plt+0x1cf0c>
   2e4fc:	ldr	r0, [pc, #2948]	; 2f088 <__assert_fail@plt+0x1da80>
   2e500:	ldr	r1, [fp, #-16]
   2e504:	movw	r2, #0
   2e508:	sub	r1, r2, r1
   2e50c:	udiv	r0, r0, r1
   2e510:	str	r0, [fp, #-40]	; 0xffffffd8
   2e514:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2e518:	ldr	r1, [fp, #-12]
   2e51c:	mvn	r2, #0
   2e520:	sub	r1, r2, r1
   2e524:	cmp	r0, r1
   2e528:	bls	2e62c <__assert_fail@plt+0x1d024>
   2e52c:	b	2e640 <__assert_fail@plt+0x1d038>
   2e530:	ldr	r0, [fp, #-16]
   2e534:	cmn	r0, #1
   2e538:	bne	2e580 <__assert_fail@plt+0x1cf78>
   2e53c:	b	2e558 <__assert_fail@plt+0x1cf50>
   2e540:	ldr	r0, [fp, #-12]
   2e544:	add	r0, r0, #-2147483648	; 0x80000000
   2e548:	movw	r1, #0
   2e54c:	cmp	r1, r0
   2e550:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e554:	b	2e640 <__assert_fail@plt+0x1d038>
   2e558:	ldr	r0, [fp, #-12]
   2e55c:	movw	r1, #0
   2e560:	cmp	r1, r0
   2e564:	bcs	2e640 <__assert_fail@plt+0x1d038>
   2e568:	ldr	r0, [pc, #2840]	; 2f088 <__assert_fail@plt+0x1da80>
   2e56c:	ldr	r1, [fp, #-12]
   2e570:	sub	r1, r1, #1
   2e574:	cmp	r0, r1
   2e578:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e57c:	b	2e640 <__assert_fail@plt+0x1d038>
   2e580:	ldr	r0, [pc, #2820]	; 2f08c <__assert_fail@plt+0x1da84>
   2e584:	ldr	r1, [fp, #-16]
   2e588:	udiv	r0, r0, r1
   2e58c:	ldr	r1, [fp, #-12]
   2e590:	cmp	r0, r1
   2e594:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e598:	b	2e640 <__assert_fail@plt+0x1d038>
   2e59c:	ldr	r0, [fp, #-16]
   2e5a0:	cmp	r0, #0
   2e5a4:	bne	2e5ac <__assert_fail@plt+0x1cfa4>
   2e5a8:	b	2e640 <__assert_fail@plt+0x1d038>
   2e5ac:	ldr	r0, [fp, #-12]
   2e5b0:	cmp	r0, #0
   2e5b4:	bcs	2e614 <__assert_fail@plt+0x1d00c>
   2e5b8:	ldr	r0, [fp, #-12]
   2e5bc:	cmn	r0, #1
   2e5c0:	bne	2e5f8 <__assert_fail@plt+0x1cff0>
   2e5c4:	b	2e5e0 <__assert_fail@plt+0x1cfd8>
   2e5c8:	ldr	r0, [fp, #-16]
   2e5cc:	add	r0, r0, #-2147483648	; 0x80000000
   2e5d0:	movw	r1, #0
   2e5d4:	cmp	r1, r0
   2e5d8:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e5dc:	b	2e640 <__assert_fail@plt+0x1d038>
   2e5e0:	ldr	r0, [pc, #2720]	; 2f088 <__assert_fail@plt+0x1da80>
   2e5e4:	ldr	r1, [fp, #-16]
   2e5e8:	sub	r1, r1, #1
   2e5ec:	cmp	r0, r1
   2e5f0:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e5f4:	b	2e640 <__assert_fail@plt+0x1d038>
   2e5f8:	ldr	r0, [pc, #2700]	; 2f08c <__assert_fail@plt+0x1da84>
   2e5fc:	ldr	r1, [fp, #-12]
   2e600:	udiv	r0, r0, r1
   2e604:	ldr	r1, [fp, #-16]
   2e608:	cmp	r0, r1
   2e60c:	bcc	2e62c <__assert_fail@plt+0x1d024>
   2e610:	b	2e640 <__assert_fail@plt+0x1d038>
   2e614:	ldr	r0, [pc, #2668]	; 2f088 <__assert_fail@plt+0x1da80>
   2e618:	ldr	r1, [fp, #-16]
   2e61c:	udiv	r0, r0, r1
   2e620:	ldr	r1, [fp, #-12]
   2e624:	cmp	r0, r1
   2e628:	bcs	2e640 <__assert_fail@plt+0x1d038>
   2e62c:	ldr	r0, [fp, #-12]
   2e630:	ldr	r1, [fp, #-16]
   2e634:	mul	r0, r0, r1
   2e638:	str	r0, [fp, #-20]	; 0xffffffec
   2e63c:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e640:	ldr	r0, [fp, #-12]
   2e644:	ldr	r1, [fp, #-16]
   2e648:	mul	r0, r0, r1
   2e64c:	str	r0, [fp, #-20]	; 0xffffffec
   2e650:	b	2f06c <__assert_fail@plt+0x1da64>
   2e654:	ldr	r0, [fp, #-16]
   2e658:	cmp	r0, #0
   2e65c:	bcs	2e768 <__assert_fail@plt+0x1d160>
   2e660:	ldr	r0, [fp, #-12]
   2e664:	cmp	r0, #0
   2e668:	bcs	2e6f0 <__assert_fail@plt+0x1d0e8>
   2e66c:	b	2e68c <__assert_fail@plt+0x1d084>
   2e670:	ldr	r0, [fp, #-12]
   2e674:	ldr	r1, [fp, #-16]
   2e678:	mvn	r2, #0
   2e67c:	udiv	r1, r2, r1
   2e680:	cmp	r0, r1
   2e684:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e688:	b	2e818 <__assert_fail@plt+0x1d210>
   2e68c:	b	2e6a0 <__assert_fail@plt+0x1d098>
   2e690:	ldr	r0, [fp, #-16]
   2e694:	cmp	r0, #1
   2e698:	bcc	2e6b0 <__assert_fail@plt+0x1d0a8>
   2e69c:	b	2e6bc <__assert_fail@plt+0x1d0b4>
   2e6a0:	ldr	r0, [fp, #-16]
   2e6a4:	movw	r1, #0
   2e6a8:	cmp	r1, r0
   2e6ac:	bcs	2e6bc <__assert_fail@plt+0x1d0b4>
   2e6b0:	movw	r0, #1
   2e6b4:	str	r0, [fp, #-44]	; 0xffffffd4
   2e6b8:	b	2e6d4 <__assert_fail@plt+0x1d0cc>
   2e6bc:	ldr	r0, [fp, #-16]
   2e6c0:	movw	r1, #0
   2e6c4:	sub	r0, r1, r0
   2e6c8:	mvn	r1, #0
   2e6cc:	udiv	r0, r1, r0
   2e6d0:	str	r0, [fp, #-44]	; 0xffffffd4
   2e6d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2e6d8:	ldr	r1, [fp, #-12]
   2e6dc:	mvn	r2, #0
   2e6e0:	sub	r1, r2, r1
   2e6e4:	cmp	r0, r1
   2e6e8:	bls	2e804 <__assert_fail@plt+0x1d1fc>
   2e6ec:	b	2e818 <__assert_fail@plt+0x1d210>
   2e6f0:	b	2e6f8 <__assert_fail@plt+0x1d0f0>
   2e6f4:	b	2e6fc <__assert_fail@plt+0x1d0f4>
   2e6f8:	b	2e74c <__assert_fail@plt+0x1d144>
   2e6fc:	ldr	r0, [fp, #-16]
   2e700:	cmn	r0, #1
   2e704:	bne	2e74c <__assert_fail@plt+0x1d144>
   2e708:	b	2e724 <__assert_fail@plt+0x1d11c>
   2e70c:	ldr	r0, [fp, #-12]
   2e710:	add	r0, r0, #0
   2e714:	movw	r1, #0
   2e718:	cmp	r1, r0
   2e71c:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e720:	b	2e818 <__assert_fail@plt+0x1d210>
   2e724:	ldr	r0, [fp, #-12]
   2e728:	movw	r1, #0
   2e72c:	cmp	r1, r0
   2e730:	bcs	2e818 <__assert_fail@plt+0x1d210>
   2e734:	ldr	r0, [fp, #-12]
   2e738:	sub	r0, r0, #1
   2e73c:	mvn	r1, #0
   2e740:	cmp	r1, r0
   2e744:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e748:	b	2e818 <__assert_fail@plt+0x1d210>
   2e74c:	ldr	r0, [fp, #-16]
   2e750:	movw	r1, #0
   2e754:	udiv	r0, r1, r0
   2e758:	ldr	r1, [fp, #-12]
   2e75c:	cmp	r0, r1
   2e760:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e764:	b	2e818 <__assert_fail@plt+0x1d210>
   2e768:	ldr	r0, [fp, #-16]
   2e76c:	cmp	r0, #0
   2e770:	bne	2e778 <__assert_fail@plt+0x1d170>
   2e774:	b	2e818 <__assert_fail@plt+0x1d210>
   2e778:	ldr	r0, [fp, #-12]
   2e77c:	cmp	r0, #0
   2e780:	bcs	2e7ec <__assert_fail@plt+0x1d1e4>
   2e784:	b	2e78c <__assert_fail@plt+0x1d184>
   2e788:	b	2e790 <__assert_fail@plt+0x1d188>
   2e78c:	b	2e7d0 <__assert_fail@plt+0x1d1c8>
   2e790:	ldr	r0, [fp, #-12]
   2e794:	cmn	r0, #1
   2e798:	bne	2e7d0 <__assert_fail@plt+0x1d1c8>
   2e79c:	b	2e7b8 <__assert_fail@plt+0x1d1b0>
   2e7a0:	ldr	r0, [fp, #-16]
   2e7a4:	add	r0, r0, #0
   2e7a8:	movw	r1, #0
   2e7ac:	cmp	r1, r0
   2e7b0:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e7b4:	b	2e818 <__assert_fail@plt+0x1d210>
   2e7b8:	ldr	r0, [fp, #-16]
   2e7bc:	sub	r0, r0, #1
   2e7c0:	mvn	r1, #0
   2e7c4:	cmp	r1, r0
   2e7c8:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e7cc:	b	2e818 <__assert_fail@plt+0x1d210>
   2e7d0:	ldr	r0, [fp, #-12]
   2e7d4:	movw	r1, #0
   2e7d8:	udiv	r0, r1, r0
   2e7dc:	ldr	r1, [fp, #-16]
   2e7e0:	cmp	r0, r1
   2e7e4:	bcc	2e804 <__assert_fail@plt+0x1d1fc>
   2e7e8:	b	2e818 <__assert_fail@plt+0x1d210>
   2e7ec:	ldr	r0, [fp, #-16]
   2e7f0:	mvn	r1, #0
   2e7f4:	udiv	r0, r1, r0
   2e7f8:	ldr	r1, [fp, #-12]
   2e7fc:	cmp	r0, r1
   2e800:	bcs	2e818 <__assert_fail@plt+0x1d210>
   2e804:	ldr	r0, [fp, #-12]
   2e808:	ldr	r1, [fp, #-16]
   2e80c:	mul	r0, r0, r1
   2e810:	str	r0, [fp, #-20]	; 0xffffffec
   2e814:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e818:	ldr	r0, [fp, #-12]
   2e81c:	ldr	r1, [fp, #-16]
   2e820:	mul	r0, r0, r1
   2e824:	str	r0, [fp, #-20]	; 0xffffffec
   2e828:	b	2f06c <__assert_fail@plt+0x1da64>
   2e82c:	b	2e830 <__assert_fail@plt+0x1d228>
   2e830:	b	2e9f4 <__assert_fail@plt+0x1d3ec>
   2e834:	ldr	r0, [fp, #-16]
   2e838:	cmp	r0, #0
   2e83c:	bcs	2e93c <__assert_fail@plt+0x1d334>
   2e840:	ldr	r0, [fp, #-12]
   2e844:	cmp	r0, #0
   2e848:	bcs	2e8d0 <__assert_fail@plt+0x1d2c8>
   2e84c:	b	2e86c <__assert_fail@plt+0x1d264>
   2e850:	ldr	r0, [pc, #2096]	; 2f088 <__assert_fail@plt+0x1da80>
   2e854:	ldr	r1, [fp, #-12]
   2e858:	ldr	r2, [fp, #-16]
   2e85c:	udiv	r0, r0, r2
   2e860:	cmp	r1, r0
   2e864:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e868:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e86c:	b	2e880 <__assert_fail@plt+0x1d278>
   2e870:	ldr	r0, [fp, #-16]
   2e874:	cmp	r0, #1
   2e878:	bcc	2e890 <__assert_fail@plt+0x1d288>
   2e87c:	b	2e89c <__assert_fail@plt+0x1d294>
   2e880:	ldr	r0, [fp, #-16]
   2e884:	movw	r1, #0
   2e888:	cmp	r1, r0
   2e88c:	bcs	2e89c <__assert_fail@plt+0x1d294>
   2e890:	movw	r0, #0
   2e894:	str	r0, [fp, #-48]	; 0xffffffd0
   2e898:	b	2e8b4 <__assert_fail@plt+0x1d2ac>
   2e89c:	ldr	r0, [pc, #2020]	; 2f088 <__assert_fail@plt+0x1da80>
   2e8a0:	ldr	r1, [fp, #-16]
   2e8a4:	movw	r2, #0
   2e8a8:	sub	r1, r2, r1
   2e8ac:	udiv	r0, r0, r1
   2e8b0:	str	r0, [fp, #-48]	; 0xffffffd0
   2e8b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2e8b8:	ldr	r1, [fp, #-12]
   2e8bc:	mvn	r2, #0
   2e8c0:	sub	r1, r2, r1
   2e8c4:	cmp	r0, r1
   2e8c8:	bls	2e9cc <__assert_fail@plt+0x1d3c4>
   2e8cc:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e8d0:	ldr	r0, [fp, #-16]
   2e8d4:	cmn	r0, #1
   2e8d8:	bne	2e920 <__assert_fail@plt+0x1d318>
   2e8dc:	b	2e8f8 <__assert_fail@plt+0x1d2f0>
   2e8e0:	ldr	r0, [fp, #-12]
   2e8e4:	add	r0, r0, #-2147483648	; 0x80000000
   2e8e8:	movw	r1, #0
   2e8ec:	cmp	r1, r0
   2e8f0:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e8f4:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e8f8:	ldr	r0, [fp, #-12]
   2e8fc:	movw	r1, #0
   2e900:	cmp	r1, r0
   2e904:	bcs	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e908:	ldr	r0, [pc, #1912]	; 2f088 <__assert_fail@plt+0x1da80>
   2e90c:	ldr	r1, [fp, #-12]
   2e910:	sub	r1, r1, #1
   2e914:	cmp	r0, r1
   2e918:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e91c:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e920:	ldr	r0, [pc, #1892]	; 2f08c <__assert_fail@plt+0x1da84>
   2e924:	ldr	r1, [fp, #-16]
   2e928:	udiv	r0, r0, r1
   2e92c:	ldr	r1, [fp, #-12]
   2e930:	cmp	r0, r1
   2e934:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e938:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e93c:	ldr	r0, [fp, #-16]
   2e940:	cmp	r0, #0
   2e944:	bne	2e94c <__assert_fail@plt+0x1d344>
   2e948:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e94c:	ldr	r0, [fp, #-12]
   2e950:	cmp	r0, #0
   2e954:	bcs	2e9b4 <__assert_fail@plt+0x1d3ac>
   2e958:	ldr	r0, [fp, #-12]
   2e95c:	cmn	r0, #1
   2e960:	bne	2e998 <__assert_fail@plt+0x1d390>
   2e964:	b	2e980 <__assert_fail@plt+0x1d378>
   2e968:	ldr	r0, [fp, #-16]
   2e96c:	add	r0, r0, #-2147483648	; 0x80000000
   2e970:	movw	r1, #0
   2e974:	cmp	r1, r0
   2e978:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e97c:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e980:	ldr	r0, [pc, #1792]	; 2f088 <__assert_fail@plt+0x1da80>
   2e984:	ldr	r1, [fp, #-16]
   2e988:	sub	r1, r1, #1
   2e98c:	cmp	r0, r1
   2e990:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e994:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e998:	ldr	r0, [pc, #1772]	; 2f08c <__assert_fail@plt+0x1da84>
   2e99c:	ldr	r1, [fp, #-12]
   2e9a0:	udiv	r0, r0, r1
   2e9a4:	ldr	r1, [fp, #-16]
   2e9a8:	cmp	r0, r1
   2e9ac:	bcc	2e9cc <__assert_fail@plt+0x1d3c4>
   2e9b0:	b	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e9b4:	ldr	r0, [pc, #1740]	; 2f088 <__assert_fail@plt+0x1da80>
   2e9b8:	ldr	r1, [fp, #-16]
   2e9bc:	udiv	r0, r0, r1
   2e9c0:	ldr	r1, [fp, #-12]
   2e9c4:	cmp	r0, r1
   2e9c8:	bcs	2e9e0 <__assert_fail@plt+0x1d3d8>
   2e9cc:	ldr	r0, [fp, #-12]
   2e9d0:	ldr	r1, [fp, #-16]
   2e9d4:	mul	r0, r0, r1
   2e9d8:	str	r0, [fp, #-20]	; 0xffffffec
   2e9dc:	b	2f054 <__assert_fail@plt+0x1da4c>
   2e9e0:	ldr	r0, [fp, #-12]
   2e9e4:	ldr	r1, [fp, #-16]
   2e9e8:	mul	r0, r0, r1
   2e9ec:	str	r0, [fp, #-20]	; 0xffffffec
   2e9f0:	b	2f06c <__assert_fail@plt+0x1da64>
   2e9f4:	ldr	r0, [fp, #-16]
   2e9f8:	cmp	r0, #0
   2e9fc:	bcs	2eb08 <__assert_fail@plt+0x1d500>
   2ea00:	ldr	r0, [fp, #-12]
   2ea04:	cmp	r0, #0
   2ea08:	bcs	2ea90 <__assert_fail@plt+0x1d488>
   2ea0c:	b	2ea2c <__assert_fail@plt+0x1d424>
   2ea10:	ldr	r0, [fp, #-12]
   2ea14:	ldr	r1, [fp, #-16]
   2ea18:	mvn	r2, #0
   2ea1c:	udiv	r1, r2, r1
   2ea20:	cmp	r0, r1
   2ea24:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2ea28:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2ea2c:	b	2ea40 <__assert_fail@plt+0x1d438>
   2ea30:	ldr	r0, [fp, #-16]
   2ea34:	cmp	r0, #1
   2ea38:	bcc	2ea50 <__assert_fail@plt+0x1d448>
   2ea3c:	b	2ea5c <__assert_fail@plt+0x1d454>
   2ea40:	ldr	r0, [fp, #-16]
   2ea44:	movw	r1, #0
   2ea48:	cmp	r1, r0
   2ea4c:	bcs	2ea5c <__assert_fail@plt+0x1d454>
   2ea50:	movw	r0, #1
   2ea54:	str	r0, [fp, #-52]	; 0xffffffcc
   2ea58:	b	2ea74 <__assert_fail@plt+0x1d46c>
   2ea5c:	ldr	r0, [fp, #-16]
   2ea60:	movw	r1, #0
   2ea64:	sub	r0, r1, r0
   2ea68:	mvn	r1, #0
   2ea6c:	udiv	r0, r1, r0
   2ea70:	str	r0, [fp, #-52]	; 0xffffffcc
   2ea74:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2ea78:	ldr	r1, [fp, #-12]
   2ea7c:	mvn	r2, #0
   2ea80:	sub	r1, r2, r1
   2ea84:	cmp	r0, r1
   2ea88:	bls	2eba4 <__assert_fail@plt+0x1d59c>
   2ea8c:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2ea90:	b	2ea98 <__assert_fail@plt+0x1d490>
   2ea94:	b	2ea9c <__assert_fail@plt+0x1d494>
   2ea98:	b	2eaec <__assert_fail@plt+0x1d4e4>
   2ea9c:	ldr	r0, [fp, #-16]
   2eaa0:	cmn	r0, #1
   2eaa4:	bne	2eaec <__assert_fail@plt+0x1d4e4>
   2eaa8:	b	2eac4 <__assert_fail@plt+0x1d4bc>
   2eaac:	ldr	r0, [fp, #-12]
   2eab0:	add	r0, r0, #0
   2eab4:	movw	r1, #0
   2eab8:	cmp	r1, r0
   2eabc:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eac0:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eac4:	ldr	r0, [fp, #-12]
   2eac8:	movw	r1, #0
   2eacc:	cmp	r1, r0
   2ead0:	bcs	2ebb8 <__assert_fail@plt+0x1d5b0>
   2ead4:	ldr	r0, [fp, #-12]
   2ead8:	sub	r0, r0, #1
   2eadc:	mvn	r1, #0
   2eae0:	cmp	r1, r0
   2eae4:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eae8:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eaec:	ldr	r0, [fp, #-16]
   2eaf0:	movw	r1, #0
   2eaf4:	udiv	r0, r1, r0
   2eaf8:	ldr	r1, [fp, #-12]
   2eafc:	cmp	r0, r1
   2eb00:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eb04:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eb08:	ldr	r0, [fp, #-16]
   2eb0c:	cmp	r0, #0
   2eb10:	bne	2eb18 <__assert_fail@plt+0x1d510>
   2eb14:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eb18:	ldr	r0, [fp, #-12]
   2eb1c:	cmp	r0, #0
   2eb20:	bcs	2eb8c <__assert_fail@plt+0x1d584>
   2eb24:	b	2eb2c <__assert_fail@plt+0x1d524>
   2eb28:	b	2eb30 <__assert_fail@plt+0x1d528>
   2eb2c:	b	2eb70 <__assert_fail@plt+0x1d568>
   2eb30:	ldr	r0, [fp, #-12]
   2eb34:	cmn	r0, #1
   2eb38:	bne	2eb70 <__assert_fail@plt+0x1d568>
   2eb3c:	b	2eb58 <__assert_fail@plt+0x1d550>
   2eb40:	ldr	r0, [fp, #-16]
   2eb44:	add	r0, r0, #0
   2eb48:	movw	r1, #0
   2eb4c:	cmp	r1, r0
   2eb50:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eb54:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eb58:	ldr	r0, [fp, #-16]
   2eb5c:	sub	r0, r0, #1
   2eb60:	mvn	r1, #0
   2eb64:	cmp	r1, r0
   2eb68:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eb6c:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eb70:	ldr	r0, [fp, #-12]
   2eb74:	movw	r1, #0
   2eb78:	udiv	r0, r1, r0
   2eb7c:	ldr	r1, [fp, #-16]
   2eb80:	cmp	r0, r1
   2eb84:	bcc	2eba4 <__assert_fail@plt+0x1d59c>
   2eb88:	b	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eb8c:	ldr	r0, [fp, #-16]
   2eb90:	mvn	r1, #0
   2eb94:	udiv	r0, r1, r0
   2eb98:	ldr	r1, [fp, #-12]
   2eb9c:	cmp	r0, r1
   2eba0:	bcs	2ebb8 <__assert_fail@plt+0x1d5b0>
   2eba4:	ldr	r0, [fp, #-12]
   2eba8:	ldr	r1, [fp, #-16]
   2ebac:	mul	r0, r0, r1
   2ebb0:	str	r0, [fp, #-20]	; 0xffffffec
   2ebb4:	b	2f054 <__assert_fail@plt+0x1da4c>
   2ebb8:	ldr	r0, [fp, #-12]
   2ebbc:	ldr	r1, [fp, #-16]
   2ebc0:	mul	r0, r0, r1
   2ebc4:	str	r0, [fp, #-20]	; 0xffffffec
   2ebc8:	b	2f06c <__assert_fail@plt+0x1da64>
   2ebcc:	b	2ee20 <__assert_fail@plt+0x1d818>
   2ebd0:	ldr	r0, [fp, #-16]
   2ebd4:	cmp	r0, #0
   2ebd8:	bcs	2ed38 <__assert_fail@plt+0x1d730>
   2ebdc:	ldr	r0, [fp, #-12]
   2ebe0:	cmp	r0, #0
   2ebe4:	bcs	2ecb4 <__assert_fail@plt+0x1d6ac>
   2ebe8:	b	2ebec <__assert_fail@plt+0x1d5e4>
   2ebec:	ldr	r0, [fp, #-12]
   2ebf0:	ldr	r2, [fp, #-16]
   2ebf4:	mvn	r1, #0
   2ebf8:	mvn	r3, #-2147483648	; 0x80000000
   2ebfc:	mov	ip, #0
   2ec00:	str	r0, [fp, #-56]	; 0xffffffc8
   2ec04:	mov	r0, r1
   2ec08:	mov	r1, r3
   2ec0c:	mov	r3, ip
   2ec10:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ec14:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2ec18:	subs	r0, r2, r0
   2ec1c:	rscs	r1, r1, #0
   2ec20:	str	r0, [fp, #-60]	; 0xffffffc4
   2ec24:	str	r1, [fp, #-64]	; 0xffffffc0
   2ec28:	blt	2edf8 <__assert_fail@plt+0x1d7f0>
   2ec2c:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ec30:	b	2ec44 <__assert_fail@plt+0x1d63c>
   2ec34:	ldr	r0, [fp, #-16]
   2ec38:	cmp	r0, #1
   2ec3c:	bcc	2ec54 <__assert_fail@plt+0x1d64c>
   2ec40:	b	2ec68 <__assert_fail@plt+0x1d660>
   2ec44:	ldr	r0, [fp, #-16]
   2ec48:	movw	r1, #0
   2ec4c:	cmp	r1, r0
   2ec50:	bcs	2ec68 <__assert_fail@plt+0x1d660>
   2ec54:	mov	r0, #0
   2ec58:	mvn	r1, #0
   2ec5c:	str	r1, [fp, #-68]	; 0xffffffbc
   2ec60:	str	r0, [fp, #-72]	; 0xffffffb8
   2ec64:	b	2ec8c <__assert_fail@plt+0x1d684>
   2ec68:	ldr	r0, [fp, #-16]
   2ec6c:	rsb	r2, r0, #0
   2ec70:	mvn	r0, #0
   2ec74:	mvn	r1, #-2147483648	; 0x80000000
   2ec78:	mov	r3, #0
   2ec7c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ec80:	str	r0, [fp, #-68]	; 0xffffffbc
   2ec84:	str	r1, [fp, #-72]	; 0xffffffb8
   2ec88:	b	2ec8c <__assert_fail@plt+0x1d684>
   2ec8c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ec90:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2ec94:	ldr	r2, [fp, #-12]
   2ec98:	mvn	r2, r2
   2ec9c:	subs	r1, r2, r1
   2eca0:	rscs	r0, r0, #0
   2eca4:	str	r1, [fp, #-76]	; 0xffffffb4
   2eca8:	str	r0, [fp, #-80]	; 0xffffffb0
   2ecac:	bge	2edf8 <__assert_fail@plt+0x1d7f0>
   2ecb0:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ecb4:	ldr	r0, [fp, #-16]
   2ecb8:	cmn	r0, #1
   2ecbc:	bne	2ed04 <__assert_fail@plt+0x1d6fc>
   2ecc0:	b	2ece4 <__assert_fail@plt+0x1d6dc>
   2ecc4:	ldr	r0, [fp, #-12]
   2ecc8:	rsbs	r0, r0, #0
   2eccc:	mov	r1, #0
   2ecd0:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2ecd4:	str	r0, [fp, #-84]	; 0xffffffac
   2ecd8:	str	r1, [sp, #88]	; 0x58
   2ecdc:	blt	2edf8 <__assert_fail@plt+0x1d7f0>
   2ece0:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ece4:	ldr	r0, [fp, #-12]
   2ece8:	movw	r1, #0
   2ecec:	cmp	r1, r0
   2ecf0:	bcs	2ee0c <__assert_fail@plt+0x1d804>
   2ecf4:	mov	r0, #0
   2ecf8:	cmp	r0, #0
   2ecfc:	bne	2edf8 <__assert_fail@plt+0x1d7f0>
   2ed00:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ed04:	ldr	r2, [fp, #-16]
   2ed08:	mov	r1, #-2147483648	; 0x80000000
   2ed0c:	mov	r0, #0
   2ed10:	str	r0, [sp, #84]	; 0x54
   2ed14:	ldr	r3, [sp, #84]	; 0x54
   2ed18:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2ed1c:	ldr	r2, [fp, #-12]
   2ed20:	subs	r0, r0, r2
   2ed24:	sbcs	r1, r1, #0
   2ed28:	str	r0, [sp, #80]	; 0x50
   2ed2c:	str	r1, [sp, #76]	; 0x4c
   2ed30:	blt	2edf8 <__assert_fail@plt+0x1d7f0>
   2ed34:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ed38:	ldr	r0, [fp, #-16]
   2ed3c:	cmp	r0, #0
   2ed40:	bne	2ed48 <__assert_fail@plt+0x1d740>
   2ed44:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ed48:	ldr	r0, [fp, #-12]
   2ed4c:	cmp	r0, #0
   2ed50:	bcs	2edc8 <__assert_fail@plt+0x1d7c0>
   2ed54:	ldr	r0, [fp, #-12]
   2ed58:	cmn	r0, #1
   2ed5c:	bne	2ed94 <__assert_fail@plt+0x1d78c>
   2ed60:	b	2ed84 <__assert_fail@plt+0x1d77c>
   2ed64:	ldr	r0, [fp, #-16]
   2ed68:	rsbs	r0, r0, #0
   2ed6c:	mov	r1, #0
   2ed70:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2ed74:	str	r0, [sp, #72]	; 0x48
   2ed78:	str	r1, [sp, #68]	; 0x44
   2ed7c:	blt	2edf8 <__assert_fail@plt+0x1d7f0>
   2ed80:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ed84:	mov	r0, #0
   2ed88:	cmp	r0, #0
   2ed8c:	bne	2edf8 <__assert_fail@plt+0x1d7f0>
   2ed90:	b	2ee0c <__assert_fail@plt+0x1d804>
   2ed94:	ldr	r2, [fp, #-12]
   2ed98:	mov	r1, #-2147483648	; 0x80000000
   2ed9c:	mov	r0, #0
   2eda0:	str	r0, [sp, #64]	; 0x40
   2eda4:	ldr	r3, [sp, #64]	; 0x40
   2eda8:	bl	2f6d4 <__assert_fail@plt+0x1e0cc>
   2edac:	ldr	r2, [fp, #-16]
   2edb0:	subs	r0, r0, r2
   2edb4:	sbcs	r1, r1, #0
   2edb8:	str	r0, [sp, #60]	; 0x3c
   2edbc:	str	r1, [sp, #56]	; 0x38
   2edc0:	blt	2edf8 <__assert_fail@plt+0x1d7f0>
   2edc4:	b	2ee0c <__assert_fail@plt+0x1d804>
   2edc8:	ldr	r2, [fp, #-16]
   2edcc:	mvn	r0, #0
   2edd0:	mvn	r1, #-2147483648	; 0x80000000
   2edd4:	mov	r3, #0
   2edd8:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2eddc:	ldr	r2, [fp, #-12]
   2ede0:	subs	r0, r0, r2
   2ede4:	sbcs	r1, r1, #0
   2ede8:	str	r0, [sp, #52]	; 0x34
   2edec:	str	r1, [sp, #48]	; 0x30
   2edf0:	bge	2ee0c <__assert_fail@plt+0x1d804>
   2edf4:	b	2edf8 <__assert_fail@plt+0x1d7f0>
   2edf8:	ldr	r0, [fp, #-12]
   2edfc:	ldr	r1, [fp, #-16]
   2ee00:	mul	r0, r0, r1
   2ee04:	str	r0, [fp, #-20]	; 0xffffffec
   2ee08:	b	2f054 <__assert_fail@plt+0x1da4c>
   2ee0c:	ldr	r0, [fp, #-12]
   2ee10:	ldr	r1, [fp, #-16]
   2ee14:	mul	r0, r0, r1
   2ee18:	str	r0, [fp, #-20]	; 0xffffffec
   2ee1c:	b	2f06c <__assert_fail@plt+0x1da64>
   2ee20:	ldr	r0, [fp, #-16]
   2ee24:	cmp	r0, #0
   2ee28:	bcs	2ef74 <__assert_fail@plt+0x1d96c>
   2ee2c:	ldr	r0, [fp, #-12]
   2ee30:	cmp	r0, #0
   2ee34:	bcs	2eefc <__assert_fail@plt+0x1d8f4>
   2ee38:	b	2ee74 <__assert_fail@plt+0x1d86c>
   2ee3c:	ldr	r0, [fp, #-12]
   2ee40:	ldr	r2, [fp, #-16]
   2ee44:	mvn	r1, #0
   2ee48:	mov	r3, #0
   2ee4c:	str	r0, [sp, #44]	; 0x2c
   2ee50:	mov	r0, r1
   2ee54:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2ee58:	ldr	r2, [sp, #44]	; 0x2c
   2ee5c:	subs	r0, r2, r0
   2ee60:	rscs	r1, r1, #0
   2ee64:	str	r0, [sp, #40]	; 0x28
   2ee68:	str	r1, [sp, #36]	; 0x24
   2ee6c:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2ee70:	b	2f040 <__assert_fail@plt+0x1da38>
   2ee74:	b	2ee88 <__assert_fail@plt+0x1d880>
   2ee78:	ldr	r0, [fp, #-16]
   2ee7c:	cmp	r0, #1
   2ee80:	bcc	2ee98 <__assert_fail@plt+0x1d890>
   2ee84:	b	2eeac <__assert_fail@plt+0x1d8a4>
   2ee88:	ldr	r0, [fp, #-16]
   2ee8c:	movw	r1, #0
   2ee90:	cmp	r1, r0
   2ee94:	bcs	2eeac <__assert_fail@plt+0x1d8a4>
   2ee98:	mov	r0, #1
   2ee9c:	mvn	r1, #0
   2eea0:	str	r1, [sp, #32]
   2eea4:	str	r0, [sp, #28]
   2eea8:	b	2eed4 <__assert_fail@plt+0x1d8cc>
   2eeac:	ldr	r0, [fp, #-16]
   2eeb0:	rsb	r2, r0, #0
   2eeb4:	mvn	r0, #0
   2eeb8:	mov	r3, #0
   2eebc:	str	r0, [sp, #24]
   2eec0:	ldr	r1, [sp, #24]
   2eec4:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2eec8:	str	r0, [sp, #32]
   2eecc:	str	r1, [sp, #28]
   2eed0:	b	2eed4 <__assert_fail@plt+0x1d8cc>
   2eed4:	ldr	r0, [sp, #28]
   2eed8:	ldr	r1, [sp, #32]
   2eedc:	ldr	r2, [fp, #-12]
   2eee0:	mvn	r2, r2
   2eee4:	subs	r1, r2, r1
   2eee8:	rscs	r0, r0, #0
   2eeec:	str	r1, [sp, #20]
   2eef0:	str	r0, [sp, #16]
   2eef4:	bcs	2f02c <__assert_fail@plt+0x1da24>
   2eef8:	b	2f040 <__assert_fail@plt+0x1da38>
   2eefc:	b	2ef04 <__assert_fail@plt+0x1d8fc>
   2ef00:	b	2ef08 <__assert_fail@plt+0x1d900>
   2ef04:	b	2ef58 <__assert_fail@plt+0x1d950>
   2ef08:	ldr	r0, [fp, #-16]
   2ef0c:	cmn	r0, #1
   2ef10:	bne	2ef58 <__assert_fail@plt+0x1d950>
   2ef14:	b	2ef30 <__assert_fail@plt+0x1d928>
   2ef18:	ldr	r0, [fp, #-12]
   2ef1c:	add	r0, r0, #0
   2ef20:	movw	r1, #0
   2ef24:	cmp	r1, r0
   2ef28:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2ef2c:	b	2f040 <__assert_fail@plt+0x1da38>
   2ef30:	ldr	r0, [fp, #-12]
   2ef34:	movw	r1, #0
   2ef38:	cmp	r1, r0
   2ef3c:	bcs	2f040 <__assert_fail@plt+0x1da38>
   2ef40:	ldr	r0, [fp, #-12]
   2ef44:	sub	r0, r0, #1
   2ef48:	mvn	r1, #0
   2ef4c:	cmp	r1, r0
   2ef50:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2ef54:	b	2f040 <__assert_fail@plt+0x1da38>
   2ef58:	ldr	r0, [fp, #-16]
   2ef5c:	movw	r1, #0
   2ef60:	udiv	r0, r1, r0
   2ef64:	ldr	r1, [fp, #-12]
   2ef68:	cmp	r0, r1
   2ef6c:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2ef70:	b	2f040 <__assert_fail@plt+0x1da38>
   2ef74:	ldr	r0, [fp, #-16]
   2ef78:	cmp	r0, #0
   2ef7c:	bne	2ef84 <__assert_fail@plt+0x1d97c>
   2ef80:	b	2f040 <__assert_fail@plt+0x1da38>
   2ef84:	ldr	r0, [fp, #-12]
   2ef88:	cmp	r0, #0
   2ef8c:	bcs	2eff8 <__assert_fail@plt+0x1d9f0>
   2ef90:	b	2ef98 <__assert_fail@plt+0x1d990>
   2ef94:	b	2ef9c <__assert_fail@plt+0x1d994>
   2ef98:	b	2efdc <__assert_fail@plt+0x1d9d4>
   2ef9c:	ldr	r0, [fp, #-12]
   2efa0:	cmn	r0, #1
   2efa4:	bne	2efdc <__assert_fail@plt+0x1d9d4>
   2efa8:	b	2efc4 <__assert_fail@plt+0x1d9bc>
   2efac:	ldr	r0, [fp, #-16]
   2efb0:	add	r0, r0, #0
   2efb4:	movw	r1, #0
   2efb8:	cmp	r1, r0
   2efbc:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2efc0:	b	2f040 <__assert_fail@plt+0x1da38>
   2efc4:	ldr	r0, [fp, #-16]
   2efc8:	sub	r0, r0, #1
   2efcc:	mvn	r1, #0
   2efd0:	cmp	r1, r0
   2efd4:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2efd8:	b	2f040 <__assert_fail@plt+0x1da38>
   2efdc:	ldr	r0, [fp, #-12]
   2efe0:	movw	r1, #0
   2efe4:	udiv	r0, r1, r0
   2efe8:	ldr	r1, [fp, #-16]
   2efec:	cmp	r0, r1
   2eff0:	bcc	2f02c <__assert_fail@plt+0x1da24>
   2eff4:	b	2f040 <__assert_fail@plt+0x1da38>
   2eff8:	ldr	r2, [fp, #-16]
   2effc:	mvn	r0, #0
   2f000:	mov	r3, #0
   2f004:	str	r0, [sp, #12]
   2f008:	ldr	r1, [sp, #12]
   2f00c:	bl	2f7a8 <__assert_fail@plt+0x1e1a0>
   2f010:	ldr	r2, [fp, #-12]
   2f014:	subs	r0, r0, r2
   2f018:	sbcs	r1, r1, #0
   2f01c:	str	r0, [sp, #8]
   2f020:	str	r1, [sp, #4]
   2f024:	bcs	2f040 <__assert_fail@plt+0x1da38>
   2f028:	b	2f02c <__assert_fail@plt+0x1da24>
   2f02c:	ldr	r0, [fp, #-12]
   2f030:	ldr	r1, [fp, #-16]
   2f034:	mul	r0, r0, r1
   2f038:	str	r0, [fp, #-20]	; 0xffffffec
   2f03c:	b	2f054 <__assert_fail@plt+0x1da4c>
   2f040:	ldr	r0, [fp, #-12]
   2f044:	ldr	r1, [fp, #-16]
   2f048:	mul	r0, r0, r1
   2f04c:	str	r0, [fp, #-20]	; 0xffffffec
   2f050:	b	2f06c <__assert_fail@plt+0x1da64>
   2f054:	bl	114e8 <__errno_location@plt>
   2f058:	movw	lr, #12
   2f05c:	str	lr, [r0]
   2f060:	movw	r0, #0
   2f064:	str	r0, [fp, #-4]
   2f068:	b	2f07c <__assert_fail@plt+0x1da74>
   2f06c:	ldr	r0, [fp, #-8]
   2f070:	ldr	r1, [fp, #-20]	; 0xffffffec
   2f074:	bl	2d418 <__assert_fail@plt+0x1be10>
   2f078:	str	r0, [fp, #-4]
   2f07c:	ldr	r0, [fp, #-4]
   2f080:	mov	sp, fp
   2f084:	pop	{fp, pc}
   2f088:	svcvc	0x00ffffff
   2f08c:	andhi	r0, r0, r0
   2f090:			; <UNDEFINED> instruction: 0xffff8000
   2f094:	sub	sp, sp, #12
   2f098:	str	r0, [sp, #4]
   2f09c:	ldr	r0, [sp, #4]
   2f0a0:	sub	r1, r0, #48	; 0x30
   2f0a4:	cmp	r1, #10
   2f0a8:	str	r0, [sp]
   2f0ac:	bcc	2f0dc <__assert_fail@plt+0x1dad4>
   2f0b0:	b	2f0b4 <__assert_fail@plt+0x1daac>
   2f0b4:	ldr	r0, [sp]
   2f0b8:	sub	r1, r0, #65	; 0x41
   2f0bc:	cmp	r1, #26
   2f0c0:	bcc	2f0dc <__assert_fail@plt+0x1dad4>
   2f0c4:	b	2f0c8 <__assert_fail@plt+0x1dac0>
   2f0c8:	ldr	r0, [sp]
   2f0cc:	sub	r1, r0, #97	; 0x61
   2f0d0:	cmp	r1, #25
   2f0d4:	bhi	2f0ec <__assert_fail@plt+0x1dae4>
   2f0d8:	b	2f0dc <__assert_fail@plt+0x1dad4>
   2f0dc:	movw	r0, #1
   2f0e0:	and	r0, r0, #1
   2f0e4:	strb	r0, [sp, #11]
   2f0e8:	b	2f0f8 <__assert_fail@plt+0x1daf0>
   2f0ec:	movw	r0, #0
   2f0f0:	and	r0, r0, #1
   2f0f4:	strb	r0, [sp, #11]
   2f0f8:	ldrb	r0, [sp, #11]
   2f0fc:	and	r0, r0, #1
   2f100:	add	sp, sp, #12
   2f104:	bx	lr
   2f108:	sub	sp, sp, #12
   2f10c:	str	r0, [sp, #4]
   2f110:	ldr	r0, [sp, #4]
   2f114:	sub	r1, r0, #65	; 0x41
   2f118:	cmp	r1, #26
   2f11c:	str	r0, [sp]
   2f120:	bcc	2f13c <__assert_fail@plt+0x1db34>
   2f124:	b	2f128 <__assert_fail@plt+0x1db20>
   2f128:	ldr	r0, [sp]
   2f12c:	sub	r1, r0, #97	; 0x61
   2f130:	cmp	r1, #25
   2f134:	bhi	2f14c <__assert_fail@plt+0x1db44>
   2f138:	b	2f13c <__assert_fail@plt+0x1db34>
   2f13c:	movw	r0, #1
   2f140:	and	r0, r0, #1
   2f144:	strb	r0, [sp, #11]
   2f148:	b	2f158 <__assert_fail@plt+0x1db50>
   2f14c:	movw	r0, #0
   2f150:	and	r0, r0, #1
   2f154:	strb	r0, [sp, #11]
   2f158:	ldrb	r0, [sp, #11]
   2f15c:	and	r0, r0, #1
   2f160:	add	sp, sp, #12
   2f164:	bx	lr
   2f168:	sub	sp, sp, #8
   2f16c:	str	r0, [sp]
   2f170:	ldr	r0, [sp]
   2f174:	cmp	r0, #127	; 0x7f
   2f178:	bhi	2f190 <__assert_fail@plt+0x1db88>
   2f17c:	b	2f180 <__assert_fail@plt+0x1db78>
   2f180:	movw	r0, #1
   2f184:	and	r0, r0, #1
   2f188:	strb	r0, [sp, #7]
   2f18c:	b	2f19c <__assert_fail@plt+0x1db94>
   2f190:	movw	r0, #0
   2f194:	and	r0, r0, #1
   2f198:	strb	r0, [sp, #7]
   2f19c:	ldrb	r0, [sp, #7]
   2f1a0:	and	r0, r0, #1
   2f1a4:	add	sp, sp, #8
   2f1a8:	bx	lr
   2f1ac:	sub	sp, sp, #8
   2f1b0:	str	r0, [sp, #4]
   2f1b4:	ldr	r0, [sp, #4]
   2f1b8:	cmp	r0, #32
   2f1bc:	movw	r0, #1
   2f1c0:	str	r0, [sp]
   2f1c4:	beq	2f1dc <__assert_fail@plt+0x1dbd4>
   2f1c8:	ldr	r0, [sp, #4]
   2f1cc:	cmp	r0, #9
   2f1d0:	movw	r0, #0
   2f1d4:	moveq	r0, #1
   2f1d8:	str	r0, [sp]
   2f1dc:	ldr	r0, [sp]
   2f1e0:	and	r0, r0, #1
   2f1e4:	add	sp, sp, #8
   2f1e8:	bx	lr
   2f1ec:	sub	sp, sp, #12
   2f1f0:	str	r0, [sp, #4]
   2f1f4:	ldr	r0, [sp, #4]
   2f1f8:	cmp	r0, #32
   2f1fc:	str	r0, [sp]
   2f200:	bcc	2f218 <__assert_fail@plt+0x1dc10>
   2f204:	b	2f208 <__assert_fail@plt+0x1dc00>
   2f208:	ldr	r0, [sp]
   2f20c:	cmp	r0, #127	; 0x7f
   2f210:	bne	2f228 <__assert_fail@plt+0x1dc20>
   2f214:	b	2f218 <__assert_fail@plt+0x1dc10>
   2f218:	movw	r0, #1
   2f21c:	and	r0, r0, #1
   2f220:	strb	r0, [sp, #11]
   2f224:	b	2f234 <__assert_fail@plt+0x1dc2c>
   2f228:	movw	r0, #0
   2f22c:	and	r0, r0, #1
   2f230:	strb	r0, [sp, #11]
   2f234:	ldrb	r0, [sp, #11]
   2f238:	and	r0, r0, #1
   2f23c:	add	sp, sp, #12
   2f240:	bx	lr
   2f244:	sub	sp, sp, #8
   2f248:	str	r0, [sp]
   2f24c:	ldr	r0, [sp]
   2f250:	sub	r0, r0, #48	; 0x30
   2f254:	cmp	r0, #9
   2f258:	bhi	2f270 <__assert_fail@plt+0x1dc68>
   2f25c:	b	2f260 <__assert_fail@plt+0x1dc58>
   2f260:	movw	r0, #1
   2f264:	and	r0, r0, #1
   2f268:	strb	r0, [sp, #7]
   2f26c:	b	2f27c <__assert_fail@plt+0x1dc74>
   2f270:	movw	r0, #0
   2f274:	and	r0, r0, #1
   2f278:	strb	r0, [sp, #7]
   2f27c:	ldrb	r0, [sp, #7]
   2f280:	and	r0, r0, #1
   2f284:	add	sp, sp, #8
   2f288:	bx	lr
   2f28c:	sub	sp, sp, #8
   2f290:	str	r0, [sp]
   2f294:	ldr	r0, [sp]
   2f298:	sub	r0, r0, #33	; 0x21
   2f29c:	cmp	r0, #93	; 0x5d
   2f2a0:	bhi	2f2b8 <__assert_fail@plt+0x1dcb0>
   2f2a4:	b	2f2a8 <__assert_fail@plt+0x1dca0>
   2f2a8:	movw	r0, #1
   2f2ac:	and	r0, r0, #1
   2f2b0:	strb	r0, [sp, #7]
   2f2b4:	b	2f2c4 <__assert_fail@plt+0x1dcbc>
   2f2b8:	movw	r0, #0
   2f2bc:	and	r0, r0, #1
   2f2c0:	strb	r0, [sp, #7]
   2f2c4:	ldrb	r0, [sp, #7]
   2f2c8:	and	r0, r0, #1
   2f2cc:	add	sp, sp, #8
   2f2d0:	bx	lr
   2f2d4:	sub	sp, sp, #8
   2f2d8:	str	r0, [sp]
   2f2dc:	ldr	r0, [sp]
   2f2e0:	sub	r0, r0, #97	; 0x61
   2f2e4:	cmp	r0, #25
   2f2e8:	bhi	2f300 <__assert_fail@plt+0x1dcf8>
   2f2ec:	b	2f2f0 <__assert_fail@plt+0x1dce8>
   2f2f0:	movw	r0, #1
   2f2f4:	and	r0, r0, #1
   2f2f8:	strb	r0, [sp, #7]
   2f2fc:	b	2f30c <__assert_fail@plt+0x1dd04>
   2f300:	movw	r0, #0
   2f304:	and	r0, r0, #1
   2f308:	strb	r0, [sp, #7]
   2f30c:	ldrb	r0, [sp, #7]
   2f310:	and	r0, r0, #1
   2f314:	add	sp, sp, #8
   2f318:	bx	lr
   2f31c:	sub	sp, sp, #8
   2f320:	str	r0, [sp]
   2f324:	ldr	r0, [sp]
   2f328:	sub	r0, r0, #32
   2f32c:	cmp	r0, #94	; 0x5e
   2f330:	bhi	2f348 <__assert_fail@plt+0x1dd40>
   2f334:	b	2f338 <__assert_fail@plt+0x1dd30>
   2f338:	movw	r0, #1
   2f33c:	and	r0, r0, #1
   2f340:	strb	r0, [sp, #7]
   2f344:	b	2f354 <__assert_fail@plt+0x1dd4c>
   2f348:	movw	r0, #0
   2f34c:	and	r0, r0, #1
   2f350:	strb	r0, [sp, #7]
   2f354:	ldrb	r0, [sp, #7]
   2f358:	and	r0, r0, #1
   2f35c:	add	sp, sp, #8
   2f360:	bx	lr
   2f364:	sub	sp, sp, #12
   2f368:	str	r0, [sp, #4]
   2f36c:	ldr	r0, [sp, #4]
   2f370:	sub	r0, r0, #33	; 0x21
   2f374:	cmp	r0, #93	; 0x5d
   2f378:	str	r0, [sp]
   2f37c:	bhi	2f518 <__assert_fail@plt+0x1df10>
   2f380:	add	r0, pc, #8
   2f384:	ldr	r1, [sp]
   2f388:	ldr	r0, [r0, r1, lsl #2]
   2f38c:	mov	pc, r0
   2f390:	andeq	pc, r2, r8, lsl #10
   2f394:	andeq	pc, r2, r8, lsl #10
   2f398:	andeq	pc, r2, r8, lsl #10
   2f39c:	andeq	pc, r2, r8, lsl #10
   2f3a0:	andeq	pc, r2, r8, lsl #10
   2f3a4:	andeq	pc, r2, r8, lsl #10
   2f3a8:	andeq	pc, r2, r8, lsl #10
   2f3ac:	andeq	pc, r2, r8, lsl #10
   2f3b0:	andeq	pc, r2, r8, lsl #10
   2f3b4:	andeq	pc, r2, r8, lsl #10
   2f3b8:	andeq	pc, r2, r8, lsl #10
   2f3bc:	andeq	pc, r2, r8, lsl #10
   2f3c0:	andeq	pc, r2, r8, lsl #10
   2f3c4:	andeq	pc, r2, r8, lsl #10
   2f3c8:	andeq	pc, r2, r8, lsl #10
   2f3cc:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3d0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3d4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3d8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3dc:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3e0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3e4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3e8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3ec:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3f0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f3f4:	andeq	pc, r2, r8, lsl #10
   2f3f8:	andeq	pc, r2, r8, lsl #10
   2f3fc:	andeq	pc, r2, r8, lsl #10
   2f400:	andeq	pc, r2, r8, lsl #10
   2f404:	andeq	pc, r2, r8, lsl #10
   2f408:	andeq	pc, r2, r8, lsl #10
   2f40c:	andeq	pc, r2, r8, lsl #10
   2f410:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f414:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f418:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f41c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f420:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f424:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f428:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f42c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f430:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f434:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f438:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f43c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f440:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f444:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f448:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f44c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f450:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f454:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f458:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f45c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f460:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f464:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f468:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f46c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f470:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f474:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f478:	andeq	pc, r2, r8, lsl #10
   2f47c:	andeq	pc, r2, r8, lsl #10
   2f480:	andeq	pc, r2, r8, lsl #10
   2f484:	andeq	pc, r2, r8, lsl #10
   2f488:	andeq	pc, r2, r8, lsl #10
   2f48c:	andeq	pc, r2, r8, lsl #10
   2f490:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f494:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f498:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f49c:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4a0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4a4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4a8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4ac:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4b0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4b4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4b8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4bc:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4c0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4c4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4c8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4cc:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4d0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4d4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4d8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4dc:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4e0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4e4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4e8:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4ec:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4f0:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4f4:	andeq	pc, r2, r8, lsl r5	; <UNPREDICTABLE>
   2f4f8:	andeq	pc, r2, r8, lsl #10
   2f4fc:	andeq	pc, r2, r8, lsl #10
   2f500:	andeq	pc, r2, r8, lsl #10
   2f504:	andeq	pc, r2, r8, lsl #10
   2f508:	movw	r0, #1
   2f50c:	and	r0, r0, #1
   2f510:	strb	r0, [sp, #11]
   2f514:	b	2f524 <__assert_fail@plt+0x1df1c>
   2f518:	movw	r0, #0
   2f51c:	and	r0, r0, #1
   2f520:	strb	r0, [sp, #11]
   2f524:	ldrb	r0, [sp, #11]
   2f528:	and	r0, r0, #1
   2f52c:	add	sp, sp, #12
   2f530:	bx	lr
   2f534:	sub	sp, sp, #12
   2f538:	str	r0, [sp, #4]
   2f53c:	ldr	r0, [sp, #4]
   2f540:	sub	r1, r0, #9
   2f544:	cmp	r1, #5
   2f548:	str	r0, [sp]
   2f54c:	bcc	2f564 <__assert_fail@plt+0x1df5c>
   2f550:	b	2f554 <__assert_fail@plt+0x1df4c>
   2f554:	ldr	r0, [sp]
   2f558:	cmp	r0, #32
   2f55c:	bne	2f574 <__assert_fail@plt+0x1df6c>
   2f560:	b	2f564 <__assert_fail@plt+0x1df5c>
   2f564:	movw	r0, #1
   2f568:	and	r0, r0, #1
   2f56c:	strb	r0, [sp, #11]
   2f570:	b	2f580 <__assert_fail@plt+0x1df78>
   2f574:	movw	r0, #0
   2f578:	and	r0, r0, #1
   2f57c:	strb	r0, [sp, #11]
   2f580:	ldrb	r0, [sp, #11]
   2f584:	and	r0, r0, #1
   2f588:	add	sp, sp, #12
   2f58c:	bx	lr
   2f590:	sub	sp, sp, #8
   2f594:	str	r0, [sp]
   2f598:	ldr	r0, [sp]
   2f59c:	sub	r0, r0, #65	; 0x41
   2f5a0:	cmp	r0, #25
   2f5a4:	bhi	2f5bc <__assert_fail@plt+0x1dfb4>
   2f5a8:	b	2f5ac <__assert_fail@plt+0x1dfa4>
   2f5ac:	movw	r0, #1
   2f5b0:	and	r0, r0, #1
   2f5b4:	strb	r0, [sp, #7]
   2f5b8:	b	2f5c8 <__assert_fail@plt+0x1dfc0>
   2f5bc:	movw	r0, #0
   2f5c0:	and	r0, r0, #1
   2f5c4:	strb	r0, [sp, #7]
   2f5c8:	ldrb	r0, [sp, #7]
   2f5cc:	and	r0, r0, #1
   2f5d0:	add	sp, sp, #8
   2f5d4:	bx	lr
   2f5d8:	sub	sp, sp, #12
   2f5dc:	str	r0, [sp, #4]
   2f5e0:	ldr	r0, [sp, #4]
   2f5e4:	sub	r1, r0, #48	; 0x30
   2f5e8:	cmp	r1, #10
   2f5ec:	str	r0, [sp]
   2f5f0:	bcc	2f620 <__assert_fail@plt+0x1e018>
   2f5f4:	b	2f5f8 <__assert_fail@plt+0x1dff0>
   2f5f8:	ldr	r0, [sp]
   2f5fc:	sub	r1, r0, #65	; 0x41
   2f600:	cmp	r1, #6
   2f604:	bcc	2f620 <__assert_fail@plt+0x1e018>
   2f608:	b	2f60c <__assert_fail@plt+0x1e004>
   2f60c:	ldr	r0, [sp]
   2f610:	sub	r1, r0, #97	; 0x61
   2f614:	cmp	r1, #5
   2f618:	bhi	2f630 <__assert_fail@plt+0x1e028>
   2f61c:	b	2f620 <__assert_fail@plt+0x1e018>
   2f620:	movw	r0, #1
   2f624:	and	r0, r0, #1
   2f628:	strb	r0, [sp, #11]
   2f62c:	b	2f63c <__assert_fail@plt+0x1e034>
   2f630:	movw	r0, #0
   2f634:	and	r0, r0, #1
   2f638:	strb	r0, [sp, #11]
   2f63c:	ldrb	r0, [sp, #11]
   2f640:	and	r0, r0, #1
   2f644:	add	sp, sp, #12
   2f648:	bx	lr
   2f64c:	sub	sp, sp, #8
   2f650:	str	r0, [sp]
   2f654:	ldr	r0, [sp]
   2f658:	sub	r0, r0, #65	; 0x41
   2f65c:	cmp	r0, #25
   2f660:	bhi	2f67c <__assert_fail@plt+0x1e074>
   2f664:	b	2f668 <__assert_fail@plt+0x1e060>
   2f668:	ldr	r0, [sp]
   2f66c:	sub	r0, r0, #65	; 0x41
   2f670:	add	r0, r0, #97	; 0x61
   2f674:	str	r0, [sp, #4]
   2f678:	b	2f684 <__assert_fail@plt+0x1e07c>
   2f67c:	ldr	r0, [sp]
   2f680:	str	r0, [sp, #4]
   2f684:	ldr	r0, [sp, #4]
   2f688:	add	sp, sp, #8
   2f68c:	bx	lr
   2f690:	sub	sp, sp, #8
   2f694:	str	r0, [sp]
   2f698:	ldr	r0, [sp]
   2f69c:	sub	r0, r0, #97	; 0x61
   2f6a0:	cmp	r0, #25
   2f6a4:	bhi	2f6c0 <__assert_fail@plt+0x1e0b8>
   2f6a8:	b	2f6ac <__assert_fail@plt+0x1e0a4>
   2f6ac:	ldr	r0, [sp]
   2f6b0:	sub	r0, r0, #97	; 0x61
   2f6b4:	add	r0, r0, #65	; 0x41
   2f6b8:	str	r0, [sp, #4]
   2f6bc:	b	2f6c8 <__assert_fail@plt+0x1e0c0>
   2f6c0:	ldr	r0, [sp]
   2f6c4:	str	r0, [sp, #4]
   2f6c8:	ldr	r0, [sp, #4]
   2f6cc:	add	sp, sp, #8
   2f6d0:	bx	lr
   2f6d4:	cmp	r3, #0
   2f6d8:	cmpeq	r2, #0
   2f6dc:	bne	2f700 <__assert_fail@plt+0x1e0f8>
   2f6e0:	cmp	r1, #0
   2f6e4:	movlt	r1, #-2147483648	; 0x80000000
   2f6e8:	movlt	r0, #0
   2f6ec:	blt	2f6fc <__assert_fail@plt+0x1e0f4>
   2f6f0:	cmpeq	r0, #0
   2f6f4:	mvnne	r1, #-2147483648	; 0x80000000
   2f6f8:	mvnne	r0, #0
   2f6fc:	b	2f7e4 <__assert_fail@plt+0x1e1dc>
   2f700:	sub	sp, sp, #8
   2f704:	push	{sp, lr}
   2f708:	cmp	r1, #0
   2f70c:	blt	2f72c <__assert_fail@plt+0x1e124>
   2f710:	cmp	r3, #0
   2f714:	blt	2f760 <__assert_fail@plt+0x1e158>
   2f718:	bl	2f7f4 <__assert_fail@plt+0x1e1ec>
   2f71c:	ldr	lr, [sp, #4]
   2f720:	add	sp, sp, #8
   2f724:	pop	{r2, r3}
   2f728:	bx	lr
   2f72c:	rsbs	r0, r0, #0
   2f730:	sbc	r1, r1, r1, lsl #1
   2f734:	cmp	r3, #0
   2f738:	blt	2f784 <__assert_fail@plt+0x1e17c>
   2f73c:	bl	2f7f4 <__assert_fail@plt+0x1e1ec>
   2f740:	ldr	lr, [sp, #4]
   2f744:	add	sp, sp, #8
   2f748:	pop	{r2, r3}
   2f74c:	rsbs	r0, r0, #0
   2f750:	sbc	r1, r1, r1, lsl #1
   2f754:	rsbs	r2, r2, #0
   2f758:	sbc	r3, r3, r3, lsl #1
   2f75c:	bx	lr
   2f760:	rsbs	r2, r2, #0
   2f764:	sbc	r3, r3, r3, lsl #1
   2f768:	bl	2f7f4 <__assert_fail@plt+0x1e1ec>
   2f76c:	ldr	lr, [sp, #4]
   2f770:	add	sp, sp, #8
   2f774:	pop	{r2, r3}
   2f778:	rsbs	r0, r0, #0
   2f77c:	sbc	r1, r1, r1, lsl #1
   2f780:	bx	lr
   2f784:	rsbs	r2, r2, #0
   2f788:	sbc	r3, r3, r3, lsl #1
   2f78c:	bl	2f7f4 <__assert_fail@plt+0x1e1ec>
   2f790:	ldr	lr, [sp, #4]
   2f794:	add	sp, sp, #8
   2f798:	pop	{r2, r3}
   2f79c:	rsbs	r2, r2, #0
   2f7a0:	sbc	r3, r3, r3, lsl #1
   2f7a4:	bx	lr
   2f7a8:	cmp	r3, #0
   2f7ac:	cmpeq	r2, #0
   2f7b0:	bne	2f7c8 <__assert_fail@plt+0x1e1c0>
   2f7b4:	cmp	r1, #0
   2f7b8:	cmpeq	r0, #0
   2f7bc:	mvnne	r1, #0
   2f7c0:	mvnne	r0, #0
   2f7c4:	b	2f7e4 <__assert_fail@plt+0x1e1dc>
   2f7c8:	sub	sp, sp, #8
   2f7cc:	push	{sp, lr}
   2f7d0:	bl	2f7f4 <__assert_fail@plt+0x1e1ec>
   2f7d4:	ldr	lr, [sp, #4]
   2f7d8:	add	sp, sp, #8
   2f7dc:	pop	{r2, r3}
   2f7e0:	bx	lr
   2f7e4:	push	{r1, lr}
   2f7e8:	mov	r0, #8
   2f7ec:	bl	112cc <raise@plt>
   2f7f0:	pop	{r1, pc}
   2f7f4:	cmp	r1, r3
   2f7f8:	cmpeq	r0, r2
   2f7fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f800:	mov	r4, r0
   2f804:	movcc	r0, #0
   2f808:	mov	r5, r1
   2f80c:	ldr	lr, [sp, #36]	; 0x24
   2f810:	movcc	r1, r0
   2f814:	bcc	2f910 <__assert_fail@plt+0x1e308>
   2f818:	cmp	r3, #0
   2f81c:	clzeq	ip, r2
   2f820:	clzne	ip, r3
   2f824:	addeq	ip, ip, #32
   2f828:	cmp	r5, #0
   2f82c:	clzeq	r1, r4
   2f830:	addeq	r1, r1, #32
   2f834:	clzne	r1, r5
   2f838:	sub	ip, ip, r1
   2f83c:	sub	sl, ip, #32
   2f840:	lsl	r9, r3, ip
   2f844:	rsb	fp, ip, #32
   2f848:	orr	r9, r9, r2, lsl sl
   2f84c:	orr	r9, r9, r2, lsr fp
   2f850:	lsl	r8, r2, ip
   2f854:	cmp	r5, r9
   2f858:	cmpeq	r4, r8
   2f85c:	movcc	r0, #0
   2f860:	movcc	r1, r0
   2f864:	bcc	2f880 <__assert_fail@plt+0x1e278>
   2f868:	mov	r0, #1
   2f86c:	subs	r4, r4, r8
   2f870:	lsl	r1, r0, sl
   2f874:	orr	r1, r1, r0, lsr fp
   2f878:	lsl	r0, r0, ip
   2f87c:	sbc	r5, r5, r9
   2f880:	cmp	ip, #0
   2f884:	beq	2f910 <__assert_fail@plt+0x1e308>
   2f888:	lsr	r6, r8, #1
   2f88c:	orr	r6, r6, r9, lsl #31
   2f890:	lsr	r7, r9, #1
   2f894:	mov	r2, ip
   2f898:	b	2f8bc <__assert_fail@plt+0x1e2b4>
   2f89c:	subs	r3, r4, r6
   2f8a0:	sbc	r8, r5, r7
   2f8a4:	adds	r3, r3, r3
   2f8a8:	adc	r8, r8, r8
   2f8ac:	adds	r4, r3, #1
   2f8b0:	adc	r5, r8, #0
   2f8b4:	subs	r2, r2, #1
   2f8b8:	beq	2f8d8 <__assert_fail@plt+0x1e2d0>
   2f8bc:	cmp	r5, r7
   2f8c0:	cmpeq	r4, r6
   2f8c4:	bcs	2f89c <__assert_fail@plt+0x1e294>
   2f8c8:	adds	r4, r4, r4
   2f8cc:	adc	r5, r5, r5
   2f8d0:	subs	r2, r2, #1
   2f8d4:	bne	2f8bc <__assert_fail@plt+0x1e2b4>
   2f8d8:	lsr	r3, r4, ip
   2f8dc:	orr	r3, r3, r5, lsl fp
   2f8e0:	lsr	r2, r5, ip
   2f8e4:	orr	r3, r3, r5, lsr sl
   2f8e8:	adds	r0, r0, r4
   2f8ec:	mov	r4, r3
   2f8f0:	lsl	r3, r2, ip
   2f8f4:	orr	r3, r3, r4, lsl sl
   2f8f8:	lsl	ip, r4, ip
   2f8fc:	orr	r3, r3, r4, lsr fp
   2f900:	adc	r1, r1, r5
   2f904:	subs	r0, r0, ip
   2f908:	mov	r5, r2
   2f90c:	sbc	r1, r1, r3
   2f910:	cmp	lr, #0
   2f914:	strdne	r4, [lr]
   2f918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f91c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f920:	mov	r7, r0
   2f924:	ldr	r6, [pc, #72]	; 2f974 <__assert_fail@plt+0x1e36c>
   2f928:	ldr	r5, [pc, #72]	; 2f978 <__assert_fail@plt+0x1e370>
   2f92c:	add	r6, pc, r6
   2f930:	add	r5, pc, r5
   2f934:	sub	r6, r6, r5
   2f938:	mov	r8, r1
   2f93c:	mov	r9, r2
   2f940:	bl	11288 <fdopen@plt-0x20>
   2f944:	asrs	r6, r6, #2
   2f948:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f94c:	mov	r4, #0
   2f950:	add	r4, r4, #1
   2f954:	ldr	r3, [r5], #4
   2f958:	mov	r2, r9
   2f95c:	mov	r1, r8
   2f960:	mov	r0, r7
   2f964:	blx	r3
   2f968:	cmp	r6, r4
   2f96c:	bne	2f950 <__assert_fail@plt+0x1e348>
   2f970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f974:	ldrdeq	r2, [r1], -r8
   2f978:	ldrdeq	r2, [r1], -r0
   2f97c:	bx	lr
   2f980:	ldr	r3, [pc, #12]	; 2f994 <__assert_fail@plt+0x1e38c>
   2f984:	mov	r1, #0
   2f988:	add	r3, pc, r3
   2f98c:	ldr	r2, [r3]
   2f990:	b	114f4 <__cxa_atexit@plt>
   2f994:	andeq	r2, r1, ip, lsr #15
   2f998:	mov	r2, r1
   2f99c:	mov	r1, r0
   2f9a0:	mov	r0, #3
   2f9a4:	b	113e0 <__fxstat64@plt>

Disassembly of section .fini:

0002f9a8 <.fini>:
   2f9a8:	push	{r3, lr}
   2f9ac:	pop	{r3, pc}
