
---------- Begin Simulation Statistics ----------
final_tick                               7837088224873750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     28                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737720                       # Number of bytes of host memory used
host_op_rate                                       28                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24025.90                       # Real time elapsed on the host
host_tick_rate                           326193385098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      682699                       # Number of instructions simulated
sim_ops                                        683325                       # Number of ops (including micro ops) simulated
sim_seconds                               7837.088225                       # Number of seconds simulated
sim_ticks                                7837088224873750                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            76.952897                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  85754                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              111437                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            12899                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           130889                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             12501                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15599                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3098                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 174066                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2940                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           220                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             8280                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    156602                       # Number of branches committed
system.cpu0.commit.bw_lim_events                22193                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1068                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          47218                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              655064                       # Number of instructions committed
system.cpu0.commit.committedOps                655256                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      1166487                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561735                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.363533                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       850968     72.95%     72.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       195848     16.79%     89.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        40150      3.44%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        39889      3.42%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         9887      0.85%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         4745      0.41%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1025      0.09%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1782      0.15%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        22193      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1166487                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               18003                       # Number of function calls committed.
system.cpu0.commit.int_insts                   636731                       # Number of committed integer instructions.
system.cpu0.commit.loads                       192698                       # Number of loads committed
system.cpu0.commit.membars                        500                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          500      0.08%      0.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          367431     56.07%     56.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4657      0.71%     56.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1058      0.16%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         192918     29.44%     86.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         88680     13.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           655256                       # Class of committed instruction
system.cpu0.commit.refs                        281610                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     655064                       # Number of Instructions Simulated
system.cpu0.committedOps                       655256                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.902162                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.902162                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                46031                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 4762                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               85162                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                721787                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  613361                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   509664                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  8429                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8547                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 1042                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     174066                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   129750                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       547347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 5564                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        742610                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  26096                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.091561                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            617976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             98255                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.390621                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           1178527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630356                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924957                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  653576     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  393169     33.36%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   75583      6.41%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   43027      3.65%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    5557      0.47%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    3502      0.30%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     817      0.07%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1533      0.13%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1763      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1178527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu0.idleCycles                         722575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                8498                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  162530                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.364059                       # Inst execution rate
system.cpu0.iew.exec_refs                      299730                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     91877                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   7376                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               207831                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               635                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             4172                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               93756                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             702460                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               207853                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6814                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               692113                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    33                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 3542                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  8429                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 3598                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11456                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2282                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        15133                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         4844                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            58                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3280                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          5218                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   272746                       # num instructions consuming a value
system.cpu0.iew.wb_count                       684566                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.889663                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   242652                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.360089                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        684933                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  839685                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 439800                       # number of integer regfile writes
system.cpu0.ipc                              0.344571                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.344571                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              600      0.09%      0.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               389213     55.69%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                4685      0.67%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1061      0.15%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              210508     30.12%     86.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              92848     13.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                698927                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1395                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001996                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    177     12.69%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   633     45.38%     58.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  583     41.79%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                699708                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           2578067                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       684554                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           749708                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    701281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   698927                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1179                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          47203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              317                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           111                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        18782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      1178527                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817864                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             668394     56.71%     56.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             363631     30.85%     87.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             117455      9.97%     97.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              20944      1.78%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5011      0.43%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1357      0.12%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1527      0.13%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                101      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                107      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1178527                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.367643                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             2185                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1290                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              207831                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              93756                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu0.numCycles                         1901102                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  11166                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               418277                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   197                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  623019                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  6334                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups               865906                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                713854                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             460550                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   501014                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  6956                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  8429                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                13761                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   42273                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          865894                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21138                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               417                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     3296                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           412                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     1845481                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1416994                       # The number of ROB writes
system.cpu0.timesIdled                          23377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   99                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            48.294867                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   1402                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                2903                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              363                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             2096                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               387                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            531                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             144                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   3398                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           96                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           101                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              262                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      2094                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  201                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1377                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                9322                       # Number of instructions committed
system.cpu1.commit.committedOps                  9472                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        25241                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.375262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.150717                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        20904     82.82%     82.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2512      9.95%     92.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          715      2.83%     95.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          410      1.62%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          129      0.51%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          119      0.47%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          176      0.70%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           75      0.30%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          201      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        25241                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 611                       # Number of function calls committed.
system.cpu1.commit.int_insts                     9082                       # Number of committed integer instructions.
system.cpu1.commit.loads                         1867                       # Number of loads committed
system.cpu1.commit.membars                        206                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          206      2.17%      2.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            5742     60.62%     62.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             10      0.11%     62.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              20      0.21%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1968     20.78%     83.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1514     15.98%     99.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             9472                       # Class of committed instruction
system.cpu1.commit.refs                          3494                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       9322                       # Number of Instructions Simulated
system.cpu1.committedOps                         9472                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.952049                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.952049                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 8282                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  107                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                1202                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 12062                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    9928                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     6980                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   324                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  130                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       3398                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     1974                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        13215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  178                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                         14102                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073609                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             12003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              1789                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305483                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             25644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.565161                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.944593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   15735     61.36%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    7414     28.91%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1356      5.29%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     568      2.21%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     338      1.32%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     182      0.71%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       2      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      46      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               25644                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          20519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 268                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    2227                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.221086                       # Inst execution rate
system.cpu1.iew.exec_refs                        3736                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      1659                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     79                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 2294                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               321                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              211                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                1776                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              10850                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 2077                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              153                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                10206                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                   25                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   324                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                   25                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          427                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          149                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          203                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            65                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     4109                       # num instructions consuming a value
system.cpu1.iew.wb_count                        10030                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.752008                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     3090                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.217274                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         10093                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   12153                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   6653                       # number of integer regfile writes
system.cpu1.ipc                              0.201937                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.201937                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              268      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 6261     60.44%     63.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  12      0.12%     63.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   20      0.19%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2216     21.39%     84.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1570     15.16%     99.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 10359                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        144                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013901                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     21     14.58%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    77     53.47%     68.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   44     30.56%     98.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     98.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      1.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 10221                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             46487                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        10018                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            12215                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     10296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    10359                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                554                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            81                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        25644                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.403954                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.867649                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              18838     73.46%     73.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4838     18.87%     92.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1177      4.59%     96.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                402      1.57%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                158      0.62%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                111      0.43%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 66      0.26%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 54      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          25644                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.224400                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              389                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              62                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                2294                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1776                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     62                       # number of misc regfile reads
system.cpu1.numCycles                           46163                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1855749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    104                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 6063                       # Number of HB maps that are committed
system.cpu1.rename.IdleCycles                   10311                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                     7                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                12518                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 11243                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               7308                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     6736                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1718                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   324                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 1819                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1245                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           12506                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          6350                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               212                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                      770                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           211                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       35590                       # The number of ROB reads
system.cpu1.rob.rob_writes                      22101                       # The number of ROB writes
system.cpu1.timesIdled                            349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            47.428361                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   1291                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                2722                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              384                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             1951                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               340                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            514                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             174                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   3200                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                            90                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              274                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      2005                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  265                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1232                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                8961                       # Number of instructions committed
system.cpu2.commit.committedOps                  9101                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        25231                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.360707                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.170726                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        21204     84.04%     84.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2328      9.23%     93.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          651      2.58%     95.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          376      1.49%     97.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          106      0.42%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           73      0.29%     98.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          162      0.64%     98.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           66      0.26%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          265      1.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        25231                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 584                       # Number of function calls committed.
system.cpu2.commit.int_insts                     8736                       # Number of committed integer instructions.
system.cpu2.commit.loads                         1805                       # Number of loads committed
system.cpu2.commit.membars                        193                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          193      2.12%      2.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            5493     60.36%     62.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             10      0.11%     62.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              20      0.22%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1895     20.82%     83.63% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1478     16.24%     99.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.13%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             9101                       # Class of committed instruction
system.cpu2.commit.refs                          3385                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       8961                       # Number of Instructions Simulated
system.cpu2.committedOps                         9101                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.110479                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.110479                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 9223                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  116                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                1128                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 11590                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    9327                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     6605                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   336                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  175                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  136                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       3200                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     1913                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        13690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  192                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         13523                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    892                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.069877                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             11490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              1631                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.295294                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             25627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.541070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.927176                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   16105     62.84%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    7161     27.94%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1289      5.03%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     516      2.01%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     325      1.27%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     186      0.73%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       3      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       5      0.02%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      37      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               25627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          20168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 278                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    2125                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.214740                       # Inst execution rate
system.cpu2.iew.exec_refs                        3667                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      1638                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    794                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 2211                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               301                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              207                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                1737                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              10334                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 2029                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              152                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 9834                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    2                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   336                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                   10                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          406                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          157                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            69                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     3947                       # num instructions consuming a value
system.cpu2.iew.wb_count                         9648                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.752724                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     2971                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210678                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          9710                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   11799                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   6375                       # number of integer regfile writes
system.cpu2.ipc                              0.195676                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.195676                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              253      2.53%      2.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 5969     59.77%     62.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  10      0.10%     62.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   20      0.20%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2166     21.69%     84.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1556     15.58%     99.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.12%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  9986                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        166                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016623                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     20     12.05%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    55     33.13%     45.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   89     53.61%     98.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     98.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      1.20%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  9885                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             45740                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         9636                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            11556                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      9825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     9986                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                509                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            66                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        25627                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.389667                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.849770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              19001     74.14%     74.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               4797     18.72%     92.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1067      4.16%     97.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                353      1.38%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                188      0.73%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                127      0.50%     99.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 50      0.20%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 43      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          25627                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218059                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              301                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                2211                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1737                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     60                       # number of misc regfile reads
system.cpu2.numCycles                           45795                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1853956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                   1048                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 5811                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   124                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    9728                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                12032                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 10730                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               6950                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     6343                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  1931                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   336                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2063                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1139                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           12020                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          6109                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               212                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                      982                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           211                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       34987                       # The number of ROB reads
system.cpu2.rob.rob_writes                      21062                       # The number of ROB writes
system.cpu2.timesIdled                            321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            47.165922                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   1373                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                2911                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              389                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             2094                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               352                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            526                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             174                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   3398                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                            93                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              278                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      2104                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  276                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1244                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                9352                       # Number of instructions committed
system.cpu3.commit.committedOps                  9496                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        25996                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.365287                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.179214                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        21814     83.91%     83.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2402      9.24%     93.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          681      2.62%     95.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          397      1.53%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          109      0.42%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           81      0.31%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          160      0.62%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           76      0.29%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          276      1.06%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        25996                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 611                       # Number of function calls committed.
system.cpu3.commit.int_insts                     9122                       # Number of committed integer instructions.
system.cpu3.commit.loads                         1868                       # Number of loads committed
system.cpu3.commit.membars                        197                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          197      2.07%      2.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            5775     60.82%     62.89% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             10      0.11%     62.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              20      0.21%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1961     20.65%     83.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1521     16.02%     99.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             9496                       # Class of committed instruction
system.cpu3.commit.refs                          3494                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       9352                       # Number of Instructions Simulated
system.cpu3.committedOps                         9496                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.625535                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.625535                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 9920                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  118                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                1170                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 12070                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    9254                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     6741                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   345                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  188                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  142                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       3398                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     1988                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        14641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  189                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         14282                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    912                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078552                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             11304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              1725                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.330159                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             26402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.555829                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.937706                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   16368     62.00%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    7481     28.33%     90.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1402      5.31%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     595      2.25%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     329      1.25%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     172      0.65%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      48      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               26402                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          16856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 281                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    2227                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.236974                       # Inst execution rate
system.cpu3.iew.exec_refs                        3761                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      1668                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    714                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 2252                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               319                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              238                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                1749                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              10741                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 2093                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              149                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                10251                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                   12                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   345                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                   19                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          384                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            72                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     4248                       # num instructions consuming a value
system.cpu3.iew.wb_count                        10075                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.739642                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     3142                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.232905                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         10142                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   12277                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   6705                       # number of integer regfile writes
system.cpu3.ipc                              0.216191                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.216191                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              263      2.53%      2.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 6284     60.42%     62.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  10      0.10%     63.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   20      0.19%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.24% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2229     21.43%     84.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1582     15.21%     99.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.12%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 10400                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        155                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.014904                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     19     12.26%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    51     32.90%     45.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   83     53.55%     98.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     98.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      1.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 10278                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             47332                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        10063                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            11974                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     10208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    10400                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                533                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            68                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          531                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        26402                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.393910                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.867393                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              19604     74.25%     74.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               4873     18.46%     92.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1122      4.25%     96.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                351      1.33%     98.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                187      0.71%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                155      0.59%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 64      0.24%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 45      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          26402                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.240418                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              264                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              34                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                2252                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1749                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     66                       # number of misc regfile reads
system.cpu3.numCycles                           43258                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1858609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    793                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 6084                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                    72                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    9680                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                     8                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                12403                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 11149                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               7242                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     6466                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  2176                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   345                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2307                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1158                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           12391                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          6811                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               225                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     1014                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           224                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       36057                       # The number of ROB reads
system.cpu3.rob.rob_writes                      21886                       # The number of ROB writes
system.cpu3.timesIdled                            320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued             1254                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   64                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                3328                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   264                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         20147                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3607                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          768                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        93439                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9194                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1821                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7688                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              280                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            131                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1220                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8994                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        30354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       769792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  769792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              378                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10638                       # Request fanout histogram
system.membus.respLayer1.occupancy           54015012                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            29662283                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    217696884623840.281250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1306181209778471                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           35     97.22%     97.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      2.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 7837087274998250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      378415500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 7837087846458250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         1445                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1445                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         1445                       # number of overall hits
system.cpu2.icache.overall_hits::total           1445                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          468                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           468                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          468                       # number of overall misses
system.cpu2.icache.overall_misses::total          468                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     22924500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22924500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     22924500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22924500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         1913                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1913                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         1913                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1913                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.244642                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.244642                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.244642                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.244642                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 48983.974359                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48983.974359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 48983.974359                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48983.974359                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          386                       # number of writebacks
system.cpu2.icache.writebacks::total              386                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           50                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           50                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          418                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     20218500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20218500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     20218500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20218500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.218505                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.218505                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.218505                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.218505                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 48369.617225                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48369.617225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 48369.617225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48369.617225                       # average overall mshr miss latency
system.cpu2.icache.replacements                   386                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         1445                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1445                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          468                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          468                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     22924500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22924500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         1913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1913                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.244642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.244642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 48983.974359                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48983.974359                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           50                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     20218500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20218500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.218505                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.218505                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 48369.617225                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48369.617225                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1863                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              418                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.456938                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        355550000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4244                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4244                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         1919                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1919                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         1919                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1919                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         1331                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1331                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         1331                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1331                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     77997497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     77997497                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     77997497                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     77997497                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data         3250                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         3250                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data         3250                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         3250                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.409538                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.409538                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.409538                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.409538                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 58600.673929                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58600.673929                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 58600.673929                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 58600.673929                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu2.dcache.writebacks::total               94                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          961                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     12367500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     12367500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     12367500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     12367500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.113846                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.113846                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.113846                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.113846                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 33425.675676                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33425.675676                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 33425.675676                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33425.675676                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    94                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         1052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1052                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     39946500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     39946500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         1860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1860                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.434409                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.434409                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 49438.737624                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49438.737624                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          540                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          540                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          268                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      7545000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      7545000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.144086                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.144086                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 28152.985075                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28152.985075                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data          867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           867                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          523                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     38050997                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     38050997                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         1390                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1390                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.376259                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.376259                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 72755.252390                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72755.252390                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          421                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          421                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      4822500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4822500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.073381                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.073381                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 47279.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 47279.411765                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           79                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       813000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       813000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.431655                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.431655                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        13550                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13550                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       100000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129496                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129496                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5555.555556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5555.555556                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           53                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       154000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       154000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.369048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.369048                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4967.741935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4967.741935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           31                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       127000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       127000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.369048                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.369048                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4096.774194                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4096.774194                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        54000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        54000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           25                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             25                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           65                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           65                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       344500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       344500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           90                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           90                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.722222                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.722222                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         5300                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         5300                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           65                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           65                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       279500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       279500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.722222                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.722222                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         4300                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         4300                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.999998                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2602                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              391                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             6.654731                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        355561500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.999998                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             7517                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            7517                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 69                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    223916795455321.437500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1324709528031045.250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           34     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      2.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 7837087273940250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      383937500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 7837087840936250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         1538                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1538                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         1538                       # number of overall hits
system.cpu3.icache.overall_hits::total           1538                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          450                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           450                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          450                       # number of overall misses
system.cpu3.icache.overall_misses::total          450                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     19222000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19222000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     19222000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19222000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         1988                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1988                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         1988                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1988                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.226358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.226358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.226358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.226358                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 42715.555556                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42715.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 42715.555556                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42715.555556                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          383                       # number of writebacks
system.cpu3.icache.writebacks::total              383                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           35                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           35                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          415                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     17400500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17400500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     17400500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17400500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.208753                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.208753                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.208753                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.208753                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 41928.915663                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41928.915663                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 41928.915663                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41928.915663                       # average overall mshr miss latency
system.cpu3.icache.replacements                   383                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         1538                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1538                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          450                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          450                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     19222000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19222000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         1988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.226358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.226358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 42715.555556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42715.555556                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           35                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          415                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     17400500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17400500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.208753                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.208753                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 41928.915663                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41928.915663                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1953                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              415                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.706024                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        362340000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4391                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4391                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         1995                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1995                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         1995                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1995                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         1347                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1347                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         1347                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1347                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     68258498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     68258498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     68258498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     68258498                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         3342                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         3342                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         3342                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         3342                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.403052                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.403052                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.403052                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.403052                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 50674.460282                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50674.460282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 50674.460282                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50674.460282                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    48.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          105                       # number of writebacks
system.cpu3.dcache.writebacks::total              105                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          957                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          957                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          957                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          390                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          390                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     11448500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     11448500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     11448500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     11448500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.116697                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.116697                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.116697                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.116697                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 29355.128205                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29355.128205                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 29355.128205                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29355.128205                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   105                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         1111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          807                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          807                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     37272000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     37272000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         1918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.420751                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.420751                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 46185.873606                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46185.873606                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          531                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          531                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          276                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      7289000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7289000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.143900                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.143900                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 26409.420290                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26409.420290                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data          884                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           884                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     30986498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30986498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         1424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1424                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.379213                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.379213                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 57382.403704                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57382.403704                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          426                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          114                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      4159500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4159500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.080056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.080056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 36486.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36486.842105                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           87                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       832000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       832000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.420000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.420000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13206.349206                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13206.349206                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           44                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3947.368421                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3947.368421                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           55                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           55                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           39                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       256500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.414894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.414894                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6576.923077                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6576.923077                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       222500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       222500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.414894                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.414894                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5705.128205                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5705.128205                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        63000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        63000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           25                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             25                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           68                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           68                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       399500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       399500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           93                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           93                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.731183                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.731183                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         5875                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         5875                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           68                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           68                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       331500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       331500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.731183                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.731183                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         4875                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         4875                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.999998                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2716                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              398                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.824121                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        362351500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.999998                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             7756                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            7756                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7837087274323250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 7837087274323250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 7837087274323250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      950550500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 7837087274323250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       103467                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          103467                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       103467                       # number of overall hits
system.cpu0.icache.overall_hits::total         103467                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        26282                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26282                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        26282                       # number of overall misses
system.cpu0.icache.overall_misses::total        26282                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    773367996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    773367996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    773367996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    773367996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       129749                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       129749                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       129749                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       129749                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.202560                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.202560                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.202560                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.202560                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29425.766532                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29425.766532                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29425.766532                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29425.766532                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2100                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.384615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        24508                       # number of writebacks
system.cpu0.icache.writebacks::total            24508                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1741                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1741                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1741                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1741                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        24541                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        24541                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        24541                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        24541                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    702221999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    702221999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    702221999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    702221999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.189142                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.189142                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.189142                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.189142                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28614.237358                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28614.237358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28614.237358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28614.237358                       # average overall mshr miss latency
system.cpu0.icache.replacements                 24508                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       103467                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         103467                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        26282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26282                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    773367996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    773367996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       129749                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       129749                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.202560                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.202560                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29425.766532                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29425.766532                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1741                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        24541                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        24541                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    702221999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    702221999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.189142                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.189142                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28614.237358                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28614.237358                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             128008                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            24541                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.216087                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           284039                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          284039                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       244518                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          244518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       244518                       # number of overall hits
system.cpu0.dcache.overall_hits::total         244518                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        36452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        36452                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36452                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   1011141821                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1011141821                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   1011141821                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1011141821                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       280970                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       280970                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       280970                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       280970                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.129736                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.129736                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.129736                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.129736                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27738.994321                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27738.994321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27738.994321                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27738.994321                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        16785                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          351                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              461                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.409978                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        19917                       # number of writebacks
system.cpu0.dcache.writebacks::total            19917                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        16348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        16348                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        16348                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        16348                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        20104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        20104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        20104                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        20104                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    496116427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    496116427                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    496116427                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    496116427                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071552                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071552                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071552                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071552                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24677.498359                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24677.498359                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24677.498359                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24677.498359                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 19917                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       169335                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         169335                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        23192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    594085500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    594085500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       192527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       192527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.120461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.120461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25615.966713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25615.966713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         7052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    373972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    373972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.083832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.083832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23170.539033                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23170.539033                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        75183                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         75183                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        13260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13260                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    417056321                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    417056321                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        88443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        88443                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.149927                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.149927                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31452.211237                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31452.211237                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         9296                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         9296                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         3964                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3964                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    122143927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    122143927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044820                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30813.301463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30813.301463                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          208                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           71                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2308000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2308000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.254480                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.254480                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32507.042254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32507.042254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       938000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.078853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.078853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42636.363636                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           78                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       513500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       513500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          248                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.314516                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.314516                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6583.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6583.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           75                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.302419                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.302419                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5846.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5846.666667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          202                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            202                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           18                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           18                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       194000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       194000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          220                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          220                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.081818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.081818                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10777.777778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10777.777778                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           18                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           18                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       176000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       176000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.081818                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.081818                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9777.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9777.777778                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             265352                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            20061                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.227257                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    32.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           583495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          583495                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               18878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  45                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36151                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18878                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16425                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                232                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 56                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                220                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 57                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                238                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 45                       # number of overall hits
system.l2.overall_hits::total                   36151                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3413                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               125                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5662                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3413                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              203                       # number of overall misses
system.l2.overall_misses::.cpu1.data              112                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              198                       # number of overall misses
system.l2.overall_misses::.cpu2.data              124                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              177                       # number of overall misses
system.l2.overall_misses::.cpu3.data              125                       # number of overall misses
system.l2.overall_misses::total                 10014                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    463972000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    269310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     16460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      8645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     16946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     10470000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     13895500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      9640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        809339500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    463972000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    269310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     16460500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      8645000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     16946000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     10470000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     13895500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      9640500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       809339500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           24540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           19838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             181                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46165                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          24540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          19838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            181                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46165                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.230725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.172044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.466667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.473684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.685083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.426506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.735294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216918                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.230725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.172044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.466667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.473684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.685083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.426506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.735294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216918                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81944.895797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78907.119836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81086.206897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 77187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85585.858586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 84435.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 78505.649718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data        77124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80820.800879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81944.895797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78907.119836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81086.206897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 77187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85585.858586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 84435.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 78505.649718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data        77124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80820.800879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 15                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             15                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       344                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1821                       # number of writebacks
system.l2.writebacks::total                      1821                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 327                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                327                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         5658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9687                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10319                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    407147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    233935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      9742500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      5934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     12025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      7428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      8708500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      7021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    691942500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    407147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    233935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      9742500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      5934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     12025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      7428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      8708500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      7021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     43098714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    735041214                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.230562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.170733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.282759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.458333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.356459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.491713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.272289                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.535294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.230562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.170733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.282759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.458333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.356459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.491713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.272289                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.535294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223524                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71959.614705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69068.497195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79207.317073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77064.935065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80708.053691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 83466.292135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77066.371681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 77153.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71430.009291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71959.614705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69068.497195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79207.317073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77064.935065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80708.053691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 83466.292135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77066.371681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 77153.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68194.167722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71231.826146                       # average overall mshr miss latency
system.l2.replacements                          18470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        39388                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            39388                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        39388                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        39388                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          632                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            632                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     43098714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     43098714                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68194.167722                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68194.167722                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   40                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 37                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       723000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       723000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.076923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.480519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19540.540541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       719500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       740000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.076923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.480519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19986.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.117647                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.100000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.117647                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.100000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.081081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2713                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1249                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     84603500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      3755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      4138500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      3501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      95999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         3806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3962                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.297162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.788462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.698113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.784314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74804.155615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91597.560976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111851.351351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 87537.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76860.688551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         1111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           38                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           32                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           32                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     72328500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      3272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      3454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      2705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     81760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.291908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.603774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.627451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.306159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 65102.160216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86118.421053                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107953.125000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84531.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67403.544930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         18878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           232                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    463972000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     16460500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     16946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     13895500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    511274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        24540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.230725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.466667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.473684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.426506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.241785                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81944.895797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81086.206897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85585.858586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 78505.649718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81934.935897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           197                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          149                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          113                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    407147500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      9742500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     12025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      8708500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    437624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.230562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.282759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.356459                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.272289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.234152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71959.614705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79207.317073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80708.053691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77066.371681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72418.335264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13750                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13870                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           71                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    184706500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      4889500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      6331500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      6139000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    202066500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.142340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.612069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.679688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.714286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80940.622261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 68866.197183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 72775.862069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 72223.529412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80026.336634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           30                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           94                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2276                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           59                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    161606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      2661500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      3974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      4316000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    172558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.141966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.336207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.445312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.495798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71004.613357                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 68243.589744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 69719.298246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 73152.542373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70982.311806                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       191500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       250000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19150                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19230.769231                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                       90904                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.904186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.000001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        5.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.421875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.125000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.156250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.046875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    744456                       # Number of tag accesses
system.l2.tags.data_accesses                   744456                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        362112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        216768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             653248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       362112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         7872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         9536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         7232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        386752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       116544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          116544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           3387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               46                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               28                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher            4                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                    83                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           46                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks             15                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   15                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks             15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              46                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher            4                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                   98                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      2763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455916500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2013078181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1821                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10207                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    708                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   240                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    146445005                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   47495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               324551255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15416.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34166.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6939                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.479532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.513293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.751325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          964     35.23%     35.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          863     31.54%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          303     11.07%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          154      5.63%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          111      4.06%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           78      2.85%     90.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      1.83%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      1.21%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          180      6.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     100.702128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.312595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.400146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              1      1.06%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            11     11.70%     12.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            16     17.02%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            13     13.83%     43.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17     18.09%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13     13.83%     75.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      4.26%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      3.19%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      2.13%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      3.19%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      2.13%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      3.19%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      1.06%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      3.19%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.06%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      1.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.864472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     73.40%     73.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      4.26%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20     21.28%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 607936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   99264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  653248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               116544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     950776500                       # Total gap between requests
system.mem_ctrls.avgGap                      79046.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       362112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       176832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         7872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         3840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         9536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         7232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        31488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        99264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 46.204915602546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 22.563482115559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1.004454687012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 0.489977896103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1.216778441990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 0.587973475324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.922791704328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 0.563474580519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4.017818748047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12.665928614272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         3387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           77                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           89                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           91                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    173659005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     99791606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      4616008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      2856756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5799500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      3819250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      3981000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      3398000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     26630130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22451266250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30692.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29463.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37528.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37100.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38922.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     42912.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35230.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     37340.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51211.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12329086.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6897240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3665970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23947560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2938860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     618653126541840.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113023437715380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2914264246685760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3645940848392610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 7575390030550254                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 261697599800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    594523496                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12637800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6717150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            43875300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5157360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     618653126541840.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113023500883350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     2914264193491680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3645940889304480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216262                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 7575389891801535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 261697599800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    733272215                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    200950970610583.343750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1254938313938174.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           38     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      2.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 7837087273917750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      371061000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 7837087853812750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         1499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1499                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         1499                       # number of overall hits
system.cpu1.icache.overall_hits::total           1499                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          475                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           475                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          475                       # number of overall misses
system.cpu1.icache.overall_misses::total          475                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     22160500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22160500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     22160500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22160500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         1974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         1974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1974                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.240628                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.240628                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.240628                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.240628                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46653.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46653.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46653.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46653.684211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          403                       # number of writebacks
system.cpu1.icache.writebacks::total              403                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           40                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           40                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          435                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          435                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     19911500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19911500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     19911500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     19911500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.220365                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.220365                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.220365                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.220365                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45773.563218                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45773.563218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45773.563218                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45773.563218                       # average overall mshr miss latency
system.cpu1.icache.replacements                   403                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         1499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     22160500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22160500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         1974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.240628                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.240628                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46653.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46653.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           40                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          435                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     19911500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19911500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.220365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.220365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45773.563218                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45773.563218                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1934                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              435                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.445977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348013000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4383                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4383                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         2163                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2163                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         2163                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2163                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1163                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1163                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1163                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1163                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     53877497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     53877497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     53877497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     53877497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         3326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         3326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3326                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.349669                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.349669                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.349669                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.349669                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 46326.308684                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46326.308684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 46326.308684                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46326.308684                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    10.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          100                       # number of writebacks
system.cpu1.dcache.writebacks::total              100                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          372                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     10918000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     10918000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     10918000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     10918000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.111846                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.111846                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.111846                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.111846                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 29349.462366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29349.462366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 29349.462366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29349.462366                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   100                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         1327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1327                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     15475500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     15475500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         1904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.303046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.303046                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 26820.623917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26820.623917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          269                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      6145000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      6145000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 22843.866171                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22843.866171                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data          836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          586                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     38401997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38401997                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         1422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412096                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65532.418089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65532.418089                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      4773000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4773000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.072433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.072433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46339.805825                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46339.805825                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           81                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           66                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1059500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1059500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.448980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.448980                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16053.030303                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16053.030303                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           43                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           23                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       103500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       103500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.156463                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156463                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           52                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           35                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       178000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       178000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.402299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.402299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5085.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5085.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           35                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       149000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       149000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.402299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.402299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4257.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4257.142857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        96500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        96500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           25                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             25                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           76                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           76                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       423000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       423000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          101                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          101                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.752475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.752475                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5565.789474                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5565.789474                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           76                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           76                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       347000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       347000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.752475                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.752475                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4565.789474                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4565.789474                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2872                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              399                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.197995                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348024500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937500                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             7721                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            7721                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7837088224873750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             42846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        40838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16649                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             320                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           165                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            485                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25809                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17037                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        73589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        60039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                139733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3139072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2544320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        53632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        51456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5891904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20702                       # Total snoops (count)
system.tol2bus.snoopTraffic                    172736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            66996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239372                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.585164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  54622     81.53%     81.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10144     15.14%     96.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1066      1.59%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    901      1.34%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    257      0.38%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              66996                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92619991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            647968                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            652936                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            669965                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            655409                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          30162989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          36839443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            671947                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            693898                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
