<stg><name>sssp_kernel_0_Pipeline_VITIS_LOOP_70_1</name>


<trans_list>

<trans id="774" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %zext_ln106_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %tmp_47 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_47

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %p_cast586_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast586

]]></Node>
<StgValue><ssdm name="p_cast586_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %tmp_48 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_46

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %p_cast584_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast584

]]></Node>
<StgValue><ssdm name="p_cast584_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %tmp_49 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_45

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %p_cast582_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast582

]]></Node>
<StgValue><ssdm name="p_cast582_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %tmp_50 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_44

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:10 %p_cast580_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast580

]]></Node>
<StgValue><ssdm name="p_cast580_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %tmp_51 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_43

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:12 %p_cast578_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast578

]]></Node>
<StgValue><ssdm name="p_cast578_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %tmp_52 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_42

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %p_cast576_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast576

]]></Node>
<StgValue><ssdm name="p_cast576_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %tmp_53 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_41

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:16 %p_cast574_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast574

]]></Node>
<StgValue><ssdm name="p_cast574_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %tmp_54 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_40

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:18 %p_cast572_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast572

]]></Node>
<StgValue><ssdm name="p_cast572_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %tmp_55 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:20 %p_cast570_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast570

]]></Node>
<StgValue><ssdm name="p_cast570_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %tmp_56 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_38

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:22 %p_cast568_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast568

]]></Node>
<StgValue><ssdm name="p_cast568_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %tmp_57 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_37

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:24 %p_cast566_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast566

]]></Node>
<StgValue><ssdm name="p_cast566_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %tmp_58 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_36

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:26 %p_cast564_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast564

]]></Node>
<StgValue><ssdm name="p_cast564_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %tmp_59 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_35

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:28 %p_cast562_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast562

]]></Node>
<StgValue><ssdm name="p_cast562_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %tmp_60 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_34

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:30 %p_cast560_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast560

]]></Node>
<StgValue><ssdm name="p_cast560_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %tmp_61 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_33

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:32 %p_cast558_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_cast558

]]></Node>
<StgValue><ssdm name="p_cast558_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:34 %zext_ln54_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:35 %zext_ln106_cast = zext i9 %zext_ln106_read

]]></Node>
<StgValue><ssdm name="zext_ln106_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:36 %p_cast586_cast = zext i9 %p_cast586_read

]]></Node>
<StgValue><ssdm name="p_cast586_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:37 %p_cast584_cast = zext i9 %p_cast584_read

]]></Node>
<StgValue><ssdm name="p_cast584_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:38 %p_cast582_cast = zext i9 %p_cast582_read

]]></Node>
<StgValue><ssdm name="p_cast582_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:39 %p_cast580_cast = zext i9 %p_cast580_read

]]></Node>
<StgValue><ssdm name="p_cast580_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:40 %p_cast578_cast = zext i9 %p_cast578_read

]]></Node>
<StgValue><ssdm name="p_cast578_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:41 %p_cast576_cast = zext i9 %p_cast576_read

]]></Node>
<StgValue><ssdm name="p_cast576_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:42 %p_cast574_cast = zext i9 %p_cast574_read

]]></Node>
<StgValue><ssdm name="p_cast574_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:43 %p_cast572_cast = zext i9 %p_cast572_read

]]></Node>
<StgValue><ssdm name="p_cast572_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:44 %p_cast570_cast = zext i9 %p_cast570_read

]]></Node>
<StgValue><ssdm name="p_cast570_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:45 %p_cast568_cast = zext i9 %p_cast568_read

]]></Node>
<StgValue><ssdm name="p_cast568_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:46 %p_cast566_cast = zext i9 %p_cast566_read

]]></Node>
<StgValue><ssdm name="p_cast566_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:47 %p_cast564_cast = zext i9 %p_cast564_read

]]></Node>
<StgValue><ssdm name="p_cast564_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:48 %p_cast562_cast = zext i9 %p_cast562_read

]]></Node>
<StgValue><ssdm name="p_cast562_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:49 %p_cast560_cast = zext i9 %p_cast560_read

]]></Node>
<StgValue><ssdm name="p_cast560_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="9">
<![CDATA[
newFuncRoot:50 %p_cast558_cast = zext i9 %p_cast558_read

]]></Node>
<StgValue><ssdm name="p_cast558_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="37">
<![CDATA[
newFuncRoot:51 %zext_ln54_cast = zext i37 %zext_ln54_read

]]></Node>
<StgValue><ssdm name="zext_ln54_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty, void @empty_0, void @empty_14, i32 64, i32 64, i32 64, i32 64, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:53 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:54 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln70 = icmp_eq  i8 %i_2, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_184 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln70 = add i8 %i_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln70 = br i1 %icmp_ln70, void %.split17, void %_Z12buffer_storeP7ap_uintILi512EEPA32_j.exit.loopexit14306.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.split17:0 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="13">
<![CDATA[
.split17:1 %tmp_168_cast = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:2 %output_buffer_a_addr = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8">
<![CDATA[
.split17:98 %trunc_ln72 = trunc i8 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="12">
<![CDATA[
.split17:104 %output_buffer_a_load = load i12 %output_buffer_a_addr

]]></Node>
<StgValue><ssdm name="output_buffer_a_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:424 %store_ln70 = store i8 %add_ln70, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:3 %empty_185 = or i13 %tmp_s, i13 1

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:4 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_185

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:5 %output_buffer_a_addr_1 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.split17:99 %shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %trunc_ln72, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="38" op_0_bw="12">
<![CDATA[
.split17:100 %zext_ln72 = zext i12 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split17:101 %add_ln72 = add i38 %zext_ln72, i38 %zext_ln54_cast

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="44" op_0_bw="44" op_1_bw="38" op_2_bw="6">
<![CDATA[
.split17:102 %shl_ln72_1 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i38.i6, i38 %add_ln72, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln72_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="44">
<![CDATA[
.split17:103 %shl_ln72_1_cast = zext i44 %shl_ln72_1

]]></Node>
<StgValue><ssdm name="shl_ln72_1_cast"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="12">
<![CDATA[
.split17:104 %output_buffer_a_load = load i12 %output_buffer_a_addr

]]></Node>
<StgValue><ssdm name="output_buffer_a_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:105 %empty_216 = add i64 %shl_ln72_1_cast, i64 %out_r_read

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:108 %p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_216, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
.split17:114 %output_buffer_a_load_1 = load i12 %output_buffer_a_addr_1

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:6 %empty_186 = or i13 %tmp_s, i13 2

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:7 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_186

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:8 %output_buffer_a_addr_2 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="512" op_0_bw="32">
<![CDATA[
.split17:106 %output_buffer_a_load_cast = zext i32 %output_buffer_a_load

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_cast"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:107 %empty_217 = shl i512 %output_buffer_a_load_cast, i512 %p_cast558_cast

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="58">
<![CDATA[
.split17:109 %p_cast445_cast = sext i58 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast445_cast"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:110 %gmem_addr = getelementptr i512 %gmem, i64 %p_cast445_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.split17:111 %empty_218 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="12">
<![CDATA[
.split17:114 %output_buffer_a_load_1 = load i12 %output_buffer_a_addr_1

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:115 %empty_220 = add i64 %empty_216, i64 4

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:118 %p_cast32 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_220, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12">
<![CDATA[
.split17:124 %output_buffer_a_load_2 = load i12 %output_buffer_a_addr_2

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:9 %empty_187 = or i13 %tmp_s, i13 3

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:10 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_187

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:11 %output_buffer_a_addr_3 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0">
<![CDATA[
.split17:112 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %empty_217, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="32">
<![CDATA[
.split17:116 %output_buffer_a_load_1_cast = zext i32 %output_buffer_a_load_1

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_1_cast"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:117 %empty_221 = shl i512 %output_buffer_a_load_1_cast, i512 %p_cast560_cast

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="58">
<![CDATA[
.split17:119 %p_cast446_cast = sext i58 %p_cast32

]]></Node>
<StgValue><ssdm name="p_cast446_cast"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:120 %gmem_addr_32 = getelementptr i512 %gmem, i64 %p_cast446_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:121 %empty_222 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="12">
<![CDATA[
.split17:124 %output_buffer_a_load_2 = load i12 %output_buffer_a_addr_2

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:125 %empty_224 = add i64 %empty_216, i64 8

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:128 %p_cast33 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_224, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
.split17:134 %output_buffer_a_load_3 = load i12 %output_buffer_a_addr_3

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:12 %empty_188 = or i13 %tmp_s, i13 4

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:13 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_188

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:14 %output_buffer_a_addr_4 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:113 %empty_219 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:122 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_32, i512 %empty_221, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="512" op_0_bw="32">
<![CDATA[
.split17:126 %output_buffer_a_load_2_cast = zext i32 %output_buffer_a_load_2

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_2_cast"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:127 %empty_225 = shl i512 %output_buffer_a_load_2_cast, i512 %p_cast562_cast

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="58">
<![CDATA[
.split17:129 %p_cast447_cast = sext i58 %p_cast33

]]></Node>
<StgValue><ssdm name="p_cast447_cast"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:130 %gmem_addr_33 = getelementptr i512 %gmem, i64 %p_cast447_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:131 %empty_226 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="12">
<![CDATA[
.split17:134 %output_buffer_a_load_3 = load i12 %output_buffer_a_addr_3

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:135 %empty_228 = add i64 %empty_216, i64 12

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:138 %p_cast34 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_228, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="12">
<![CDATA[
.split17:144 %output_buffer_a_load_4 = load i12 %output_buffer_a_addr_4

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:15 %empty_189 = or i13 %tmp_s, i13 5

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:16 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_189

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:17 %output_buffer_a_addr_5 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:113 %empty_219 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:123 %empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:132 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_33, i512 %empty_225, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="512" op_0_bw="32">
<![CDATA[
.split17:136 %output_buffer_a_load_3_cast = zext i32 %output_buffer_a_load_3

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_3_cast"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:137 %empty_229 = shl i512 %output_buffer_a_load_3_cast, i512 %p_cast564_cast

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="58">
<![CDATA[
.split17:139 %p_cast448_cast = sext i58 %p_cast34

]]></Node>
<StgValue><ssdm name="p_cast448_cast"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:140 %gmem_addr_34 = getelementptr i512 %gmem, i64 %p_cast448_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:141 %empty_230 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_34, i32 1

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="12">
<![CDATA[
.split17:144 %output_buffer_a_load_4 = load i12 %output_buffer_a_addr_4

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:145 %empty_232 = add i64 %empty_216, i64 16

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:148 %p_cast35 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_232, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="12">
<![CDATA[
.split17:154 %output_buffer_a_load_5 = load i12 %output_buffer_a_addr_5

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:18 %empty_190 = or i13 %tmp_s, i13 6

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:19 %tmp_36 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_190

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:20 %output_buffer_a_addr_6 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:113 %empty_219 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:123 %empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:133 %empty_227 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:142 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_34, i512 %empty_229, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="512" op_0_bw="32">
<![CDATA[
.split17:146 %output_buffer_a_load_4_cast = zext i32 %output_buffer_a_load_4

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_4_cast"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:147 %empty_233 = shl i512 %output_buffer_a_load_4_cast, i512 %p_cast566_cast

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="58">
<![CDATA[
.split17:149 %p_cast449_cast = sext i58 %p_cast35

]]></Node>
<StgValue><ssdm name="p_cast449_cast"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:150 %gmem_addr_35 = getelementptr i512 %gmem, i64 %p_cast449_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:151 %empty_234 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_35, i32 1

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="12">
<![CDATA[
.split17:154 %output_buffer_a_load_5 = load i12 %output_buffer_a_addr_5

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_5"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:155 %empty_236 = add i64 %empty_216, i64 20

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:158 %p_cast36 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_236, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="12">
<![CDATA[
.split17:164 %output_buffer_a_load_6 = load i12 %output_buffer_a_addr_6

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:21 %empty_191 = or i13 %tmp_s, i13 7

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:22 %tmp_37 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_191

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:23 %output_buffer_a_addr_7 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_7"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:113 %empty_219 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:123 %empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:133 %empty_227 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:143 %empty_231 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:152 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_35, i512 %empty_233, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="32">
<![CDATA[
.split17:156 %output_buffer_a_load_5_cast = zext i32 %output_buffer_a_load_5

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_5_cast"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:157 %empty_237 = shl i512 %output_buffer_a_load_5_cast, i512 %p_cast568_cast

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="58">
<![CDATA[
.split17:159 %p_cast450_cast = sext i58 %p_cast36

]]></Node>
<StgValue><ssdm name="p_cast450_cast"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:160 %gmem_addr_36 = getelementptr i512 %gmem, i64 %p_cast450_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:161 %empty_238 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_36, i32 1

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="12">
<![CDATA[
.split17:164 %output_buffer_a_load_6 = load i12 %output_buffer_a_addr_6

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_6"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:165 %empty_240 = add i64 %empty_216, i64 24

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:168 %p_cast37 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_240, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="12">
<![CDATA[
.split17:174 %output_buffer_a_load_7 = load i12 %output_buffer_a_addr_7

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_7"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0">
<![CDATA[
_Z12buffer_storeP7ap_uintILi512EEPA32_j.exit.loopexit14306.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:24 %empty_192 = or i13 %tmp_s, i13 8

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:25 %tmp_38 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_192

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:26 %output_buffer_a_addr_8 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_8"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.split17:113 %empty_219 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:123 %empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:133 %empty_227 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:143 %empty_231 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:153 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:162 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_36, i512 %empty_237, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="512" op_0_bw="32">
<![CDATA[
.split17:166 %output_buffer_a_load_6_cast = zext i32 %output_buffer_a_load_6

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_6_cast"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:167 %empty_241 = shl i512 %output_buffer_a_load_6_cast, i512 %p_cast570_cast

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="58">
<![CDATA[
.split17:169 %p_cast451_cast = sext i58 %p_cast37

]]></Node>
<StgValue><ssdm name="p_cast451_cast"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:170 %gmem_addr_37 = getelementptr i512 %gmem, i64 %p_cast451_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:171 %empty_242 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_37, i32 1

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="12">
<![CDATA[
.split17:174 %output_buffer_a_load_7 = load i12 %output_buffer_a_addr_7

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_7"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:175 %empty_244 = add i64 %empty_216, i64 28

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:178 %p_cast38 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_244, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
.split17:184 %output_buffer_a_load_8 = load i12 %output_buffer_a_addr_8

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:27 %empty_193 = or i13 %tmp_s, i13 9

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:28 %tmp_39 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_193

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:29 %output_buffer_a_addr_9 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_9"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:123 %empty_223 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:133 %empty_227 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:143 %empty_231 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:153 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:163 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:172 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_37, i512 %empty_241, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="32">
<![CDATA[
.split17:176 %output_buffer_a_load_7_cast = zext i32 %output_buffer_a_load_7

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_7_cast"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:177 %empty_245 = shl i512 %output_buffer_a_load_7_cast, i512 %p_cast572_cast

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="58">
<![CDATA[
.split17:179 %p_cast452_cast = sext i58 %p_cast38

]]></Node>
<StgValue><ssdm name="p_cast452_cast"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:180 %gmem_addr_38 = getelementptr i512 %gmem, i64 %p_cast452_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:181 %empty_246 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_38, i32 1

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
.split17:184 %output_buffer_a_load_8 = load i12 %output_buffer_a_addr_8

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_8"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:185 %empty_248 = add i64 %empty_216, i64 32

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:188 %p_cast39 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_248, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="12">
<![CDATA[
.split17:194 %output_buffer_a_load_9 = load i12 %output_buffer_a_addr_9

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:30 %empty_194 = or i13 %tmp_s, i13 10

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:31 %tmp_40 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_194

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:32 %output_buffer_a_addr_10 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_10"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:133 %empty_227 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:143 %empty_231 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:153 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:163 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:173 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:182 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_38, i512 %empty_245, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="32">
<![CDATA[
.split17:186 %output_buffer_a_load_8_cast = zext i32 %output_buffer_a_load_8

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_8_cast"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:187 %empty_249 = shl i512 %output_buffer_a_load_8_cast, i512 %p_cast574_cast

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="58">
<![CDATA[
.split17:189 %p_cast453_cast = sext i58 %p_cast39

]]></Node>
<StgValue><ssdm name="p_cast453_cast"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:190 %gmem_addr_39 = getelementptr i512 %gmem, i64 %p_cast453_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:191 %empty_250 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_39, i32 1

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="12">
<![CDATA[
.split17:194 %output_buffer_a_load_9 = load i12 %output_buffer_a_addr_9

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_9"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:195 %empty_252 = add i64 %empty_216, i64 36

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:198 %p_cast40 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_252, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
.split17:204 %output_buffer_a_load_10 = load i12 %output_buffer_a_addr_10

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:33 %empty_195 = or i13 %tmp_s, i13 11

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:34 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_195

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:35 %output_buffer_a_addr_11 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_11"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:143 %empty_231 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:153 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:163 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:173 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:183 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:192 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_39, i512 %empty_249, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="32">
<![CDATA[
.split17:196 %output_buffer_a_load_9_cast = zext i32 %output_buffer_a_load_9

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_9_cast"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:197 %empty_253 = shl i512 %output_buffer_a_load_9_cast, i512 %p_cast576_cast

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="58">
<![CDATA[
.split17:199 %p_cast454_cast = sext i58 %p_cast40

]]></Node>
<StgValue><ssdm name="p_cast454_cast"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:200 %gmem_addr_40 = getelementptr i512 %gmem, i64 %p_cast454_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:201 %empty_254 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_40, i32 1

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="12">
<![CDATA[
.split17:204 %output_buffer_a_load_10 = load i12 %output_buffer_a_addr_10

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_10"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:205 %empty_256 = add i64 %empty_216, i64 40

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:208 %p_cast41 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_256, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
.split17:214 %output_buffer_a_load_11 = load i12 %output_buffer_a_addr_11

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:36 %empty_196 = or i13 %tmp_s, i13 12

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:37 %tmp_42 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_196

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:38 %output_buffer_a_addr_12 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_12"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:153 %empty_235 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:163 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:173 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:183 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:193 %empty_251 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:202 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_40, i512 %empty_253, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="32">
<![CDATA[
.split17:206 %output_buffer_a_load_10_cast = zext i32 %output_buffer_a_load_10

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_10_cast"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:207 %empty_257 = shl i512 %output_buffer_a_load_10_cast, i512 %p_cast578_cast

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="58">
<![CDATA[
.split17:209 %p_cast455_cast = sext i58 %p_cast41

]]></Node>
<StgValue><ssdm name="p_cast455_cast"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:210 %gmem_addr_41 = getelementptr i512 %gmem, i64 %p_cast455_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:211 %empty_258 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_41, i32 1

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
.split17:214 %output_buffer_a_load_11 = load i12 %output_buffer_a_addr_11

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_11"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:215 %empty_260 = add i64 %empty_216, i64 44

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:218 %p_cast42 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_260, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
.split17:224 %output_buffer_a_load_12 = load i12 %output_buffer_a_addr_12

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:39 %empty_197 = or i13 %tmp_s, i13 13

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:40 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_197

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:41 %output_buffer_a_addr_13 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_13"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:163 %empty_239 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:173 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:183 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:193 %empty_251 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:203 %empty_255 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:212 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_41, i512 %empty_257, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="32">
<![CDATA[
.split17:216 %output_buffer_a_load_11_cast = zext i32 %output_buffer_a_load_11

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_11_cast"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:217 %empty_261 = shl i512 %output_buffer_a_load_11_cast, i512 %p_cast580_cast

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="58">
<![CDATA[
.split17:219 %p_cast456_cast = sext i58 %p_cast42

]]></Node>
<StgValue><ssdm name="p_cast456_cast"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:220 %gmem_addr_42 = getelementptr i512 %gmem, i64 %p_cast456_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:221 %empty_262 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_42, i32 1

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="12">
<![CDATA[
.split17:224 %output_buffer_a_load_12 = load i12 %output_buffer_a_addr_12

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_12"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:225 %empty_264 = add i64 %empty_216, i64 48

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:228 %p_cast43 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_264, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="12">
<![CDATA[
.split17:234 %output_buffer_a_load_13 = load i12 %output_buffer_a_addr_13

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:42 %empty_198 = or i13 %tmp_s, i13 14

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:43 %tmp_44 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_198

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:44 %output_buffer_a_addr_14 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_14"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:173 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:183 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:193 %empty_251 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:203 %empty_255 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:213 %empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:222 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_42, i512 %empty_261, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="512" op_0_bw="32">
<![CDATA[
.split17:226 %output_buffer_a_load_12_cast = zext i32 %output_buffer_a_load_12

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_12_cast"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:227 %empty_265 = shl i512 %output_buffer_a_load_12_cast, i512 %p_cast582_cast

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="58">
<![CDATA[
.split17:229 %p_cast457_cast = sext i58 %p_cast43

]]></Node>
<StgValue><ssdm name="p_cast457_cast"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:230 %gmem_addr_43 = getelementptr i512 %gmem, i64 %p_cast457_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:231 %empty_266 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_43, i32 1

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="12">
<![CDATA[
.split17:234 %output_buffer_a_load_13 = load i12 %output_buffer_a_addr_13

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_13"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:235 %empty_268 = add i64 %empty_216, i64 52

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:238 %p_cast44 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_268, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
.split17:244 %output_buffer_a_load_14 = load i12 %output_buffer_a_addr_14

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:45 %empty_199 = or i13 %tmp_s, i13 15

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:46 %tmp_45 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_199

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:47 %output_buffer_a_addr_15 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:183 %empty_247 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:193 %empty_251 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:203 %empty_255 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:213 %empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:223 %empty_263 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:232 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_43, i512 %empty_265, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="32">
<![CDATA[
.split17:236 %output_buffer_a_load_13_cast = zext i32 %output_buffer_a_load_13

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_13_cast"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:237 %empty_269 = shl i512 %output_buffer_a_load_13_cast, i512 %p_cast584_cast

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="58">
<![CDATA[
.split17:239 %p_cast458_cast = sext i58 %p_cast44

]]></Node>
<StgValue><ssdm name="p_cast458_cast"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:240 %gmem_addr_44 = getelementptr i512 %gmem, i64 %p_cast458_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:241 %empty_270 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_44, i32 1

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
.split17:244 %output_buffer_a_load_14 = load i12 %output_buffer_a_addr_14

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_14"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:245 %empty_272 = add i64 %empty_216, i64 56

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:248 %p_cast45 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_272, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
.split17:254 %output_buffer_a_load_15 = load i12 %output_buffer_a_addr_15

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="352" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:48 %empty_200 = or i13 %tmp_s, i13 16

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:49 %tmp_46 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_200

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:50 %output_buffer_a_addr_16 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_16"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:193 %empty_251 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:203 %empty_255 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:213 %empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:223 %empty_263 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:233 %empty_267 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:242 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_44, i512 %empty_269, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="512" op_0_bw="32">
<![CDATA[
.split17:246 %output_buffer_a_load_14_cast = zext i32 %output_buffer_a_load_14

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_14_cast"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:247 %empty_273 = shl i512 %output_buffer_a_load_14_cast, i512 %p_cast586_cast

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="58">
<![CDATA[
.split17:249 %p_cast459_cast = sext i58 %p_cast45

]]></Node>
<StgValue><ssdm name="p_cast459_cast"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:250 %gmem_addr_45 = getelementptr i512 %gmem, i64 %p_cast459_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:251 %empty_274 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_45, i32 1

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
.split17:254 %output_buffer_a_load_15 = load i12 %output_buffer_a_addr_15

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_15"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:255 %empty_276 = add i64 %empty_216, i64 60

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:258 %p_cast46 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_276, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
.split17:264 %output_buffer_a_load_16 = load i12 %output_buffer_a_addr_16

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:51 %empty_201 = or i13 %tmp_s, i13 17

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:52 %tmp_62 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_201

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:53 %output_buffer_a_addr_17 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_17"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:203 %empty_255 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:213 %empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:223 %empty_263 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:233 %empty_267 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:243 %empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:252 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_45, i512 %empty_273, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="32">
<![CDATA[
.split17:256 %output_buffer_a_load_15_cast = zext i32 %output_buffer_a_load_15

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_15_cast"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:257 %empty_277 = shl i512 %output_buffer_a_load_15_cast, i512 %zext_ln106_cast

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="58">
<![CDATA[
.split17:259 %p_cast460_cast = sext i58 %p_cast46

]]></Node>
<StgValue><ssdm name="p_cast460_cast"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:260 %gmem_addr_46 = getelementptr i512 %gmem, i64 %p_cast460_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:261 %empty_278 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_46, i32 1

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
.split17:264 %output_buffer_a_load_16 = load i12 %output_buffer_a_addr_16

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_16"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:265 %empty_280 = add i64 %empty_216, i64 64

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:268 %p_cast47 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_280, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
.split17:274 %output_buffer_a_load_17 = load i12 %output_buffer_a_addr_17

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:54 %empty_202 = or i13 %tmp_s, i13 18

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:55 %tmp_63 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_202

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:56 %output_buffer_a_addr_18 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_18"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:213 %empty_259 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:223 %empty_263 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:233 %empty_267 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:243 %empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:253 %empty_275 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:262 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_46, i512 %empty_277, i64 %tmp

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="512" op_0_bw="32">
<![CDATA[
.split17:266 %output_buffer_a_load_16_cast = zext i32 %output_buffer_a_load_16

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_16_cast"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:267 %empty_281 = shl i512 %output_buffer_a_load_16_cast, i512 %p_cast558_cast

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="58">
<![CDATA[
.split17:269 %p_cast461_cast = sext i58 %p_cast47

]]></Node>
<StgValue><ssdm name="p_cast461_cast"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:270 %gmem_addr_47 = getelementptr i512 %gmem, i64 %p_cast461_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:271 %empty_282 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_47, i32 1

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
.split17:274 %output_buffer_a_load_17 = load i12 %output_buffer_a_addr_17

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_17"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:275 %empty_284 = add i64 %empty_216, i64 68

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:278 %p_cast48 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_284, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
.split17:284 %output_buffer_a_load_18 = load i12 %output_buffer_a_addr_18

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:57 %empty_203 = or i13 %tmp_s, i13 19

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:58 %tmp_64 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_203

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:59 %output_buffer_a_addr_19 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_19"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:223 %empty_263 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:233 %empty_267 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:243 %empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:253 %empty_275 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:263 %empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:272 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_47, i512 %empty_281, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="32">
<![CDATA[
.split17:276 %output_buffer_a_load_17_cast = zext i32 %output_buffer_a_load_17

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_17_cast"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:277 %empty_285 = shl i512 %output_buffer_a_load_17_cast, i512 %p_cast560_cast

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="58">
<![CDATA[
.split17:279 %p_cast462_cast = sext i58 %p_cast48

]]></Node>
<StgValue><ssdm name="p_cast462_cast"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:280 %gmem_addr_48 = getelementptr i512 %gmem, i64 %p_cast462_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:281 %empty_286 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_48, i32 1

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
.split17:284 %output_buffer_a_load_18 = load i12 %output_buffer_a_addr_18

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_18"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:285 %empty_288 = add i64 %empty_216, i64 72

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:288 %p_cast49 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_288, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
.split17:294 %output_buffer_a_load_19 = load i12 %output_buffer_a_addr_19

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="424" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:60 %empty_204 = or i13 %tmp_s, i13 20

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:61 %tmp_65 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_204

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:62 %output_buffer_a_addr_20 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_20"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:233 %empty_267 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:243 %empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:253 %empty_275 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:263 %empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:273 %empty_283 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:282 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_48, i512 %empty_285, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="512" op_0_bw="32">
<![CDATA[
.split17:286 %output_buffer_a_load_18_cast = zext i32 %output_buffer_a_load_18

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_18_cast"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:287 %empty_289 = shl i512 %output_buffer_a_load_18_cast, i512 %p_cast562_cast

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="58">
<![CDATA[
.split17:289 %p_cast463_cast = sext i58 %p_cast49

]]></Node>
<StgValue><ssdm name="p_cast463_cast"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:290 %gmem_addr_49 = getelementptr i512 %gmem, i64 %p_cast463_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:291 %empty_290 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_49, i32 1

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
.split17:294 %output_buffer_a_load_19 = load i12 %output_buffer_a_addr_19

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_19"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:295 %empty_292 = add i64 %empty_216, i64 76

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:298 %p_cast50 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_292, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="12">
<![CDATA[
.split17:304 %output_buffer_a_load_20 = load i12 %output_buffer_a_addr_20

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="442" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:63 %empty_205 = or i13 %tmp_s, i13 21

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:64 %tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_205

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:65 %output_buffer_a_addr_21 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_21"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:243 %empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:253 %empty_275 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:263 %empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:273 %empty_283 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:283 %empty_287 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:292 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_49, i512 %empty_289, i64 %tmp_59

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="512" op_0_bw="32">
<![CDATA[
.split17:296 %output_buffer_a_load_19_cast = zext i32 %output_buffer_a_load_19

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_19_cast"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:297 %empty_293 = shl i512 %output_buffer_a_load_19_cast, i512 %p_cast564_cast

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="58">
<![CDATA[
.split17:299 %p_cast464_cast = sext i58 %p_cast50

]]></Node>
<StgValue><ssdm name="p_cast464_cast"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:300 %gmem_addr_50 = getelementptr i512 %gmem, i64 %p_cast464_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:301 %empty_294 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_50, i32 1

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="12">
<![CDATA[
.split17:304 %output_buffer_a_load_20 = load i12 %output_buffer_a_addr_20

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_20"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:305 %empty_296 = add i64 %empty_216, i64 80

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:308 %p_cast51 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_296, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
.split17:314 %output_buffer_a_load_21 = load i12 %output_buffer_a_addr_21

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:66 %empty_206 = or i13 %tmp_s, i13 22

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:67 %tmp_67 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_206

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:68 %output_buffer_a_addr_22 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_22"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:253 %empty_275 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:263 %empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:273 %empty_283 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:283 %empty_287 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:293 %empty_291 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:302 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_50, i512 %empty_293, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="32">
<![CDATA[
.split17:306 %output_buffer_a_load_20_cast = zext i32 %output_buffer_a_load_20

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_20_cast"/></StgValue>
</operation>

<operation id="470" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:307 %empty_297 = shl i512 %output_buffer_a_load_20_cast, i512 %p_cast566_cast

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="58">
<![CDATA[
.split17:309 %p_cast465_cast = sext i58 %p_cast51

]]></Node>
<StgValue><ssdm name="p_cast465_cast"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:310 %gmem_addr_51 = getelementptr i512 %gmem, i64 %p_cast465_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:311 %empty_298 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_51, i32 1

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="12">
<![CDATA[
.split17:314 %output_buffer_a_load_21 = load i12 %output_buffer_a_addr_21

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_21"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:315 %empty_300 = add i64 %empty_216, i64 84

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:318 %p_cast52 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_300, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
.split17:324 %output_buffer_a_load_22 = load i12 %output_buffer_a_addr_22

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:69 %empty_207 = or i13 %tmp_s, i13 23

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:70 %tmp_68 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_207

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:71 %output_buffer_a_addr_23 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_23"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:263 %empty_279 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:273 %empty_283 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:283 %empty_287 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:293 %empty_291 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:303 %empty_295 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:312 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_51, i512 %empty_297, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="512" op_0_bw="32">
<![CDATA[
.split17:316 %output_buffer_a_load_21_cast = zext i32 %output_buffer_a_load_21

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_21_cast"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:317 %empty_301 = shl i512 %output_buffer_a_load_21_cast, i512 %p_cast568_cast

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="58">
<![CDATA[
.split17:319 %p_cast466_cast = sext i58 %p_cast52

]]></Node>
<StgValue><ssdm name="p_cast466_cast"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:320 %gmem_addr_52 = getelementptr i512 %gmem, i64 %p_cast466_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:321 %empty_302 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_52, i32 1

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
.split17:324 %output_buffer_a_load_22 = load i12 %output_buffer_a_addr_22

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_22"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:325 %empty_304 = add i64 %empty_216, i64 88

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:328 %p_cast53 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_304, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
.split17:334 %output_buffer_a_load_23 = load i12 %output_buffer_a_addr_23

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:72 %empty_208 = or i13 %tmp_s, i13 24

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="497" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:73 %tmp_69 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_208

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="498" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:74 %output_buffer_a_addr_24 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_69

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_24"/></StgValue>
</operation>

<operation id="499" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:273 %empty_283 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="500" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:283 %empty_287 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="501" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:293 %empty_291 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="502" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:303 %empty_295 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="503" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:313 %empty_299 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="504" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:322 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_52, i512 %empty_301, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="512" op_0_bw="32">
<![CDATA[
.split17:326 %output_buffer_a_load_22_cast = zext i32 %output_buffer_a_load_22

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_22_cast"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:327 %empty_305 = shl i512 %output_buffer_a_load_22_cast, i512 %p_cast570_cast

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="58">
<![CDATA[
.split17:329 %p_cast467_cast = sext i58 %p_cast53

]]></Node>
<StgValue><ssdm name="p_cast467_cast"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:330 %gmem_addr_53 = getelementptr i512 %gmem, i64 %p_cast467_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:331 %empty_306 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_53, i32 1

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="12">
<![CDATA[
.split17:334 %output_buffer_a_load_23 = load i12 %output_buffer_a_addr_23

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_23"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:335 %empty_308 = add i64 %empty_216, i64 92

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:338 %p_cast54 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_308, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
.split17:344 %output_buffer_a_load_24 = load i12 %output_buffer_a_addr_24

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="514" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:75 %empty_209 = or i13 %tmp_s, i13 25

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:76 %tmp_70 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_209

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:77 %output_buffer_a_addr_25 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_25"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:283 %empty_287 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:293 %empty_291 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="519" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:303 %empty_295 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="520" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:313 %empty_299 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:323 %empty_303 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:332 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_53, i512 %empty_305, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="512" op_0_bw="32">
<![CDATA[
.split17:336 %output_buffer_a_load_23_cast = zext i32 %output_buffer_a_load_23

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_23_cast"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:337 %empty_309 = shl i512 %output_buffer_a_load_23_cast, i512 %p_cast572_cast

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="58">
<![CDATA[
.split17:339 %p_cast468_cast = sext i58 %p_cast54

]]></Node>
<StgValue><ssdm name="p_cast468_cast"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:340 %gmem_addr_54 = getelementptr i512 %gmem, i64 %p_cast468_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:341 %empty_310 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_54, i32 1

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="12">
<![CDATA[
.split17:344 %output_buffer_a_load_24 = load i12 %output_buffer_a_addr_24

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_24"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:345 %empty_312 = add i64 %empty_216, i64 96

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:348 %p_cast55 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_312, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
.split17:354 %output_buffer_a_load_25 = load i12 %output_buffer_a_addr_25

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:78 %empty_210 = or i13 %tmp_s, i13 26

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:79 %tmp_71 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_210

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:80 %output_buffer_a_addr_26 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_71

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_26"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:293 %empty_291 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:303 %empty_295 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:313 %empty_299 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:323 %empty_303 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:333 %empty_307 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:342 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_54, i512 %empty_309, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="512" op_0_bw="32">
<![CDATA[
.split17:346 %output_buffer_a_load_24_cast = zext i32 %output_buffer_a_load_24

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_24_cast"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:347 %empty_313 = shl i512 %output_buffer_a_load_24_cast, i512 %p_cast574_cast

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="58">
<![CDATA[
.split17:349 %p_cast469_cast = sext i58 %p_cast55

]]></Node>
<StgValue><ssdm name="p_cast469_cast"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:350 %gmem_addr_55 = getelementptr i512 %gmem, i64 %p_cast469_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:351 %empty_314 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_55, i32 1

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="12">
<![CDATA[
.split17:354 %output_buffer_a_load_25 = load i12 %output_buffer_a_addr_25

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_25"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:355 %empty_316 = add i64 %empty_216, i64 100

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:358 %p_cast56 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_316, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
.split17:364 %output_buffer_a_load_26 = load i12 %output_buffer_a_addr_26

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:81 %empty_211 = or i13 %tmp_s, i13 27

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:82 %tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_211

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:83 %output_buffer_a_addr_27 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_27"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:303 %empty_295 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_50

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:313 %empty_299 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:323 %empty_303 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:333 %empty_307 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:343 %empty_311 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:352 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_55, i512 %empty_313, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="512" op_0_bw="32">
<![CDATA[
.split17:356 %output_buffer_a_load_25_cast = zext i32 %output_buffer_a_load_25

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_25_cast"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:357 %empty_317 = shl i512 %output_buffer_a_load_25_cast, i512 %p_cast576_cast

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="58">
<![CDATA[
.split17:359 %p_cast470_cast = sext i58 %p_cast56

]]></Node>
<StgValue><ssdm name="p_cast470_cast"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:360 %gmem_addr_56 = getelementptr i512 %gmem, i64 %p_cast470_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:361 %empty_318 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_56, i32 1

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
.split17:364 %output_buffer_a_load_26 = load i12 %output_buffer_a_addr_26

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_26"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:365 %empty_320 = add i64 %empty_216, i64 104

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:368 %p_cast57 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_320, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="12">
<![CDATA[
.split17:374 %output_buffer_a_load_27 = load i12 %output_buffer_a_addr_27

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:84 %empty_212 = or i13 %tmp_s, i13 28

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:85 %tmp_73 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_212

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:86 %output_buffer_a_addr_28 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_73

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_28"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:313 %empty_299 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_51

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:323 %empty_303 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:333 %empty_307 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:343 %empty_311 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:353 %empty_315 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:362 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_56, i512 %empty_317, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="512" op_0_bw="32">
<![CDATA[
.split17:366 %output_buffer_a_load_26_cast = zext i32 %output_buffer_a_load_26

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_26_cast"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:367 %empty_321 = shl i512 %output_buffer_a_load_26_cast, i512 %p_cast578_cast

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="58">
<![CDATA[
.split17:369 %p_cast471_cast = sext i58 %p_cast57

]]></Node>
<StgValue><ssdm name="p_cast471_cast"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:370 %gmem_addr_57 = getelementptr i512 %gmem, i64 %p_cast471_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:371 %empty_322 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_57, i32 1

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="12">
<![CDATA[
.split17:374 %output_buffer_a_load_27 = load i12 %output_buffer_a_addr_27

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_27"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:375 %empty_324 = add i64 %empty_216, i64 108

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:378 %p_cast58 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_324, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split17:384 %output_buffer_a_load_28 = load i12 %output_buffer_a_addr_28

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:87 %empty_213 = or i13 %tmp_s, i13 29

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:88 %tmp_74 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_213

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:89 %output_buffer_a_addr_29 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_29"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:323 %empty_303 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_52

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:333 %empty_307 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:343 %empty_311 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:353 %empty_315 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:363 %empty_319 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:372 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_57, i512 %empty_321, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="512" op_0_bw="32">
<![CDATA[
.split17:376 %output_buffer_a_load_27_cast = zext i32 %output_buffer_a_load_27

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_27_cast"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:377 %empty_325 = shl i512 %output_buffer_a_load_27_cast, i512 %p_cast580_cast

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="58">
<![CDATA[
.split17:379 %p_cast472_cast = sext i58 %p_cast58

]]></Node>
<StgValue><ssdm name="p_cast472_cast"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:380 %gmem_addr_58 = getelementptr i512 %gmem, i64 %p_cast472_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:381 %empty_326 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_58, i32 1

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="12">
<![CDATA[
.split17:384 %output_buffer_a_load_28 = load i12 %output_buffer_a_addr_28

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_28"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:385 %empty_328 = add i64 %empty_216, i64 112

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:388 %p_cast59 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_328, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
.split17:394 %output_buffer_a_load_29 = load i12 %output_buffer_a_addr_29

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:90 %empty_214 = or i13 %tmp_s, i13 30

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:91 %tmp_75 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_214

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:92 %output_buffer_a_addr_30 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_30"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:333 %empty_307 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_53

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:343 %empty_311 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:353 %empty_315 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:363 %empty_319 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:373 %empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:382 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_58, i512 %empty_325, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="512" op_0_bw="32">
<![CDATA[
.split17:386 %output_buffer_a_load_28_cast = zext i32 %output_buffer_a_load_28

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_28_cast"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:387 %empty_329 = shl i512 %output_buffer_a_load_28_cast, i512 %p_cast582_cast

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="58">
<![CDATA[
.split17:389 %p_cast473_cast = sext i58 %p_cast59

]]></Node>
<StgValue><ssdm name="p_cast473_cast"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:390 %gmem_addr_59 = getelementptr i512 %gmem, i64 %p_cast473_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:391 %empty_330 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_59, i32 1

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="12">
<![CDATA[
.split17:394 %output_buffer_a_load_29 = load i12 %output_buffer_a_addr_29

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_29"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:395 %empty_332 = add i64 %empty_216, i64 116

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:398 %p_cast60 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_332, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
.split17:404 %output_buffer_a_load_30 = load i12 %output_buffer_a_addr_30

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:93 %empty_215 = or i13 %tmp_s, i13 31

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="51" op_2_bw="13">
<![CDATA[
.split17:94 %tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i51.i13, i51 0, i13 %empty_215

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:95 %output_buffer_a_addr_31 = getelementptr i32 %output_buffer_a, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="output_buffer_a_addr_31"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:343 %empty_311 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_54

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:353 %empty_315 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:363 %empty_319 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:373 %empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:383 %empty_327 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:392 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_59, i512 %empty_329, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="512" op_0_bw="32">
<![CDATA[
.split17:396 %output_buffer_a_load_29_cast = zext i32 %output_buffer_a_load_29

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_29_cast"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:397 %empty_333 = shl i512 %output_buffer_a_load_29_cast, i512 %p_cast584_cast

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="58">
<![CDATA[
.split17:399 %p_cast474_cast = sext i58 %p_cast60

]]></Node>
<StgValue><ssdm name="p_cast474_cast"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:400 %gmem_addr_60 = getelementptr i512 %gmem, i64 %p_cast474_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:401 %empty_334 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_60, i32 1

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="12">
<![CDATA[
.split17:404 %output_buffer_a_load_30 = load i12 %output_buffer_a_addr_30

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_30"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:405 %empty_336 = add i64 %empty_216, i64 120

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:408 %p_cast61 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_336, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
.split17:414 %output_buffer_a_load_31 = load i12 %output_buffer_a_addr_31

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_31"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split17:415 %empty_340 = add i64 %empty_216, i64 124

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:418 %p_cast62 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_340, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="642" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:353 %empty_315 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_55

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:363 %empty_319 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:373 %empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:383 %empty_327 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:393 %empty_331 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:402 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_60, i512 %empty_333, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="512" op_0_bw="32">
<![CDATA[
.split17:406 %output_buffer_a_load_30_cast = zext i32 %output_buffer_a_load_30

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_30_cast"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:407 %empty_337 = shl i512 %output_buffer_a_load_30_cast, i512 %p_cast586_cast

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="58">
<![CDATA[
.split17:409 %p_cast475_cast = sext i58 %p_cast61

]]></Node>
<StgValue><ssdm name="p_cast475_cast"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:410 %gmem_addr_61 = getelementptr i512 %gmem, i64 %p_cast475_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:411 %empty_338 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_61, i32 1

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="12">
<![CDATA[
.split17:414 %output_buffer_a_load_31 = load i12 %output_buffer_a_addr_31

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_31"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="654" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:363 %empty_319 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_56

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:373 %empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="656" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:383 %empty_327 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:393 %empty_331 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:403 %empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:412 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_61, i512 %empty_337, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="512" op_0_bw="32">
<![CDATA[
.split17:416 %output_buffer_a_load_31_cast = zext i32 %output_buffer_a_load_31

]]></Node>
<StgValue><ssdm name="output_buffer_a_load_31_cast"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split17:417 %empty_341 = shl i512 %output_buffer_a_load_31_cast, i512 %zext_ln106_cast

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="58">
<![CDATA[
.split17:419 %p_cast476_cast = sext i58 %p_cast62

]]></Node>
<StgValue><ssdm name="p_cast476_cast"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.split17:420 %gmem_addr_62 = getelementptr i512 %gmem, i64 %p_cast476_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="664" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split17:421 %empty_342 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr_62, i32 1

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="665" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:373 %empty_323 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_57

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="666" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:383 %empty_327 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:393 %empty_331 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="668" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:403 %empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="669" st_id="35" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:413 %empty_339 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="670" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split17:422 %write_ln72 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr_62, i512 %empty_341, i64 %tmp

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="671" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:383 %empty_327 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_58

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="672" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:393 %empty_331 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="673" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:403 %empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="674" st_id="36" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:413 %empty_339 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="675" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:423 %empty_343 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="676" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:393 %empty_331 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_59

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:403 %empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:413 %empty_339 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="679" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:423 %empty_343 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="680" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:403 %empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_60

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:413 %empty_339 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:423 %empty_343 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="683" st_id="39" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:413 %empty_339 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_61

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="684" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:423 %empty_343 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="685" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split17:96 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="686" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:97 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="687" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split17:423 %empty_343 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr_62

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="688" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
.split17:425 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
