{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692277768189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692277768189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 10:09:28 2023 " "Processing started: Thu Aug 17 10:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692277768189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277768189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277768189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692277768431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692277768431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/backend/interface_tcc_backend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/backend/interface_tcc_backend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_backend_master-arch_interface_tcc_backend_master " "Found design unit 1: interface_tcc_backend_master-arch_interface_tcc_backend_master" {  } { { "hdl/backend/interface_tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/interface_tcc_backend_master.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774477 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_backend_master " "Found entity 1: interface_tcc_backend_master" {  } { { "hdl/backend/interface_tcc_backend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/backend/interface_tcc_backend_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/dependencies/xina/xina_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdl/dependencies/xina/xina_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xina_package " "Found design unit 1: xina_package" {  } { { "hdl/dependencies/xina/xina_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/dependencies/xina/xina_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/frontend/interface_tcc_frontend_master_send_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/frontend/interface_tcc_frontend_master_send_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_frontend_master_send_control-arch_interface_tcc_frontend_master_send_control " "Found design unit 1: interface_tcc_frontend_master_send_control-arch_interface_tcc_frontend_master_send_control" {  } { { "hdl/frontend/interface_tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master_send_control.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774479 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_frontend_master_send_control " "Found entity 1: interface_tcc_frontend_master_send_control" {  } { { "hdl/frontend/interface_tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master_send_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/frontend/interface_tcc_frontend_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/frontend/interface_tcc_frontend_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_frontend_master-arch_interface_tcc_frontend_master " "Found design unit 1: interface_tcc_frontend_master-arch_interface_tcc_frontend_master" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774480 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_frontend_master " "Found entity 1: interface_tcc_frontend_master" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/interface_tcc_top_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/interface_tcc_top_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_top_master-arch_interface_tcc_top_master " "Found design unit 1: interface_tcc_top_master-arch_interface_tcc_top_master" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774481 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_tcc_top_master " "Found entity 1: interface_tcc_top_master" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/interface_tcc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdl/interface_tcc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_tcc_package " "Found design unit 1: interface_tcc_package" {  } { { "hdl/interface_tcc_package.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692277774482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_tcc_top_master " "Elaborating entity \"interface_tcc_top_master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692277774500 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "l_in_data_o interface_tcc_top_master.vhd(51) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(51): used implicit default value for signal \"l_in_data_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774520 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "l_in_val_o interface_tcc_top_master.vhd(52) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(52): used implicit default value for signal \"l_in_val_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774520 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "l_out_ack_o interface_tcc_top_master.vhd(56) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(56): used implicit default value for signal \"l_out_ack_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774520 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_l_in_data_o interface_tcc_top_master.vhd(72) " "Verilog HDL or VHDL warning at interface_tcc_top_master.vhd(72): object \"w_l_in_data_o\" assigned a value but never read" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_l_in_val_o interface_tcc_top_master.vhd(73) " "Verilog HDL or VHDL warning at interface_tcc_top_master.vhd(73): object \"w_l_in_val_o\" assigned a value but never read" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_l_in_ack_i interface_tcc_top_master.vhd(74) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(74): used implicit default value for signal \"w_l_in_ack_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_l_out_data_i interface_tcc_top_master.vhd(75) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(75): used implicit default value for signal \"w_l_out_data_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_l_out_val_i interface_tcc_top_master.vhd(76) " "VHDL Signal Declaration warning at interface_tcc_top_master.vhd(76): used implicit default value for signal \"w_l_out_val_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_l_out_ack_o interface_tcc_top_master.vhd(77) " "Verilog HDL or VHDL warning at interface_tcc_top_master.vhd(77): object \"w_l_out_ack_o\" assigned a value but never read" {  } { { "hdl/interface_tcc_top_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 "|interface_tcc_top_master"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l_in_data_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l_in_data_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l_out_data_i " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l_out_data_i\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_l_in_data_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_l_in_data_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l_in_data_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l_in_data_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l_out_data_i " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l_out_data_i\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_tcc_frontend_master interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER " "Elaborating entity \"interface_tcc_frontend_master\" for hierarchy \"interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER\"" {  } { { "hdl/interface_tcc_top_master.vhd" "u_INTERFACE_TCC_FRONTEND_MASTER" { Text "E:/repos/InterfaceTCC/hdl/interface_tcc_top_master.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692277774521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AWREADY interface_tcc_frontend_master.vhd(15) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(15): used implicit default value for signal \"AWREADY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WREADY interface_tcc_frontend_master.vhd(24) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(24): used implicit default value for signal \"WREADY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BVALID interface_tcc_frontend_master.vhd(29) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(29): used implicit default value for signal \"BVALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRESP interface_tcc_frontend_master.vhd(31) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(31): used explicit default value for signal \"BRESP\" because signal was never assigned a value" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ARREADY interface_tcc_frontend_master.vhd(35) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(35): used implicit default value for signal \"ARREADY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RVALID interface_tcc_frontend_master.vhd(43) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(43): used implicit default value for signal \"RVALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RDATA interface_tcc_frontend_master.vhd(45) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(45): used explicit default value for signal \"RDATA\" because signal was never assigned a value" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RLAST interface_tcc_frontend_master.vhd(46) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(46): used implicit default value for signal \"RLAST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RRESP interface_tcc_frontend_master.vhd(47) " "VHDL Signal Declaration warning at interface_tcc_frontend_master.vhd(47): used explicit default value for signal \"RRESP\" because signal was never assigned a value" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1692277774522 "|interface_tcc_top_master|interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_tcc_frontend_master_send_control interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER\|interface_tcc_frontend_master_send_control:u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL " "Elaborating entity \"interface_tcc_frontend_master_send_control\" for hierarchy \"interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER\|interface_tcc_frontend_master_send_control:u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL\"" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692277774523 ""}
{ "Error" "EVRFX_VHDL_ERROR_CONDITIONAL_SIGNAL_ASSIGNMENT_NUM_ELEMENTS_MISMATCH" "interface_tcc_frontend_master_send_control.vhd(107) " "VHDL Conditional Signal Assignment error at interface_tcc_frontend_master_send_control.vhd(107): conditional waveforms must have same number of elements" {  } { { "hdl/frontend/interface_tcc_frontend_master_send_control.vhd" "" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master_send_control.vhd" 107 0 0 } }  } 0 10395 "VHDL Conditional Signal Assignment error at %1!s!: conditional waveforms must have same number of elements" 0 0 "Analysis & Synthesis" 0 -1 1692277774524 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER\|interface_tcc_frontend_master_send_control:u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL " "Can't elaborate user hierarchy \"interface_tcc_frontend_master:u_INTERFACE_TCC_FRONTEND_MASTER\|interface_tcc_frontend_master_send_control:u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL\"" {  } { { "hdl/frontend/interface_tcc_frontend_master.vhd" "u_INTERFACE_TCC_FRONTEND_MASTER_CONTROL" { Text "E:/repos/InterfaceTCC/hdl/frontend/interface_tcc_frontend_master.vhd" 67 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692277774525 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692277774597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 17 10:09:34 2023 " "Processing ended: Thu Aug 17 10:09:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692277774597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692277774597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692277774597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277774597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692277775239 ""}
