
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.2 Build EDK_P.28xd
# Fri Oct 19 13:21:47 2012
# Target Board:  xilinx.com zc702 Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT usr_clk_n_pin = hdmidisplay_0_usr_clk_n, DIR = I
 PORT usr_clk_p_pin = hdmidisplay_0_usr_clk_p, DIR = I
 PORT hdmi_vsync_pin = hdmidisplay_0_hdmi_vsync, DIR = O
 PORT hdmi_hsync_pin = hdmidisplay_0_hdmi_hsync, DIR = O
 PORT hdmi_de_pin = hdmidisplay_0_hdmi_de, DIR = O
 PORT hdmi_data_pin = hdmidisplay_0_hdmi_data, DIR = O, VEC = [15:0]
 PORT hdmi_clk_pin = hdmidisplay_0_hdmi_clk, DIR = O, SIGIS = CLK
 PORT xadc_gpio_0_pin = hdmidisplay_0_xadc_gpio_0, DIR = O
 PORT xadc_gpio_1_pin = hdmidisplay_0_xadc_gpio_1, DIR = O
 PORT xadc_gpio_2_pin = hdmidisplay_0_xadc_gpio_2, DIR = O
 PORT xadc_gpio_3_pin = hdmidisplay_0_xadc_gpio_3, DIR = O


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 133333344
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP1 = 0
 PARAMETER C_USE_S_AXI_HP2 = 0
 PARAMETER C_USE_S_AXI_HP3 = 0
 PARAMETER C_USE_M_AXI_GP1 = 0
 PARAMETER C_USE_S_AXI_ACP = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = hdmidisplay_0.M_AXI
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT M_AXI_GP0_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0_0
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT FCLK_CLK3 = processing_system7_0_FCLK_CLK3
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0_0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0_0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT S_AXI_HP0_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
 PORT IRQ_F2P = hdmidisplay_0_interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0_0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0_0
END

BEGIN hdmidisplay
 PARAMETER INSTANCE = hdmidisplay_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_CTRL_MEM0_BASEADDR = 0x6E400000
 PARAMETER C_CTRL_MEM0_HIGHADDR = 0x6E400FFF
 PARAMETER C_FIFO_MEM0_BASEADDR = 0x6E401000
 PARAMETER C_FIFO_MEM0_HIGHADDR = 0x6E401FFF
 BUS_INTERFACE M_AXI = axi_interconnect_0
 BUS_INTERFACE CTRL = axi4lite_0
 BUS_INTERFACE FIFO = axi4lite_0
 PORT CTRL_ACLK = processing_system7_0_FCLK_CLK0_0
 PORT FIFO_ACLK = processing_system7_0_FCLK_CLK0_0
 PORT m_axi_aclk = processing_system7_0_FCLK_CLK0_0
 PORT clk = processing_system7_0_FCLK_CLK0_0
 PORT rst_n = processing_system7_0_M_AXI_GP0_ARESETN
 PORT interrupt = hdmidisplay_0_interrupt
 PORT usr_clk_p = hdmidisplay_0_usr_clk_p
 PORT usr_clk_n = hdmidisplay_0_usr_clk_n
 PORT hdmi_clk = hdmidisplay_0_hdmi_clk
 PORT hdmi_vsync = hdmidisplay_0_hdmi_vsync
 PORT hdmi_hsync = hdmidisplay_0_hdmi_hsync
 PORT hdmi_de = hdmidisplay_0_hdmi_de
 PORT hdmi_data = hdmidisplay_0_hdmi_data
 PORT xadc_gpio_0 = hdmidisplay_0_xadc_gpio_0
 PORT xadc_gpio_1 = hdmidisplay_0_xadc_gpio_1
 PORT xadc_gpio_2 = hdmidisplay_0_xadc_gpio_2
 PORT xadc_gpio_3 = hdmidisplay_0_xadc_gpio_3
END

