

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_0_0_720_1280_1_0_0_1_1_1_1280_false_s'
================================================================
* Date:           Mon Feb 26 05:31:42 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   929363|   929363|  9.294 ms|  9.294 ms|  929363|  929363|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_Row_Loop  |     1280|     1280|         2|          1|          1|  1280|       yes|
        |- Row_Loop        |   928080|   928080|      1289|          -|          -|   720|        no|
        | + Col_Loop       |     1284|     1284|         6|          1|          1|  1280|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 6, States = { 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 14 
14 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_gray_479, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_x_480, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mat_grad_y_481, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 18 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 19 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_V_0 = alloca i64 1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333]   --->   Operation 20 'alloca' 'buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_V_1 = alloca i64 1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333]   --->   Operation 21 'alloca' 'buf_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_V_2 = alloca i64 1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333]   --->   Operation 22 'alloca' 'buf_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln338 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_0, i8 %buf_V_1, i8 %buf_V_2, i64 666, i64 25, i64 18446744073709551615" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:338]   --->   Operation 23 'specmemcore' 'specmemcore_ln338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln347 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:347]   --->   Operation 24 'br' 'br_ln347' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.68>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%col_V = phi i13 0, void %arrayctor.loop, i13 %col_V_1, void %.split11"   --->   Operation 25 'phi' 'col_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.67ns)   --->   "%col_V_1 = add i13 %col_V, i13 1"   --->   Operation 26 'add' 'col_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i13 %col_V"   --->   Operation 27 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln878 = icmp_ult  i16 %zext_ln878, i16 %img_width_read"   --->   Operation 28 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln878, void %._crit_edge88.loopexit, void %.split11" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:347]   --->   Operation 29 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i13 %col_V"   --->   Operation 30 'zext' 'zext_ln534' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_V_0_addr = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 31 'getelementptr' 'buf_V_0_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln353 = store i8 0, i11 %buf_V_0_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:353]   --->   Operation 32 'store' 'store_ln353' <Predicate = (icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:309]   --->   Operation 33 'specpipeline' 'specpipeline_ln309' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln309 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:309]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln309' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln309 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:309]   --->   Operation 35 'specloopname' 'specloopname_ln309' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_gray_479" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'tmp_V' <Predicate = (icmp_ln878)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_V_1_addr = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 37 'getelementptr' 'buf_V_1_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln354 = store i8 %tmp_V, i11 %buf_V_1_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354]   --->   Operation 38 'store' 'store_ln354' <Predicate = (icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.07>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 40 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%mid = alloca i32 1"   --->   Operation 41 'alloca' 'mid' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 42 'alloca' 'tp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%img_height_cast = zext i16 %img_height_read"   --->   Operation 43 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.07ns)   --->   "%op2_assign = add i17 %img_height_cast, i17 1"   --->   Operation 44 'add' 'op2_assign' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln359 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:359]   --->   Operation 45 'br' 'br_ln359' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%row_V = phi i13 1, void %._crit_edge88.loopexit, i13 %row_V_1, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit"   --->   Operation 46 'phi' 'row_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13 2, void %._crit_edge88.loopexit, i13 %row_ind_V_2, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit"   --->   Operation 47 'phi' 'row_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln878_2 = zext i13 %row_V"   --->   Operation 48 'zext' 'zext_ln878_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.43ns)   --->   "%icmp_ln878_1 = icmp_ult  i17 %zext_ln878_2, i17 %op2_assign"   --->   Operation 49 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln878_1, void %._crit_edge.loopexit, void %.split8" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:359]   --->   Operation 50 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i13 %row_V"   --->   Operation 51 'zext' 'zext_ln878_1' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln305 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:305]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln305' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:305]   --->   Operation 53 'specloopname' 'specloopname_ln305' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.13ns)   --->   "%switch_ln363 = switch i13 %row_ind_V, void, i13 2, void %.split8..lr.ph56_crit_edge, i13 0, void %.fold.split" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:363]   --->   Operation 54 'switch' 'switch_ln363' <Predicate = (icmp_ln878_1)> <Delay = 1.13>
ST_5 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln378 = store i2 1, i2 %tp" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:378]   --->   Operation 55 'store' 'store_ln378' <Predicate = (icmp_ln878_1 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 56 [1/1] (1.70ns)   --->   "%store_ln378 = store i2 2, i2 %mid" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:378]   --->   Operation 56 'store' 'store_ln378' <Predicate = (icmp_ln878_1 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 57 [1/1] (1.70ns)   --->   "%store_ln378 = store i2 0, i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:378]   --->   Operation 57 'store' 'store_ln378' <Predicate = (icmp_ln878_1 & row_ind_V == 0)> <Delay = 1.70>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln378 = br void %.lr.ph56" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:378]   --->   Operation 58 'br' 'br_ln378' <Predicate = (icmp_ln878_1 & row_ind_V == 0)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.70ns)   --->   "%store_ln363 = store i2 0, i2 %tp" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:363]   --->   Operation 59 'store' 'store_ln363' <Predicate = (icmp_ln878_1 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 60 [1/1] (1.70ns)   --->   "%store_ln363 = store i2 1, i2 %mid" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:363]   --->   Operation 60 'store' 'store_ln363' <Predicate = (icmp_ln878_1 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 61 [1/1] (1.70ns)   --->   "%store_ln363 = store i2 2, i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:363]   --->   Operation 61 'store' 'store_ln363' <Predicate = (icmp_ln878_1 & row_ind_V == 2)> <Delay = 1.70>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln363 = br void %.lr.ph56" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:363]   --->   Operation 62 'br' 'br_ln363' <Predicate = (icmp_ln878_1 & row_ind_V == 2)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%bottom_load = load i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 63 'load' 'bottom_load' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%mid_load = load i2 %mid" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 64 'load' 'mid_load' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tp_load = load i2 %tp" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 65 'load' 'tp_load' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.09ns)   --->   "%icmp_ln870 = icmp_eq  i13 %row_ind_V, i13 1"   --->   Operation 66 'icmp' 'icmp_ln870' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.99ns)   --->   "%bottom_1 = select i1 %icmp_ln870, i2 1, i2 %bottom_load" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 67 'select' 'bottom_1' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.99ns)   --->   "%mid_1 = select i1 %icmp_ln870, i2 0, i2 %mid_load" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 68 'select' 'mid_1' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.99ns)   --->   "%tp_1 = select i1 %icmp_ln870, i2 2, i2 %tp_load" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 69 'select' 'tp_1' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln372 = store i2 %tp_1, i2 %tp" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 70 'store' 'store_ln372' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 71 [1/1] (1.70ns)   --->   "%store_ln372 = store i2 %mid_1, i2 %mid" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 71 'store' 'store_ln372' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 72 [1/1] (1.70ns)   --->   "%store_ln372 = store i2 %bottom_1, i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372]   --->   Operation 72 'store' 'store_ln372' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 1.70>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph56"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln878_1 & row_ind_V != 2 & row_ind_V != 0)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.42ns)   --->   "%cmp_i_i501_i = icmp_ult  i16 %zext_ln878_1, i16 %img_height_read"   --->   Operation 74 'icmp' 'cmp_i_i501_i' <Predicate = (icmp_ln878_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i13 %row_ind_V" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 75 'trunc' 'trunc_ln228' <Predicate = (icmp_ln878_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln222 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 76 'br' 'br_ln222' <Predicate = (icmp_ln878_1)> <Delay = 1.58>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln454 = ret" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:454]   --->   Operation 77 'ret' 'ret_ln454' <Predicate = (!icmp_ln878_1)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.42>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%col_V_2 = phi i13 0, void %.lr.ph56, i13 %col_V_3, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 78 'phi' 'col_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.67ns)   --->   "%col_V_3 = add i13 %col_V_2, i13 1"   --->   Operation 79 'add' 'col_V_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln878_3 = zext i13 %col_V_2"   --->   Operation 80 'zext' 'zext_ln878_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln878_2 = icmp_ult  i16 %zext_ln878_3, i16 %img_width_read"   --->   Operation 81 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln878_2, void %._ZN2xf2cv15ProcessSobel3x3ILi0ELi0ELi720ELi1280ELi1ELi0ELi0ELi1ELi1ELi1ELi1280EEEvRNS0_3MatIXT_EXT1_EXT2_EXT6_ELi2EEERNS2_IXT0_EXT1_EXT2_EXT6_ELi2EEES6_PArsT2_sr17xfNPixelsPerCycleIXT6_EEE9datashift_N10StreamTypeIXT7_EE4nameEPN9PixelTypeIXT4_EE4nameESF_SF_PNSC_IXT5_EE4nameESI_RNS7_IXT8_EE4nameESL_tt7ap_uintILi13EERtSO_SM_ILi2EESP_SP_SN_RiSQ_.exit_crit_edge.loopexit, void %.split" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 82 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 83 'specpipeline' 'specpipeline_ln222' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln222 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln222' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:222]   --->   Operation 85 'specloopname' 'specloopname_ln222' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %cmp_i_i501_i, void, void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:227]   --->   Operation 86 'br' 'br_ln227' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.13ns)   --->   "%switch_ln228 = switch i2 %trunc_ln228, void %branch5, i2 0, void %branch3, i2 1, void %branch4" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 88 'switch' 'switch_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 1.13>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln228 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 89 'br' 'br_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln878_2)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.88>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%bottom_load_1 = load i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 91 'load' 'bottom_load_1' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i13 %col_V_2"   --->   Operation 92 'zext' 'zext_ln534_2' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%buf_V_0_addr_2 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 93 'getelementptr' 'buf_V_0_addr_2' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%buf_V_1_addr_2 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 94 'getelementptr' 'buf_V_1_addr_2' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%buf_V_2_addr_1 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 95 'getelementptr' 'buf_V_2_addr_1' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.13ns)   --->   "%switch_ln230 = switch i2 %bottom_load_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 96 'switch' 'switch_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i)> <Delay = 1.13>
ST_7 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln230 = store i8 0, i11 %buf_V_1_addr_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 97 'store' 'store_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln230 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 98 'br' 'br_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 == 1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln230 = store i8 0, i11 %buf_V_0_addr_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 99 'store' 'store_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln230 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 100 'br' 'br_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 == 0)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln230 = store i8 0, i11 %buf_V_2_addr_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 101 'store' 'store_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 != 0 & bottom_load_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln230 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:230]   --->   Operation 102 'br' 'br_ln230' <Predicate = (icmp_ln878_2 & !cmp_i_i501_i & bottom_load_1 != 0 & bottom_load_1 != 1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (3.63ns)   --->   "%tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %img_gray_479" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'tmp_V_3' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i13 %col_V_2"   --->   Operation 104 'zext' 'zext_ln534_1' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%buf_V_0_addr_1 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln534_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 105 'getelementptr' 'buf_V_0_addr_1' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%buf_V_1_addr_1 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln534_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 106 'getelementptr' 'buf_V_1_addr_1' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%buf_V_2_addr = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln534_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 107 'getelementptr' 'buf_V_2_addr' <Predicate = (icmp_ln878_2 & cmp_i_i501_i)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln228 = store i8 %tmp_V_3, i11 %buf_V_1_addr_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 108 'store' 'store_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln228 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 109 'br' 'br_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 == 1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln228 = store i8 %tmp_V_3, i11 %buf_V_0_addr_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 110 'store' 'store_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln228 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 111 'br' 'br_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 == 0)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln228 = store i8 %tmp_V_3, i11 %buf_V_2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 112 'store' 'store_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 != 0 & trunc_ln228 != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln228 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228]   --->   Operation 113 'br' 'br_ln228' <Predicate = (icmp_ln878_2 & cmp_i_i501_i & trunc_ln228 != 0 & trunc_ln228 != 1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i13 %col_V_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 114 'zext' 'zext_ln231' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%buf_V_0_addr_3 = getelementptr i8 %buf_V_0, i64 0, i64 %zext_ln231" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 115 'getelementptr' 'buf_V_0_addr_3' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 116 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%buf_V_1_addr_3 = getelementptr i8 %buf_V_1, i64 0, i64 %zext_ln231" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 117 'getelementptr' 'buf_V_1_addr_3' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 118 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%buf_V_2_addr_2 = getelementptr i8 %buf_V_2, i64 0, i64 %zext_ln231" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 119 'getelementptr' 'buf_V_2_addr_2' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 120 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_8 : Operation 121 [1/1] (2.09ns)   --->   "%icmp_ln870_2 = icmp_eq  i13 %col_V_2, i13 0"   --->   Operation 121 'icmp' 'icmp_ln870_2' <Predicate = (icmp_ln878_2)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln870_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit267.i91, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:247]   --->   Operation 122 'br' 'br_ln247' <Predicate = (icmp_ln878_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.87>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i8 0, void %.lr.ph56, i8 %src_buf3_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 123 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i8 0, void %.lr.ph56, i8 %src_buf2_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 124 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%src_buf3_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf3_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 125 'phi' 'src_buf3_V_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%src_buf1_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf1_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 126 'phi' 'src_buf1_V_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8 0, void %.lr.ph56, i8 %src_buf1_V_0, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 127 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%src_buf2_V_0 = phi i8 0, void %.lr.ph56, i8 %src_buf2_V_2, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 128 'phi' 'src_buf2_V_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%bottom_load_2 = load i2 %bottom" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233]   --->   Operation 129 'load' 'bottom_load_2' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%mid_load_1 = load i2 %mid" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:232]   --->   Operation 130 'load' 'mid_load_1' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tp_load_1 = load i2 %tp" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 131 'load' 'tp_load_1' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%buf_V_0_load = load i11 %buf_V_0_addr_3" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 132 'load' 'buf_V_0_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_9 : Operation 133 [1/2] (3.25ns)   --->   "%buf_V_1_load = load i11 %buf_V_1_addr_3" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 133 'load' 'buf_V_1_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%buf_V_2_load = load i11 %buf_V_2_addr_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 134 'load' 'buf_V_2_load' <Predicate = (icmp_ln878_2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_9 : Operation 135 [1/1] (1.70ns)   --->   "%src_buf1_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %tp_load_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231]   --->   Operation 135 'mux' 'src_buf1_V_2' <Predicate = (icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.70ns)   --->   "%src_buf2_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %mid_load_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:232]   --->   Operation 136 'mux' 'src_buf2_V_2' <Predicate = (icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.70ns)   --->   "%src_buf3_V_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_0_load, i8 %buf_V_1_load, i8 %buf_V_2_load, i2 %bottom_load_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:233]   --->   Operation 137 'mux' 'src_buf3_V_2' <Predicate = (icmp_ln878_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [2/2] (1.91ns)   --->   "%call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 %src_buf1_V_2, i8 %p_Val2_1, i8 %src_buf2_V_2, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 %src_buf3_V_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245]   --->   Operation 138 'call' 'call_ret' <Predicate = (icmp_ln878_2)> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 6.13>
ST_10 : Operation 139 [1/2] (6.13ns)   --->   "%call_ret = call i16 @xFSobel3x3<1, 1, 0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 %src_buf1_V_2, i8 %p_Val2_1, i8 %src_buf2_V_2, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 %src_buf3_V_2" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245]   --->   Operation 139 'call' 'call_ret' <Predicate = (icmp_ln878_2)> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%GradientValuesX_V_0 = extractvalue i16 %call_ret" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245]   --->   Operation 140 'extractvalue' 'GradientValuesX_V_0' <Predicate = (icmp_ln878_2)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%GradientValuesY_V_0 = extractvalue i16 %call_ret" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245]   --->   Operation 141 'extractvalue' 'GradientValuesY_V_0' <Predicate = (icmp_ln878_2)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.63>
ST_11 : Operation 142 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_x_480, i8 %GradientValuesX_V_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'write' 'write_ln174' <Predicate = (!icmp_ln870_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 143 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_y_481, i8 %GradientValuesY_V_0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (!icmp_ln870_2)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit413.i"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln870_2)> <Delay = 0.00>

State 12 <SV = 8> <Delay = 4.47>
ST_12 : Operation 145 [1/1] (1.67ns)   --->   "%row_V_1 = add i13 %row_V, i13 1"   --->   Operation 145 'add' 'row_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [2/2] (1.91ns)   --->   "%tmp_V_4 = call i8 @xFGradientX3x3<0, 0>, i8 %p_Val2_s, i8 0, i8 %p_Val2_1, i8 0, i8 %p_Val2_2, i8 0" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:425]   --->   Operation 146 'call' 'tmp_V_4' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 147 [2/2] (1.91ns)   --->   "%tmp_V_5 = call i8 @xFGradientY3x3<0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 0, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 0" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:430]   --->   Operation 147 'call' 'tmp_V_5' <Predicate = true> <Delay = 1.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 148 [1/1] (1.67ns)   --->   "%row_ind_V_1 = add i13 %row_ind_V, i13 1"   --->   Operation 148 'add' 'row_ind_V_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (2.09ns)   --->   "%icmp_ln870_1 = icmp_eq  i13 %row_ind_V_1, i13 3"   --->   Operation 149 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.69ns)   --->   "%row_ind_V_2 = select i1 %icmp_ln870_1, i13 0, i13 %row_ind_V_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:450]   --->   Operation 150 'select' 'row_ind_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 9> <Delay = 6.13>
ST_13 : Operation 151 [1/2] (6.13ns)   --->   "%tmp_V_4 = call i8 @xFGradientX3x3<0, 0>, i8 %p_Val2_s, i8 0, i8 %p_Val2_1, i8 0, i8 %p_Val2_2, i8 0" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:425]   --->   Operation 151 'call' 'tmp_V_4' <Predicate = true> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 152 [1/2] (6.13ns)   --->   "%tmp_V_5 = call i8 @xFGradientY3x3<0, 0>, i8 %p_Val2_s, i8 %src_buf1_V_0, i8 0, i8 %p_Val2_2, i8 %src_buf3_V_0, i8 0" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:430]   --->   Operation 152 'call' 'tmp_V_5' <Predicate = true> <Delay = 6.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 3.63>
ST_14 : Operation 153 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_x_480, i8 %tmp_V_4" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 154 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %mat_grad_y_481, i8 %tmp_V_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('col.V') with incoming values : ('col.V') [17]  (1.59 ns)

 <State 2>: 5.68ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [17]  (0 ns)
	'getelementptr' operation ('buf_V_0_addr', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:353) [27]  (0 ns)
	'store' operation ('store_ln353', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:353) of constant 0 on array 'buf.V[0]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333 [28]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'img_gray_479' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (3.63 ns)
	'store' operation ('store_ln354', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333 [31]  (3.25 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'add' operation ('op2') [38]  (2.08 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('row_ind.V') with incoming values : ('row_ind.V', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:450) [42]  (0 ns)
	'icmp' operation ('icmp_ln870') [65]  (2.1 ns)
	'select' operation ('tp', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372) [68]  (0.993 ns)
	'store' operation ('store_ln372', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372) of variable 'tp', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:372 on local variable 'tp' [69]  (1.71 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V') [84]  (0 ns)
	'icmp' operation ('icmp_ln878_2') [87]  (2.43 ns)

 <State 7>: 6.89ns
The critical path consists of the following:
	fifo read on port 'img_gray_479' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [113]  (3.63 ns)
	'store' operation ('store_ln228', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:228) of variable 'tmp.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf.V[1]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333 [120]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buf_V_0_addr_3', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231) [135]  (0 ns)
	'load' operation ('buf_V_0_load', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231) on array 'buf.V[0]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333 [136]  (3.25 ns)

 <State 9>: 6.88ns
The critical path consists of the following:
	'load' operation ('buf_V_0_load', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231) on array 'buf.V[0]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:333 [136]  (3.25 ns)
	'mux' operation ('src_buf1.V[2]', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:231) [141]  (1.71 ns)
	'call' operation ('call_ret', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245) to 'xFSobel3x3<1, 1, 0, 0>' [144]  (1.92 ns)

 <State 10>: 6.14ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:245) to 'xFSobel3x3<1, 1, 0, 0>' [144]  (6.14 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	fifo write on port 'mat_grad_x_480' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [150]  (3.63 ns)

 <State 12>: 4.48ns
The critical path consists of the following:
	'add' operation ('row_ind.V') [161]  (1.68 ns)
	'icmp' operation ('icmp_ln870_1') [162]  (2.1 ns)
	'select' operation ('row_ind.V', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:450) [163]  (0.7 ns)

 <State 13>: 6.14ns
The critical path consists of the following:
	'call' operation ('tmp.V', /home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:425) to 'xFGradientX3x3<0, 0>' [157]  (6.14 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo write on port 'mat_grad_x_480' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [159]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
