INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Basics/Always_Block/Always_Block.srcs/sim_1/new/Using_Always_Block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Using_Always_Block
