/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  reg [6:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [41:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_3z[1] | celloutsig_0_3z[5]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[1] | celloutsig_0_9z[1]);
  assign celloutsig_1_6z = ~(in_data[108] | celloutsig_1_4z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] | in_data[183]) & in_data[184]);
  assign celloutsig_1_8z = ~((in_data[109] | celloutsig_1_3z[2]) & celloutsig_1_7z[1]);
  assign celloutsig_0_5z = { in_data[18:0], celloutsig_0_2z } === { celloutsig_0_1z[11:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_18z[6:1] === { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_23z = celloutsig_0_9z[5:1] === { celloutsig_0_18z[9:6], celloutsig_0_16z };
  assign celloutsig_1_19z = celloutsig_1_15z[6:2] >= celloutsig_1_7z[5:1];
  assign celloutsig_0_6z = { celloutsig_0_1z[11], celloutsig_0_0z } >= { celloutsig_0_2z[3:0], celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_2z[4:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z } >= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_7z[5:1], celloutsig_0_7z[3], celloutsig_0_10z } >= celloutsig_0_14z;
  assign celloutsig_1_1z = { in_data[139], celloutsig_1_0z } >= in_data[132:122];
  assign celloutsig_1_9z = { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } >= { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_7z[6:4] % { 1'h1, in_data[148:147] };
  assign celloutsig_1_15z = { celloutsig_1_2z[7:2], celloutsig_1_4z } % { 1'h1, celloutsig_1_3z[1:0], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_0z[7:4], celloutsig_1_9z } % { 1'h1, celloutsig_1_17z[15:12] };
  assign celloutsig_0_2z = { celloutsig_0_0z[1:0], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[13:9] };
  assign celloutsig_1_3z = in_data[119:117] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_10z = celloutsig_1_0z[5:3] % { 1'h1, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[21:18] * in_data[39:36];
  assign celloutsig_0_8z = celloutsig_0_3z[5:3] * { celloutsig_0_0z[2:1], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_2z[5:4], celloutsig_0_2z } * { celloutsig_0_3z[3:2], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[174:166] * in_data[187:179];
  assign celloutsig_1_7z = { in_data[185:183], celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_17z = ~ { in_data[180:153], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_14z };
  assign celloutsig_0_1z = ~ { in_data[70:59], celloutsig_0_0z };
  assign celloutsig_0_18z = ~ { celloutsig_0_9z[4:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[115:106];
  assign celloutsig_1_5z = & { celloutsig_1_1z, in_data[124:116] };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_14z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_3z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[18:13];
  assign { celloutsig_0_7z[3], celloutsig_0_7z[1], celloutsig_0_7z[2], celloutsig_0_7z[5:4] } = ~ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, in_data[11:10] };
  assign celloutsig_0_7z[0] = celloutsig_0_7z[3];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
