
*** Running vivado
    with args -log FM_ModulatorTopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FM_ModulatorTopLevel.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source FM_ModulatorTopLevel.tcl -notrace
Command: synth_design -top FM_ModulatorTopLevel -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.754 ; gain = 19.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FM_ModulatorTopLevel' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:14]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'Clk_Wizard' of component 'clk_wiz_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:83]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dds_compiler_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/dds_compiler_0_stub.vhdl:5' bound to instance 'DDS_0' of component 'dds_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:90]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/dds_compiler_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'Multiplier' of component 'mult_gen_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/mult_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/c_addsub_0_stub.vhdl:5' bound to instance 'AdderSub' of component 'c_addsub_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:106]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/c_addsub_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dds_compiler_1' declared at 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/dds_compiler_1_stub.vhdl:5' bound to instance 'DDS1' of component 'dds_compiler_1' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:117]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_1' [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/.Xil/Vivado-12572-DVANOFFICE-071/realtime/dds_compiler_1_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'FM_ModulatorTopLevel' (1#1) [C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/VHDL/FM_ModulationTopLevel.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.949 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.949 ; gain = 71.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.949 ; gain = 71.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1163.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_18/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wizard'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_18/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clk_Wizard'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/mult_gen_0_1/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'Multiplier'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/mult_gen_0_1/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'Multiplier'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_5/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'DDS_0'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_0_5/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'DDS_0'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/c_addsub_0_6/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'AdderSub'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/c_addsub_0_6/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'AdderSub'
Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'DDS1'
Finished Parsing XDC File [c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/dds_compiler_1/dds_compiler_1/dds_compiler_1_in_context.xdc] for cell 'DDS1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1185.203 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'AdderSub' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDS1' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDS_0' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Multiplier' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.180 ; gain = 103.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.180 ; gain = 103.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_18/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_18/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Clk_Wizard. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Multiplier. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for AdderSub. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDS1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.180 ; gain = 103.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.180 ; gain = 103.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1196.180 ; gain = 103.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.277 ; gain = 140.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.277 ; gain = 140.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1252.348 ; gain = 159.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dds_compiler_0 |         1|
|3     |mult_gen_0     |         1|
|4     |c_addsub_0     |         1|
|5     |dds_compiler_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |c_addsub_0_bbox     |     1|
|2     |clk_wiz_0_bbox      |     1|
|3     |dds_compiler_0_bbox |     1|
|4     |dds_compiler_1_bbox |     1|
|5     |mult_gen_0_bbox     |     1|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1258.164 ; gain = 133.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1258.164 ; gain = 165.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1258.164 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1282.645 ; gain = 189.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/fmabrouk/Documents/GitHub/DDS_FM_Transmitter_100Hz/FM_Modulation/FM_Modulation.runs/synth_1/FM_ModulatorTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FM_ModulatorTopLevel_utilization_synth.rpt -pb FM_ModulatorTopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 24 18:44:05 2025...
