// Seed: 674107638
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  assign id_3 = 1'h0;
  assign id_3 = 1'b0;
  type_7(
      id_2, 1, 1
  );
  assign id_3 = id_2;
  logic id_4 = {id_4 - id_3}, id_5, id_6;
endmodule
