<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>VHDL - Wikipedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"VHDL","wgTitle":"VHDL","wgCurRevisionId":763658223,"wgRevisionId":763658223,"wgArticleId":43410,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Articles needing additional references from January 2013","All articles needing additional references","All articles with unsourced statements","Articles with unsourced statements from November 2010","Articles needing more detailed references","Articles with unsourced statements from August 2011","Wikipedia articles needing style editing from January 2013","All articles needing style editing","Articles with unsourced statements from September 2009","Commons category with page title same as on Wikidata","Pages using ISBN magic links","IEC standards","Ada programming language family","Hardware description languages"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"VHDL","wgRelevantArticleId":43410,"wgRequestId":"WJXYdgpAIC0AAFI67BAAAAAS","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgFlaggedRevsParams":{"tags":{}},"wgStableRevisionId":null,"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgMFDisplayWikibaseDescriptions":{"search":true,"nearby":true,"watchlist":true,"tagline":true},"wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgCentralNoticeCookiesToDelete":[],"wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgWikibaseItemId":"Q209455","wgCentralAuthMobileDomain":false,"wgVisualEditorToolbarScrollOffset":0,"wgEditSubmitButtonLabelPublish":false});mw.loader.state({"ext.globalCssJs.user.styles":"ready","ext.globalCssJs.site.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","ext.pygments":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready","ext.globalCssJs.user":"ready","ext.globalCssJs.site":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1dqfd7l",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.legacy.wikibits","mediawiki.searchSuggest","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.watchlist-notice","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.gadget.featured-articles-links","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging.subscriber","ext.wikimediaEvents","ext.navigationTiming","ext.uls.eventlogger","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp","skins.vector.js"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.29.0-wmf.10"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/8/83/Vhdl_signed_adder_source.svg/1920px-Vhdl_signed_adder_source.svg.png"/>
<link rel="alternate" href="android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/VHDL"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=VHDL&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=VHDL&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="copyright" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/VHDL"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-VHDL rootpage-VHDL skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en">VHDL</h1>
									<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div role="note" class="hatnote">For Verilog HDL, see <a href="/wiki/Verilog" title="Verilog">Verilog</a>.</div>
<table class="plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This article <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>. <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=VHDL&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.</span> <small><i>(January 2013)</i></small> <small class="hide-when-compact"><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></span></td>
</tr>
</table>
<table class="infobox vevent" style="width:22em">
<caption class="summary">VHDL</caption>
<tr>
<th scope="row"><a href="/wiki/Programming_paradigm" title="Programming paradigm">Paradigm</a></th>
<td>concurrent, reactive</td>
</tr>
<tr>
<th scope="row">First&#160;appeared</th>
<td>1980s</td>
</tr>
<tr>
<th scope="row"><a href="/wiki/Type_system" title="Type system">Typing discipline</a></th>
<td><a href="/wiki/Strongly-typed_programming_language" class="mw-redirect" title="Strongly-typed programming language">strong</a></td>
</tr>
<tr>
<th scope="row">Website</th>
<td><a rel="nofollow" class="external text" href="http://www.eda.org/twiki/bin/view.cgi/P1076/WebHome">IEEE VASG</a></td>
</tr>
<tr>
<th colspan="2" style="text-align:center;background-color: #eee;">Influenced by</th>
</tr>
<tr>
<td colspan="2" style="text-align:center"><a href="/wiki/Ada_(programming_language)" title="Ada (programming language)">Ada</a>, <a href="/wiki/Pascal_(programming_language)" title="Pascal (programming language)">Pascal</a></td>
</tr>
</table>
<div class="thumb tright">
<div class="thumbinner" style="width:222px;"><a href="/wiki/File:Vhdl_signed_adder_source.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/8/83/Vhdl_signed_adder_source.svg/220px-Vhdl_signed_adder_source.svg.png" width="220" height="236" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/83/Vhdl_signed_adder_source.svg/330px-Vhdl_signed_adder_source.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/83/Vhdl_signed_adder_source.svg/440px-Vhdl_signed_adder_source.svg.png 2x" data-file-width="486" data-file-height="521" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Vhdl_signed_adder_source.svg" class="internal" title="Enlarge"></a></div>
VHDL source for a signed <a href="/wiki/Adder_(electronics)" title="Adder (electronics)">adder</a>.</div>
</div>
</div>
<p><b>VHDL</b> (<b><a href="/wiki/VHSIC" title="VHSIC">VHSIC</a> Hardware Description Language</b>) is a <a href="/wiki/Hardware_description_language" title="Hardware description language">hardware description language</a> used in <a href="/wiki/Electronic_design_automation" title="Electronic design automation">electronic design automation</a> to describe <a href="/wiki/Digital_electronics" title="Digital electronics">digital</a> and <a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">mixed-signal</a> systems such as <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate arrays</a> and <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a>. VHDL can also be used as a general purpose <a href="/wiki/Parallel_programming_language" class="mw-redirect" title="Parallel programming language">parallel programming language</a>.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#History"><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Standardization"><span class="tocnumber">1.1</span> <span class="toctext">Standardization</span></a>
<ul>
<li class="toclevel-3 tocsection-3"><a href="#Revisions"><span class="tocnumber">1.1.1</span> <span class="toctext">Revisions</span></a></li>
<li class="toclevel-3 tocsection-4"><a href="#Related_standards"><span class="tocnumber">1.1.2</span> <span class="toctext">Related standards</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Design"><span class="tocnumber">2</span> <span class="toctext">Design</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Advantages"><span class="tocnumber">3</span> <span class="toctext">Advantages</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Design_examples"><span class="tocnumber">4</span> <span class="toctext">Design examples</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Synthesizable_constructs_and_VHDL_templates"><span class="tocnumber">4.1</span> <span class="toctext">Synthesizable constructs and VHDL templates</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#MUX_template"><span class="tocnumber">4.2</span> <span class="toctext">MUX template</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Latch_template"><span class="tocnumber">4.3</span> <span class="toctext">Latch template</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#D-type_flip-flops"><span class="tocnumber">4.4</span> <span class="toctext">D-type flip-flops</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Example:_a_counter"><span class="tocnumber">4.5</span> <span class="toctext">Example: a counter</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Simulation-only_constructs"><span class="tocnumber">4.6</span> <span class="toctext">Simulation-only constructs</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#VHDL_simulators"><span class="tocnumber">5</span> <span class="toctext">VHDL simulators</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#References"><span class="tocnumber">7</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-17"><a href="#Further_reading"><span class="tocnumber">8</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#External_links"><span class="tocnumber">9</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>VHDL was originally developed at the behest of the <a href="/wiki/United_States_Department_of_Defense" title="United States Department of Defense">U.S Department of Defense</a> in order to document the behavior of the <a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASICs</a> that supplier companies were including in equipment.</p>
<p>The idea of being able to simulate the ASICs from the information in this documentation was so obviously attractive that <a href="/wiki/Logic_simulation" title="Logic simulation">logic simulators</a> were developed that could read the VHDL files. The next step was the development of <a href="/wiki/Logic_synthesis" title="Logic synthesis">logic synthesis</a> tools that read the VHDL, and output a definition of the physical implementation of the circuit.</p>
<p>Due to the Department of Defense requiring as much of the syntax as possible to be based on Ada, in order to avoid re-inventing concepts that had already been thoroughly tested in the development of Ada,<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (November 2010)">citation needed</span></a></i>]</sup> VHDL borrows heavily from the <a href="/wiki/Ada_(programming_language)" title="Ada (programming language)">Ada programming language</a> in both concepts and <a href="/wiki/Syntax" title="Syntax">syntax</a>.</p>
<p>The initial version of VHDL, designed to <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> standard IEEE 1076-1987,<sup id="cite_ref-originalversion_1-0" class="reference"><a href="#cite_note-originalversion-1">[1]</a></sup> included a wide range of data types, including numerical (<a href="/wiki/Integer" title="Integer">integer</a> and <a href="/wiki/Real_data_type" title="Real data type">real</a>), logical (<a href="/wiki/Bit" title="Bit">bit</a> and <a href="/wiki/Boolean_datatype" class="mw-redirect" title="Boolean datatype">boolean</a>), <a href="/wiki/Character_(computing)" title="Character (computing)">character</a> and <a href="/wiki/Time" title="Time">time</a>, plus <a href="/wiki/Array_data_type" title="Array data type">arrays</a> of <tt>bit</tt> called <tt>bit_vector</tt> and of <tt>character</tt> called <a href="/wiki/String_(computer_science)" title="String (computer science)">string</a>.</p>
<p>A problem not solved by this edition, however, was "multi-valued logic", where a signal's <a href="/w/index.php?title=Drive_strength&amp;action=edit&amp;redlink=1" class="new" title="Drive strength (page does not exist)">drive strength</a> (none, weak or strong) and unknown values are also considered. This required <a href="/wiki/IEEE_1164" title="IEEE 1164">IEEE standard 1164</a>, which defined the 9-value logic types: scalar <tt>std_logic</tt> and its vector version <tt>std_logic_vector</tt>. Being a resolved subtype of its <tt>std_Ulogic</tt> parent type, <tt>std_logic</tt> typed signals allow multiple driving for modeling bus structures, whereby the connected resolution function handles conflicting assignments adequately.</p>
<p>The updated <a href="/wiki/IEEE_1076" class="mw-redirect" title="IEEE 1076">IEEE 1076</a>, in 1993, made the syntax more consistent, allowed more flexibility in naming, extended the <code>character</code> type to allow ISO-8859-1 printable characters, added the <code>xnor</code> operator, etc.<sup class="noprint Inline-Template" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources"><span title="Statement needs to be more specific about the content to which it refers. (November 2010)">specify</span></a></i>]</sup></p>
<p>Minor changes in the standard (2000 and 2002) added the idea of protected types (similar to the concept of class in C++) and removed some restrictions from port mapping rules.</p>
<p>In addition to IEEE standard 1164, several child standards were introduced to extend functionality of the language. IEEE standard 1076.2 added better handling of real and complex data types. IEEE standard 1076.3 introduced <a href="/wiki/Signedness" title="Signedness">signed and unsigned</a> types to facilitate arithmetical operations on vectors. IEEE standard 1076.1 (known as <a href="/wiki/VHDL-AMS" title="VHDL-AMS">VHDL-AMS</a>) provided analog and mixed-signal circuit design extensions.</p>
<p>Some other standards support wider use of VHDL, notably <a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a> (VHDL Initiative Towards ASIC Libraries) and <a href="/wiki/Microwave" title="Microwave">microwave</a> circuit design extensions.</p>
<p>In June 2006, the VHDL Technical Committee of <a href="/wiki/Accellera" title="Accellera">Accellera</a> (delegated by IEEE to work on the next update of the standard) approved so called Draft 3.0 of VHDL-2006. While maintaining full compatibility with older versions, this proposed standard provides numerous extensions that make writing and managing VHDL code easier. Key changes include incorporation of child standards (1164, 1076.2, 1076.3) into the main 1076 standard, an extended set of operators, more flexible syntax of <i>case</i> and <i>generate</i> statements, incorporation of VHPI (VHDL Procedural Interface) (interface to C/C++ languages) and a subset of PSL (<a href="/wiki/Property_Specification_Language" title="Property Specification Language">Property Specification Language</a>). These changes should improve quality of synthesizable VHDL code, make testbenches more flexible, and allow wider use of VHDL for system-level descriptions.</p>
<p>In February 2008, Accellera approved VHDL 4.0 also informally known as VHDL 2008, which addressed more than 90 issues discovered during the trial period for version 3.0 and includes enhanced generic types. In 2008, Accellera released VHDL 4.0 to the IEEE for balloting for inclusion in IEEE 1076-2008. The VHDL standard IEEE 1076-2008<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup> was published in January 2009.</p>
<h3><span class="mw-headline" id="Standardization">Standardization</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=2" title="Edit section: Standardization">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a> Standard 1076 defines the <a href="/wiki/VHSIC" title="VHSIC">VHSIC</a> <a href="/wiki/Hardware_Description_Language" class="mw-redirect" title="Hardware Description Language">Hardware Description Language</a> or VHDL. It was originally developed under contract F33615-83-C-1003 from the <a href="/wiki/United_States_Air_Force" title="United States Air Force">United States Air Force</a> awarded in 1983 to a team with Intermetrics, Inc. as language experts and prime contractor, with <a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a> as chip design experts and <a href="/wiki/IBM" title="IBM">IBM</a> as computer system design experts. The language has undergone numerous revisions and has a variety of sub-standards associated with it that augment or extend it in important ways.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (August 2011)">citation needed</span></a></i>]</sup></p>
<p>1076 was and continues to be a milestone in the design of electronic systems.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (August 2011)">citation needed</span></a></i>]</sup></p>
<h4><span class="mw-headline" id="Revisions">Revisions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=3" title="Edit section: Revisions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul>
<li>IEEE 1076-1987<sup id="cite_ref-originalversion_1-1" class="reference"><a href="#cite_note-originalversion-1">[1]</a></sup> First standardized revision of ver 7.2 of the language from the United States Air Force.</li>
<li>IEEE 1076-1993<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">[3]</a></sup>(also published with <a href="/wiki/Special:BookSources/1559373768" class="internal mw-magiclink-isbn">ISBN 1-55937-376-8</a>) Significant improvements resulting from several years of feedback. Probably the most widely used version with the greatest vendor tool support.</li>
<li>IEEE 1076-2000<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">[4]</a></sup> Minor revision. Introduces the use of <i>protected types</i>.</li>
<li>IEEE 1076-2002<sup id="cite_ref-5" class="reference"><a href="#cite_note-5">[5]</a></sup> Minor revision of 1076-2000. Rules with regard to <i>buffer ports</i> are relaxed.
<ul>
<li>IEC 61691-1-1:2004<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">[6]</a></sup> IEC adoption of IEEE 1076-2002</li>
</ul>
</li>
<li>IEEE 1076-2008<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">[7]</a></sup> (previously referred to as 1076-200x) Major revision released on 2009-01-26. Among other changes, this standard introduces the use of <i>external names</i>.
<ul>
<li>IEC 61691-1-1:2011<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">[8]</a></sup> IEC adoption of IEEE 1076-2008</li>
</ul>
</li>
</ul>
<h4><span class="mw-headline" id="Related_standards">Related standards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=4" title="Edit section: Related standards">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul>
<li>IEEE 1076.1 VHDL Analog and Mixed-Signal (<a href="/wiki/VHDL-AMS" title="VHDL-AMS">VHDL-AMS</a>)</li>
<li>IEEE 1076.1.1 VHDL-AMS Standard Packages (stdpkgs)</li>
<li>IEEE 1076.2 VHDL Math Package</li>
<li>IEEE 1076.3 VHDL Synthesis Package (vhdlsynth)</li>
<li>IEEE 1076.3 VHDL Synthesis Package - Floating Point (fphdl)</li>
<li>IEEE 1076.4 Timing (VHDL Initiative Towards ASIC Libraries: vital)</li>
<li>IEEE 1076.6 VHDL Synthesis Interoperability</li>
<li><a href="/wiki/IEEE_1164" title="IEEE 1164">IEEE 1164</a> VHDL Multivalue Logic (std_logic_1164) Packages</li>
</ul>
<h2><span class="mw-headline" id="Design">Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=5" title="Edit section: Design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>VHDL is commonly used to write text models that describe a logic circuit. Such a model is processed by a synthesis program, only if it is part of the logic design. A simulation program is used to test the logic design using simulation models to represent the logic circuits that interface to the design. This collection of simulation models is commonly called a <i>testbench</i>.</p>
<p>VHDL has constructs to handle the <a href="/wiki/Parallel_computing" title="Parallel computing">parallelism</a> inherent in hardware designs, but these constructs (<i>processes</i>) differ in syntax from the parallel constructs in Ada (<i>tasks</i>). Like Ada, VHDL is <a href="/wiki/Strongly_typed" class="mw-redirect" title="Strongly typed">strongly typed</a> and is <a href="/wiki/Case_sensitivity" title="Case sensitivity">not case sensitive</a>. In order to directly represent operations which are common in hardware, there are many features of VHDL which are not found in Ada, such as an extended set of Boolean operators including <b>nand</b> and <b>nor</b>. VHDL also allows arrays to be indexed in either ascending or descending direction; both conventions are used in hardware, whereas in Ada and most programming languages only ascending indexing is available.</p>
<p>VHDL has file input and output capabilities, and can be used as a general-purpose language for text processing, but files are more commonly used by a simulation testbench for stimulus or verification data. There are some VHDL compilers which build executable binaries. In this case, it might be possible to use VHDL to write a <i>testbench</i> to verify the functionality of the design using files on the host computer to define stimuli, to interact with the user, and to compare results with those expected. However, most designers leave this job to the simulator.</p>
<p>It is relatively easy for an inexperienced developer to produce code that simulates successfully but that cannot be synthesized into a real device, or is too large to be practical. One particular pitfall is the accidental production of <a href="/wiki/Transparent_latch" class="mw-redirect" title="Transparent latch">transparent latches</a> rather than <a href="/wiki/Flip-flop_(electronics)#D_flip-flop" title="Flip-flop (electronics)">D-type flip-flops</a> as storage elements.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[9]</a></sup></p>
<p>One can design hardware in a VHDL IDE (for FPGA implementation such as Xilinx ISE, Altera Quartus, Synopsys Synplify or Mentor Graphics HDL Designer) to produce the <a href="/wiki/Register-transfer_level" title="Register-transfer level">RTL</a> schematic of the desired circuit. After that, the generated schematic can be verified using simulation software which shows the waveforms of inputs and outputs of the circuit after generating the appropriate testbench. To generate an appropriate testbench for a particular circuit or VHDL code, the inputs have to be defined correctly. For example, for clock input, a loop process or an iterative statement is required.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">[10]</a></sup></p>
<p>A final point is that when a VHDL model is translated into the "gates and wires" that are mapped onto a programmable logic device such as a <a href="/wiki/CPLD" class="mw-redirect" title="CPLD">CPLD</a> or <a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a>, then it is the actual hardware being configured, rather than the VHDL code being "executed" as if on some form of a processor chip.</p>
<h2><span class="mw-headline" id="Advantages">Advantages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=6" title="Edit section: Advantages">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The key advantage of VHDL, when used for systems design, is that it allows the behavior of the required system to be described (modeled) and verified (simulated) before synthesis tools translate the design into real hardware (gates and wires).</p>
<p>Another benefit is that VHDL allows the description of a <a href="/wiki/Concurrent_system" class="mw-redirect" title="Concurrent system">concurrent system</a>. VHDL is a <a href="/wiki/Dataflow_programming" title="Dataflow programming">dataflow language</a>, unlike procedural computing languages such as BASIC, C, and assembly code, which all run sequentially, one instruction at a time.</p>
<p>A VHDL project is multipurpose. Being created once, a calculation block can be used in many other projects. However, many formational and functional block parameters can be tuned (capacity parameters, memory size, element base, block composition and interconnection structure).</p>
<p>A VHDL project is portable. Being created for one element base, a computing device project can be ported on another element base, for example <a href="/wiki/VLSI" class="mw-redirect" title="VLSI">VLSI</a> with various technologies.</p>
<h2><span class="mw-headline" id="Design_examples">Design examples</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=7" title="Edit section: Design examples">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="plainlinks metadata ambox ambox-style" role="presentation">
<tr>
<td class="mbox-image">
<div style="width:52px"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/40px-Edit-clear.svg.png" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/60px-Edit-clear.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/f/f2/Edit-clear.svg/80px-Edit-clear.svg.png 2x" data-file-width="48" data-file-height="48" /></div>
</td>
<td class="mbox-text"><span class="mbox-text-span">This section <b>is written like <a href="/wiki/Wikipedia:What_Wikipedia_is_not#GUIDE" title="Wikipedia:What Wikipedia is not">a manual or guidebook</a>.</b> <span class="hide-when-compact">Please help <a class="external text" href="//en.wikipedia.org/w/index.php?title=VHDL&amp;action=edit">rewrite this section</a> from a descriptive, <a href="/wiki/Wikipedia:Neutral_point_of_view" title="Wikipedia:Neutral point of view">neutral point of view</a>, and remove advice or instruction.</span> <small><i>(January 2013)</i></small> <small class="hide-when-compact"><i>(<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></span></td>
</tr>
</table>
<p>In VHDL, a design consists at a minimum of an <i>entity</i> which describes the interface and an <i>architecture</i> which contains the actual implementation. In addition, most designs import library modules. Some designs also contain multiple architectures and <i>configurations</i>.</p>
<p>A simple <a href="/wiki/Logic_gate" title="Logic gate">AND gate</a> in VHDL would look something like</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">-- (this is a VHDL comment)</span>

<span class="c1">-- import std_logic from the IEEE library</span>
<span class="k">library</span> <span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">IEEE.std_logic_1164.all</span><span class="p">;</span>

<span class="c1">-- this is the entity</span>
<span class="k">entity</span> <span class="nc">ANDGATE</span> <span class="k">is</span>
  <span class="k">port</span> <span class="p">(</span> 
    <span class="n">I1</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">I2</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">O</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">);</span>
<span class="k">end</span> <span class="k">entity</span> <span class="nc">ANDGATE</span><span class="p">;</span>

<span class="c1">-- this is the architecture</span>
<span class="k">architecture</span> <span class="nc">RTL</span> <span class="k">of</span> <span class="nc">ANDGATE</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="n">O</span> <span class="o">&lt;=</span> <span class="n">I1</span> <span class="k">and</span> <span class="n">I2</span><span class="p">;</span>
<span class="k">end</span> <span class="k">architecture</span> <span class="nc">RTL</span><span class="p">;</span>
</pre></div>
<p>(Notice that <code>RTL</code> stands for <i><a href="/wiki/Register_transfer_level" class="mw-redirect" title="Register transfer level">Register transfer level</a></i> design.) While the example above may seem verbose to HDL beginners, many parts are either optional or need to be written only once. Generally simple functions like this are part of a larger behavioral module, instead of having a separate module for something so simple. In addition, use of elements such as the <tt>std_logic</tt> type might at first seem to be an overkill. One could easily use the built-in <tt>bit</tt> type and avoid the library import in the beginning. However, using this <a href="/wiki/Multi-valued_logic" class="mw-redirect" title="Multi-valued logic">9-valued logic</a> (<a href="/wiki/IEEE_1164" title="IEEE 1164"><tt>U</tt>,<tt>X</tt>,<tt>0</tt>,<tt>1</tt>,<tt>Z</tt>,<tt>W</tt>,<tt>H</tt>,<tt>L</tt>,<tt>-</tt></a>) instead of simple bits (0,1) offers a very powerful simulation and debugging tool to the designer which currently does not exist in any other HDL.</p>
<p>In the examples that follow, you will see that VHDL code can be written in a very compact form. However, the experienced designers usually avoid these compact forms and use a more verbose coding style for the sake of readability and maintainability. Another advantage to the verbose coding style is the smaller amount of resources used when programming to a Programmable Logic Device such as a CPLD<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (September 2009)">citation needed</span></a></i>]</sup>.</p>
<h3><span class="mw-headline" id="Synthesizable_constructs_and_VHDL_templates">Synthesizable constructs and VHDL templates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=8" title="Edit section: Synthesizable constructs and VHDL templates">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>VHDL is frequently used for two different goals: simulation of electronic designs and synthesis of such designs. Synthesis is a process where a VHDL is compiled and mapped into an implementation technology such as an FPGA or an ASIC. Many FPGA vendors have free (or inexpensive) tools to synthesize VHDL for use with their chips, where ASIC tools are often very expensive.</p>
<p>Not all constructs in VHDL are suitable for synthesis. For example, most constructs that explicitly deal with timing such as <tt>wait for 10 ns;</tt> are not synthesizable despite being valid for simulation. While different synthesis tools have different capabilities, there exists a common <i>synthesizable subset</i> of VHDL that defines what language constructs and idioms map into common hardware for many synthesis tools. IEEE 1076.6 defines a subset of the language that is considered the official synthesis subset. It is generally considered a "best practice" to write very idiomatic code for synthesis as results can be incorrect or suboptimal for non-standard constructs.</p>
<h3><span class="mw-headline" id="MUX_template">MUX template</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=9" title="Edit section: MUX template">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="/wiki/Multiplexer" title="Multiplexer">multiplexer</a>, or 'MUX' as it is usually called, is a simple construct very common in hardware design. The example below demonstrates a simple two to one MUX, with inputs <tt>A</tt> and <tt>B</tt>, selector <tt>S</tt> and output <tt>X</tt>. Note that there are many other ways to express the same MUX in VHDL.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="n">X</span> <span class="o">&lt;=</span> <span class="n">A</span> <span class="k">when</span> <span class="n">S</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="n">B</span><span class="p">;</span>
</pre></div>
<h3><span class="mw-headline" id="Latch_template">Latch template</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=10" title="Edit section: Latch template">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A <a href="/wiki/Transparent_latch" class="mw-redirect" title="Transparent latch">transparent latch</a> is basically one bit of memory which is updated when an enable signal is raised. Again, there are many other ways this can be expressed in VHDL.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="c1">-- latch template 1:</span>
<span class="n">Q</span> <span class="o">&lt;=</span> <span class="n">D</span> <span class="k">when</span> <span class="n">Enable</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="n">Q</span><span class="p">;</span>

<span class="c1">-- latch template 2:</span>
<span class="k">process</span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="n">Enable</span><span class="p">)</span>
<span class="k">begin</span>
  <span class="k">if</span> <span class="n">Enable</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="n">D</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>
</pre></div>
<h3><span class="mw-headline" id="D-type_flip-flops">D-type flip-flops</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=11" title="Edit section: D-type flip-flops">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The D-type <a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">flip-flop</a> samples an incoming signal at the rising (or falling) edge of a clock. This example has an asynchronous, active-high reset, and samples at the rising clock edge.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="n">DFF</span> <span class="o">:</span> <span class="k">process</span><span class="p">(</span><span class="n">RST</span><span class="p">,</span> <span class="n">CLK</span><span class="p">)</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="k">if</span> <span class="n">RST</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="sc">'0'</span><span class="p">;</span>
  <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">)</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="n">D</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span> <span class="nc">DFF</span><span class="p">;</span>
</pre></div>
<p>Another common way to write edge-triggered behavior in VHDL is with the 'event' signal attribute. A single apostrophe has to be written between the signal name and the name of the attribute.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="n">DFF</span> <span class="o">:</span> <span class="k">process</span><span class="p">(</span><span class="n">RST</span><span class="p">,</span> <span class="n">CLK</span><span class="p">)</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="k">if</span> <span class="n">RST</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="sc">'0'</span><span class="p">;</span>
  <span class="k">elsif</span> <span class="n">CLK</span><span class="na">'event</span> <span class="k">and</span> <span class="n">CLK</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="n">D</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span> <span class="nc">DFF</span><span class="p">;</span>
</pre></div>
<p>VHDL also lends itself to "one-liners" such as</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="n">DFF</span> <span class="o">:</span> <span class="n">Q</span> <span class="o">&lt;=</span> <span class="sc">'0'</span> <span class="k">when</span> <span class="n">RST</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">else</span> <span class="n">D</span> <span class="k">when</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
</pre></div>
<p>or</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="n">DFF</span> <span class="o">:</span> <span class="k">process</span><span class="p">(</span><span class="n">RST</span><span class="p">,</span> <span class="n">CLK</span><span class="p">)</span> <span class="k">is</span> 
<span class="k">begin</span>
  <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">)</span> <span class="k">then</span>
    <span class="n">Q</span>  <span class="o">&lt;=</span> <span class="n">D</span><span class="p">;</span>
    <span class="n">Q2</span> <span class="o">&lt;=</span> <span class="n">Q1</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">if</span> <span class="n">RST</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
    <span class="n">Q</span> <span class="o">&lt;=</span> <span class="sc">'0'</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span> <span class="nc">DFF</span><span class="p">;</span>
</pre></div>
<p>Which can be useful if not all signals (registers) driven by this process should be reset.</p>
<h3><span class="mw-headline" id="Example:_a_counter">Example: a counter</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=12" title="Edit section: Example: a counter">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The following example is an up-counter with asynchronous reset, parallel load and configurable width. It demonstrates the use of the 'unsigned' type, type conversions between 'unsigned' and 'std_logic_vector' and VHDL <i>generics</i>. The generics are very close to arguments or templates in other traditional programming languages like C++.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">library</span> <span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">IEEE.std_logic_1164.all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">IEEE.numeric_std.all</span><span class="p">;</span>    <span class="c1">-- for the unsigned type</span>

<span class="k">entity</span> <span class="nc">COUNTER</span> <span class="k">is</span>
  <span class="k">generic</span> <span class="p">(</span>
    <span class="n">WIDTH</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">32</span><span class="p">);</span>
  <span class="k">port</span> <span class="p">(</span>
    <span class="n">RST</span>   <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">CLK</span>   <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">LOAD</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">DATA</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">WIDTH</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">Q</span>     <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">WIDTH</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">));</span>
<span class="k">end</span> <span class="k">entity</span> <span class="nc">COUNTER</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">RTL</span> <span class="k">of</span> <span class="nc">COUNTER</span> <span class="k">is</span>
  <span class="k">signal</span> <span class="n">CNT</span> <span class="o">:</span> <span class="n">unsigned</span><span class="p">(</span><span class="n">WIDTH</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
  <span class="k">process</span><span class="p">(</span><span class="n">RST</span><span class="p">,</span> <span class="n">CLK</span><span class="p">)</span> <span class="k">is</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">RST</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
      <span class="n">CNT</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">'0'</span><span class="p">);</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">)</span> <span class="k">then</span>
      <span class="k">if</span> <span class="n">LOAD</span> <span class="o">=</span> <span class="sc">'1'</span> <span class="k">then</span>
        <span class="n">CNT</span> <span class="o">&lt;=</span> <span class="n">unsigned</span><span class="p">(</span><span class="n">DATA</span><span class="p">);</span> <span class="c1">-- type is converted to unsigned</span>
      <span class="k">else</span>
        <span class="n">CNT</span> <span class="o">&lt;=</span> <span class="n">CNT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
      <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>

  <span class="n">Q</span> <span class="o">&lt;=</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">CNT</span><span class="p">);</span> <span class="c1">-- type is converted back to std_logic_vector</span>
<span class="k">end</span> <span class="k">architecture</span> <span class="nc">RTL</span><span class="p">;</span>
</pre></div>
<p>More complex counters may add if/then/else statements within the <tt>rising_edge(CLK) elsif</tt> to add other functions, such as count enables, stopping or rolling over at some count value, generating output signals like terminal count signals, etc. Care must be taken with the ordering and nesting of such controls if used together, in order to produce the desired priorities and minimize the number of logic levels needed.</p>
<h3><span class="mw-headline" id="Simulation-only_constructs">Simulation-only constructs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=13" title="Edit section: Simulation-only constructs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A large subset of VHDL cannot be translated into hardware. This subset is known as the non-synthesizable or the simulation-only subset of VHDL and can only be used for prototyping, simulation and debugging. For example, the following code will generate a clock with a frequency of 50&#160;MHz. It can, for example, be used to drive a clock input in a design during simulation. It is, however, a simulation-only construct and cannot be implemented in hardware. In actual hardware, the clock is generated externally; it can be scaled down internally by user logic or dedicated hardware.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">process</span>
<span class="k">begin</span>
  <span class="n">CLK</span> <span class="o">&lt;=</span> <span class="sc">'1'</span><span class="p">;</span> <span class="k">wait</span> <span class="k">for</span> <span class="mi">10</span> <span class="n">NS</span><span class="p">;</span>
  <span class="n">CLK</span> <span class="o">&lt;=</span> <span class="sc">'0'</span><span class="p">;</span> <span class="k">wait</span> <span class="k">for</span> <span class="mi">10</span> <span class="n">NS</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>
</pre></div>
<p>The simulation-only constructs can be used to build complex waveforms in very short time. Such waveform can be used, for example, as test vectors for a complex design or as a prototype of some synthesizer logic that will be implemented in the future.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="k">process</span>
<span class="k">begin</span>
  <span class="k">wait</span> <span class="k">until</span> <span class="n">START</span> <span class="o">=</span> <span class="sc">'1'</span><span class="p">;</span> <span class="c1">-- wait until START is high</span>
  
  <span class="k">for</span> <span class="n">i</span> <span class="k">in</span> <span class="mi">1</span> <span class="k">to</span> <span class="mi">10</span> <span class="k">loop</span> <span class="c1">-- then wait for a few clock periods...</span>
    <span class="k">wait</span> <span class="k">until</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">);</span>
  <span class="k">end</span> <span class="k">loop</span><span class="p">;</span>

  <span class="k">for</span> <span class="n">i</span> <span class="k">in</span> <span class="mi">1</span> <span class="k">to</span> <span class="mi">10</span> <span class="k">loop</span> 	<span class="c1">-- write numbers 1 to 10 to DATA, 1 every cycle</span>
    <span class="n">DATA</span> <span class="o">&lt;=</span> <span class="n">to_unsigned</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
    <span class="k">wait</span> <span class="k">until</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">);</span>
  <span class="k">end</span> <span class="k">loop</span><span class="p">;</span>

  <span class="c1">-- wait until the output changes</span>
  <span class="k">wait</span> <span class="k">on</span> <span class="n">RESULT</span><span class="p">;</span>
  
  <span class="c1">-- now raise ACK for clock period</span>
  <span class="n">ACK</span> <span class="o">&lt;=</span> <span class="sc">'1'</span><span class="p">;</span>
  <span class="k">wait</span> <span class="k">until</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">CLK</span><span class="p">);</span>
  <span class="n">ACK</span> <span class="o">&lt;=</span> <span class="sc">'0'</span><span class="p">;</span>

  <span class="c1">-- and so on...</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>
</pre></div>
<h2><span class="mw-headline" id="VHDL_simulators">VHDL simulators</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=14" title="Edit section: VHDL simulators">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Commercial:</p>
<ul>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a> Active-HDL</li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a> Incisive (Past products: NC-VHDL)</li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a> ModelSim. Special versions of this product used by various FPGA vendors e.g. Altera, Lattice</li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a> VCS-MX</li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a> Vivado (a.k.a. xsim). Based on iSim from the previous ISE tool-chain. <a rel="nofollow" class="external text" href="http://www.xilinx.com">Xilinx Inc.</a></li>
</ul>
<p>Other:</p>
<ul>
<li>boot. from <a rel="nofollow" class="external text" href="http://www.freerangefactory.org/boot.html">Free Range VHDL</a> based on GHDL and <a href="/wiki/GTKWave" title="GTKWave">GTKWave</a></li>
<li><a href="/w/index.php?title=GHDL&amp;action=edit&amp;redlink=1" class="new" title="GHDL (page does not exist)">GHDL</a> from <a rel="nofollow" class="external text" href="http://ghdl.free.fr">ghdl.free.fr</a>, newer versions available on <a rel="nofollow" class="external text" href="https://github.com/tgingold/ghdl">GitHub</a></li>
<li><a rel="nofollow" class="external text" href="http://www.symphonyeda.com/products.htm">VHDL Simili</a></li>
<li><a rel="nofollow" class="external text" href="http://www.edautils.com">Misc EDA Utilities</a> Free VHDL Parser, vhdl2verilog, vhdl2ipxact and many other utilities</li>
<li><a rel="nofollow" class="external text" href="http://www.edaplayground.com">EDA Playground</a> - Free web browser-based VHDL IDE (uses Riviera-PRO and ModelSim for VHDL simulation)</li>
<li><a rel="nofollow" class="external text" href="https://github.com/nickg/nvc">Nick Gasson's VHDL compiler</a></li>
<li><a rel="nofollow" class="external text" href="http://freehdl.seul.org/">freehdl</a> by Edwin Naroska</li>
</ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">Altera Hardware Description Language</a> (AHDL)</li>
<li><a href="/wiki/Electronic_design_automation" title="Electronic design automation">Electronic design automation</a> (EDA)</li>
<li><a href="/wiki/Numeric_std" title="Numeric std">Numeric std</a> (Numeric_std)</li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Verilog" title="Verilog">Verilog</a></li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=16" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<ol class="references">
<li id="cite_note-originalversion-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-originalversion_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-originalversion_1-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book"><i>1076-1987  IEEE Standard VHDL Language Reference Manual</i>. 1988. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.1988.122645">10.1109/IEEESTD.1988.122645</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-4324-3" title="Special:BookSources/0-7381-4324-3">0-7381-4324-3</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076-1987+%93+IEEE+Standard+VHDL+Language+Reference+Manual&amp;rft.date=1988&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.1988.122645&amp;rft.isbn=0-7381-4324-3&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>1076-2008  IEEE Standard VHDL Language Reference Manual</i>. 2009. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2009.4772740">10.1109/IEEESTD.2009.4772740</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-6854-8" title="Special:BookSources/978-0-7381-6854-8">978-0-7381-6854-8</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076-2008+%93+IEEE+Standard+VHDL+Language+Reference+Manual&amp;rft.date=2009&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2009.4772740&amp;rft.isbn=978-0-7381-6854-8&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>1076-1993  IEEE Standard VHDL Language Reference Manual</i>. 1994. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.1994.121433">10.1109/IEEESTD.1994.121433</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-0986-X" title="Special:BookSources/0-7381-0986-X">0-7381-0986-X</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076-1993+%93+IEEE+Standard+VHDL+Language+Reference+Manual.&amp;rft.date=1994&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.1994.121433&amp;rft.isbn=0-7381-0986-X&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>1076-2000  IEEE Standard VHDL Language Reference Manual</i>. 2000. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2000.92297">10.1109/IEEESTD.2000.92297</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-1948-2" title="Special:BookSources/0-7381-1948-2">0-7381-1948-2</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076-2000+%93+IEEE+Standard+VHDL+Language+Reference+Manual&amp;rft.date=2000&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2000.92297&amp;rft.isbn=0-7381-1948-2&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>1076-2002  IEEE Standard VHDL Language Reference Manual</i>. 2002. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2002.93614">10.1109/IEEESTD.2002.93614</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-3247-0" title="Special:BookSources/0-7381-3247-0">0-7381-3247-0</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076-2002+%93+IEEE+Standard+VHDL+Language+Reference+Manual&amp;rft.date=2002&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2002.93614&amp;rft.isbn=0-7381-3247-0&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>IEC 61691-1-1 First edition 2004-10; IEEE 1076  IEC/IEEE Behavioural Languages - Part 1-1: VHDL Language Reference Manual (Adoption of IEEE Std 1076-2002)</i>. 2004. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2004.95752">10.1109/IEEESTD.2004.95752</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/2-8318-7691-5" title="Special:BookSources/2-8318-7691-5">2-8318-7691-5</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=IEC+61691-1-1+First+edition+2004-10%3B+IEEE+1076+%94+IEC%2FIEEE+Behavioural+Languages+-+Part+1-1%3A+VHDL+Language+Reference+Manual+%28Adoption+of+IEEE+Std+1076-2002%29&amp;rft.date=2004&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2004.95752&amp;rft.isbn=2-8318-7691-5&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>1076c-2007  IEEE Standard VHDL Language Reference Manual Amendment 1: Procedural Language Application Interface</i>. 2007. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2007.4299594">10.1109/IEEESTD.2007.4299594</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-5523-3" title="Special:BookSources/0-7381-5523-3">0-7381-5523-3</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076c-2007+%93+IEEE+Standard+VHDL+Language+Reference+Manual+Amendment+1%3A+Procedural+Language+Application+Interface&amp;rft.date=2007&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2007.4299594&amp;rft.isbn=0-7381-5523-3&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation book"><i>61691-1-1-2011  Behavioural languages - Part 1-1: VHDL Language Reference Manual</i>. 2011. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.2011.5967868">10.1109/IEEESTD.2011.5967868</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-6605-6" title="Special:BookSources/978-0-7381-6605-6">978-0-7381-6605-6</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=61691-1-1-2011+%94+Behavioural+languages+-+Part+1-1%3A+VHDL+Language+Reference+Manual&amp;rft.date=2011&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2011.5967868&amp;rft.isbn=978-0-7381-6605-6&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.doulos.com/knowhow/fpga/latches/">"Why should I care about Transparent Latches?"</a>. Doulos<span class="reference-accessdate">. Retrieved <span class="nowrap">22 December</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=Why+should+I+care+about+Transparent+Latches%3F&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.doulos.com%2Fknowhow%2Ffpga%2Flatches%2F&amp;rft.pub=Doulos&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.doulos.com/knowhow/vhdl_designers_guide/tips/clock_generation/">"Clock Generation"</a>. Doulos<span class="reference-accessdate">. Retrieved <span class="nowrap">22 December</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=Clock+Generation&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.doulos.com%2Fknowhow%2Fvhdl_designers_guide%2Ftips%2Fclock_generation%2F&amp;rft.pub=Doulos&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<dl>
<dt>Notes</dt>
</dl>
<div class="refbegin" style="">
<ul>
<li><cite class="citation book"><i>1076/INT-1991  IEEE Standards Interpretations: IEEE Std 1076-1987, IEEE Standard VHDL Language Reference Manual</i>. 1992. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="//dx.doi.org/10.1109%2FIEEESTD.1992.101084">10.1109/IEEESTD.1992.101084</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7381-0987-8" title="Special:BookSources/0-7381-0987-8">0-7381-0987-8</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.btitle=1076%2FINT-1991+%93+IEEE+Standards+Interpretations%3A+IEEE+Std+1076-1987%2C+IEEE+Standard+VHDL+Language+Reference+Manual&amp;rft.date=1992&amp;rft.genre=book&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.1992.101084&amp;rft.isbn=0-7381-0987-8&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></li>
</ul>
</div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=17" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul>
<li>Peter J. Ashenden, "The Designer's Guide to VHDL, Third Edition (Systems on Silicon)", 2008, <a href="/wiki/Special:BookSources/0120887851" class="internal mw-magiclink-isbn">ISBN 0-1208-8785-1</a>. (The VHDL reference book written by one of the lead developers of the language)</li>
<li>Bryan Mealy, Fabrizio Tappero (February 2012). <a rel="nofollow" class="external text" href="http://www.freerangefactory.org/dl/free_range_vhdl.pdf">Free Range VHDL</a>. The no-frills guide to writing powerful VHDL code for your digital implementations. <a rel="nofollow" class="external text" href="http://www.freerangefactory.org">freerangefactory.org</a>.</li>
<li><cite class="citation news">Johan Sandstrom (October 1995). <a rel="nofollow" class="external text" href="http://www.sandstrom.org/systemde.htm">"Comparing Verilog to VHDL Syntactically and Semantically"</a>. <i>Integrated System Design</i>. EE Times.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.atitle=Comparing+Verilog+to+VHDL+Syntactically+and+Semantically&amp;rft.au=Johan+Sandstrom&amp;rft.date=1995-10&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.sandstrom.org%2Fsystemde.htm&amp;rft.jtitle=Integrated+System+Design&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span>  Sandstrom presents a table relating VHDL constructs to <a href="/wiki/Verilog" title="Verilog">Verilog</a> constructs.</li>
<li><cite class="citation journal">Qualis Design Corporation (2000-07-20). <a rel="nofollow" class="external text" href="http://www.eda.org/rassp/vhdl/guidelines/vhdlqrc.pdf">"VHDL quick reference card"</a> <span style="font-size:85%;">(PDF)</span>. 1.1. Qualis Design Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.atitle=VHDL+quick+reference+card&amp;rft.au=Qualis+Design+Corporation&amp;rft.date=2000-07-20&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.eda.org%2Frassp%2Fvhdl%2Fguidelines%2Fvhdlqrc.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li><cite class="citation journal">Qualis Design Corporation (2000-07-20). <a rel="nofollow" class="external text" href="http://www.eda.org/rassp/vhdl/guidelines/1164qrc.pdf">"1164 packages quick reference card"</a> <span style="font-size:85%;">(PDF)</span>. 1.0. Qualis Design Corporation.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AVHDL&amp;rft.atitle=1164+packages+quick+reference+card&amp;rft.au=Qualis+Design+Corporation&amp;rft.date=2000-07-20&amp;rft.genre=article&amp;rft_id=http%3A%2F%2Fwww.eda.org%2Frassp%2Fvhdl%2Fguidelines%2F1164qrc.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></li>
<li>Janick Bergeron, "Writing Testbenches: Functional Verification of HDL Models", 2000, <a href="/wiki/Special:BookSources/0792377664" class="internal mw-magiclink-isbn">ISBN 0-7923-7766-4</a>. (The HDL Testbench Bible)</li>
</ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=VHDL&amp;action=edit&amp;section=18" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="border:1px solid #aaa;background-color:#f9f9f9">
<tr>
<td class="mbox-image"><a href="/wiki/File:Commons-logo.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" width="30" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></a></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:VHDL" class="extiw" title="commons:Category:VHDL">VHDL</a></b></i>.</td>
</tr>
</table>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="border:1px solid #aaa;background-color:#f9f9f9">
<tr>
<td class="mbox-image"><a href="/wiki/File:Wikibooks-logo-en-noslogan.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/40px-Wikibooks-logo-en-noslogan.svg.png" width="40" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/60px-Wikibooks-logo-en-noslogan.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/d/df/Wikibooks-logo-en-noslogan.svg/80px-Wikibooks-logo-en-noslogan.svg.png 2x" data-file-width="400" data-file-height="400" /></a></td>
<td class="mbox-text plainlist">The Wikibook <i><a href="https://en.wikibooks.org/wiki/Programmable_Logic" class="extiw" title="wikibooks:Programmable Logic">Programmable Logic</a></i> has a page on the topic of: <i><b><a href="https://en.wikibooks.org/wiki/Programmable_Logic/VHDL" class="extiw" title="wikibooks:Programmable Logic/VHDL">VHDL</a></b></i></td>
</tr>
</table>
<ul>
<li><span class="official-website"><span class="url"><a rel="nofollow" class="external text" href="http://www.vhdl.org/">Official website</a></span></span></li>
<li><a rel="nofollow" class="external text" href="http://www.eda-twiki.org/cgi-bin/view.cgi/P1076/WebHome">VHDL Analysis and Standardization Group (VASG)</a></li>
</ul>
<div role="navigation" class="navbox" aria-labelledby="IEEE_standards" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:IEEE_standards" title="Template:IEEE standards"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:IEEE_standards" title="Template talk:IEEE standards"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:IEEE_standards&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div id="IEEE_standards" style="font-size:114%"><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE standards</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Current</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE-488" title="IEEE-488">488</a></li>
<li><a href="/wiki/Software_quality_assurance" title="Software quality assurance">730</a></li>
<li><a href="/wiki/IEEE_floating_point" title="IEEE floating point">754</a>
<ul>
<li><a href="/wiki/IEEE_754_revision" title="IEEE 754 revision">Revision</a></li>
</ul>
</li>
<li><a href="/wiki/IEEE_854-1987" title="IEEE 854-1987">854</a></li>
<li><a href="/wiki/Software_configuration_management" title="Software configuration management">828</a></li>
<li><a href="/wiki/Software_test_documentation" title="Software test documentation">829</a></li>
<li><a href="/wiki/Futurebus" title="Futurebus">896</a></li>
<li><a href="/wiki/Single_UNIX_Specification" title="Single UNIX Specification">1003</a></li>
<li><a href="/wiki/VMEbus" title="VMEbus">1014</a></li>
<li><a href="/wiki/Software_design_description" title="Software design description">1016</a></li>
<li><strong class="selflink">1076</strong></li>
<li><a href="/wiki/Joint_Test_Action_Group" class="mw-redirect" title="Joint Test Action Group">1149.1</a></li>
<li><a href="/wiki/PILOT" title="PILOT">1154</a></li>
<li><a href="/wiki/IEEE_1164" title="IEEE 1164">1164</a></li>
<li><a href="/wiki/Open_Firmware" title="Open Firmware">1275</a></li>
<li><a href="/wiki/Distributed_Interactive_Simulation" title="Distributed Interactive Simulation">1278</a></li>
<li><a href="/wiki/IEEE_1284" title="IEEE 1284">1284</a></li>
<li><a href="/wiki/IEEE_1355" title="IEEE 1355">1355</a></li>
<li><a href="/wiki/IEEE_1394" title="IEEE 1394">1394</a></li>
<li><a href="/wiki/IEEE_1451" title="IEEE 1451">1451</a></li>
<li><a href="/wiki/Standard_Delay_Format" title="Standard Delay Format">1497</a></li>
<li><a href="/wiki/High-level_architecture_(simulation)" class="mw-redirect" title="High-level architecture (simulation)">1516</a></li>
<li><a href="/wiki/IEEE_1541-2002" title="IEEE 1541-2002">1541</a></li>
<li><a href="/wiki/IEEE_1547" title="IEEE 1547">1547</a></li>
<li><a href="/wiki/IEEE_1584" title="IEEE 1584">1584</a></li>
<li><a href="/wiki/Precision_Time_Protocol" title="Precision Time Protocol">1588</a></li>
<li><a href="/wiki/Scalable_Coherent_Interface" title="Scalable Coherent Interface">1596</a></li>
<li><a href="/wiki/Advanced_Library_Format" title="Advanced Library Format">1603</a></li>
<li><a href="/wiki/IEEE_1613" title="IEEE 1613">1613</a></li>
<li><a href="/wiki/SystemC" title="SystemC">1666</a></li>
<li><a href="/wiki/IEEE_1667" title="IEEE 1667">1667</a></li>
<li><a href="/wiki/IEEE_1675-2008" title="IEEE 1675-2008">1675</a></li>
<li><a href="/wiki/IP-XACT" title="IP-XACT">1685</a></li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">1800</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">1801</a></li>
<li><a href="/wiki/DNP3" title="DNP3">1815</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">1850</a></li>
<li><a href="/wiki/DySPAN" title="DySPAN">1900</a></li>
<li><a href="/wiki/IEEE_1901" title="IEEE 1901">1901</a></li>
<li><a href="/wiki/RuBee" title="RuBee">1902</a></li>
<li><a href="/wiki/Service_Interoperability_in_Ethernet_Passive_Optical_Networks" title="Service Interoperability in Ethernet Passive Optical Networks">1904</a></li>
<li><a href="/wiki/IEEE_1905" title="IEEE 1905">1905</a></li>
<li><a href="/wiki/IEEE_2030" title="IEEE 2030">2030</a></li>
<li><a href="/wiki/ISO/IEEE_11073" title="ISO/IEEE 11073">11073</a></li>
<li><a href="/wiki/IEEE_12207" title="IEEE 12207">12207</a></li>
<li><a href="/wiki/Software_maintenance" title="Software maintenance">14764</a></li>
<li><a href="/wiki/Risk_management" title="Risk management">16085</a></li>
<li><a href="/wiki/Project_management" title="Project management">16326</a></li>
<li><a href="/wiki/Requirements_engineering" title="Requirements engineering">29148</a></li>
<li><a href="/wiki/ISO/IEC_42010" title="ISO/IEC 42010">42010</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/IEEE_802" title="IEEE 802">802 series</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;"><a href="/wiki/IEEE_802.1" title="IEEE 802.1">802.1</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_802.1D" title="IEEE 802.1D">D</a></li>
<li><a href="/wiki/IEEE_P802.1p" title="IEEE P802.1p">p</a></li>
<li><a href="/wiki/IEEE_802.1Q" title="IEEE 802.1Q">Q</a></li>
<li><a href="/wiki/Stream_Reservation_Protocol" title="Stream Reservation Protocol">Qat</a></li>
<li><a href="/wiki/Provider_Backbone_Bridge_Traffic_Engineering" title="Provider Backbone Bridge Traffic Engineering">Qay</a></li>
<li><a href="/wiki/Spanning_Tree_Protocol" title="Spanning Tree Protocol">w</a></li>
<li><a href="/wiki/IEEE_802.1X" title="IEEE 802.1X">X</a></li>
<li><a href="/wiki/Link_Layer_Discovery_Protocol" title="Link Layer Discovery Protocol">ab</a></li>
<li><a href="/wiki/IEEE_802.1ad" title="IEEE 802.1ad">ad</a></li>
<li><a href="/wiki/IEEE_802.1AE" title="IEEE 802.1AE">AE</a></li>
<li><a href="/wiki/IEEE_802.1ag" title="IEEE 802.1ag">ag</a></li>
<li><a href="/wiki/IEEE_802.1ah-2008" title="IEEE 802.1ah-2008">ah</a></li>
<li><a href="/wiki/Multiple_Registration_Protocol" title="Multiple Registration Protocol">ak</a></li>
<li><a href="/wiki/IEEE_802.1aq" title="IEEE 802.1aq">aq</a></li>
<li><a href="/wiki/Link_aggregation" title="Link aggregation">ax</a></li>
<li><a href="/wiki/Data_center_bridging#IEEE_Task_Group" title="Data center bridging">az</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;"><a href="/wiki/IEEE_802.11" title="IEEE 802.11">802.11</a></div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_802.11a-1999" title="IEEE 802.11a-1999">a</a></li>
<li><a href="/wiki/IEEE_802.11b-1999" title="IEEE 802.11b-1999">b</a></li>
<li><a href="/wiki/IEEE_802.11c" title="IEEE 802.11c">c</a></li>
<li><a href="/wiki/IEEE_802.11d-2001" title="IEEE 802.11d-2001">d</a></li>
<li><a href="/wiki/IEEE_802.11e-2005" title="IEEE 802.11e-2005">e</a></li>
<li><a href="/wiki/Inter-Access_Point_Protocol" title="Inter-Access Point Protocol">f</a></li>
<li><a href="/wiki/IEEE_802.11g-2003" title="IEEE 802.11g-2003">g</a></li>
<li><a href="/wiki/IEEE_802.11h-2003" title="IEEE 802.11h-2003">h</a></li>
<li><a href="/wiki/IEEE_802.11i-2004" title="IEEE 802.11i-2004">i</a></li>
<li><a href="/wiki/IEEE_802.11j-2004" title="IEEE 802.11j-2004">j</a></li>
<li><a href="/wiki/IEEE_802.11k-2008" title="IEEE 802.11k-2008">k</a></li>
<li><a href="/wiki/IEEE_802.11n-2009" title="IEEE 802.11n-2009">n</a></li>
<li><a href="/wiki/IEEE_802.11p" title="IEEE 802.11p">p</a></li>
<li><a href="/wiki/IEEE_802.11r-2008" title="IEEE 802.11r-2008">r</a></li>
<li><a href="/wiki/IEEE_802.11s" title="IEEE 802.11s">s</a></li>
<li><a href="/wiki/IEEE_802.11u" title="IEEE 802.11u">u</a></li>
<li><a href="/wiki/IEEE_802.11v" title="IEEE 802.11v">v</a></li>
<li><a href="/wiki/IEEE_802.11w-2009" title="IEEE 802.11w-2009">w</a></li>
<li><a href="/wiki/IEEE_802.11y-2008" title="IEEE 802.11y-2008">y</a></li>
<li><a href="/wiki/IEEE_802.11ac" title="IEEE 802.11ac">ac</a></li>
<li><a href="/wiki/Wireless_Gigabit_Alliance" title="Wireless Gigabit Alliance">ad</a></li>
<li><a href="/wiki/IEEE_802.11af" title="IEEE 802.11af">af</a></li>
<li><a href="/wiki/IEEE_802.11ah" title="IEEE 802.11ah">ah</a></li>
<li><a href="/wiki/IEEE_802.11ai" title="IEEE 802.11ai">ai</a></li>
<li><a href="/wiki/IEEE_802.11ax" title="IEEE 802.11ax">ax</a></li>
<li><a href="/wiki/IEEE_802.11ay" title="IEEE 802.11ay">ay</a></li>
</ul>
</div>
</td>
</tr>
</table>
<div>
<ul>
<li><a href="/wiki/IEEE_802.2" title="IEEE 802.2">.2</a></li>
<li><a href="/wiki/IEEE_802.3" title="IEEE 802.3">.3</a></li>
<li><a href="/wiki/Token_bus_network" title="Token bus network">.4</a></li>
<li><a href="/wiki/Token_ring" title="Token ring">.5</a></li>
<li><a href="/wiki/IEEE_802.6" title="IEEE 802.6">.6</a></li>
<li><a href="/wiki/IEEE_802.7" title="IEEE 802.7">.7</a></li>
<li><a href="/wiki/IEEE_802.8" title="IEEE 802.8">.8</a></li>
<li><a href="/wiki/IEEE_802.9" title="IEEE 802.9">.9</a></li>
<li><a href="/wiki/IEEE_802.10" title="IEEE 802.10">.10</a></li>
<li><a href="/wiki/100BaseVG" title="100BaseVG">.12</a></li>
<li><a href="/wiki/Cable_modem#IEEE_802.14" title="Cable modem">.14</a></li>
<li><a href="/wiki/IEEE_802.15" title="IEEE 802.15">.15</a>
<ul>
<li><a href="/wiki/Bluetooth" title="Bluetooth">.1</a></li>
<li><a href="/wiki/IEEE_802.15.4" title="IEEE 802.15.4">.4</a></li>
<li><a href="/wiki/IEEE_802.15.4a" title="IEEE 802.15.4a">.4a</a></li>
</ul>
</li>
<li><a href="/wiki/IEEE_802.16" title="IEEE 802.16">.16</a>
<ul>
<li><a href="/wiki/WiMAX" title="WiMAX">d  e</a></li>
</ul>
</li>
<li><a href="/wiki/Resilient_Packet_Ring" title="Resilient Packet Ring">.17</a></li>
<li><a href="/wiki/IEEE_802.18" title="IEEE 802.18">.18</a></li>
<li><a href="/wiki/IEEE_802.20" title="IEEE 802.20">.20</a></li>
<li><a href="/wiki/IEEE_802.21" title="IEEE 802.21">.21</a></li>
<li><a href="/wiki/IEEE_802.22" title="IEEE 802.22">.22</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Proposed</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_P1363" title="IEEE P1363">P1363</a></li>
<li><a href="/wiki/IEEE_P1619" title="IEEE P1619">P1619</a></li>
<li><a href="/wiki/Rosetta-lang" title="Rosetta-lang">P1699</a></li>
<li><a href="/wiki/Universal_Power_Adapter_for_Mobile_Devices" title="Universal Power Adapter for Mobile Devices">P1823</a></li>
<li><a href="/wiki/IEEE_P1906.1" title="IEEE P1906.1">P1906.1</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Superseded</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/IEEE_754-1985" title="IEEE 754-1985">754-1985</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">830</a></li>
<li><a href="/wiki/IEEE_1219" title="IEEE 1219">1219</a></li>
<li><a href="/wiki/Software_requirements_specification" title="Software requirements specification">1233</a></li>
<li><a href="/wiki/Concept_of_operations" title="Concept of operations">1362</a></li>
<li><a href="/wiki/Verilog" title="Verilog">1364</a></li>
<li><a href="/wiki/IEEE_1471" title="IEEE 1471">1471</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow hlist" colspan="2">
<div>
<dl>
<dt><i>See also</i></dt>
<dd><a href="/wiki/IEEE_Standards_Association" title="IEEE Standards Association">IEEE Standards Association</a></dd>
<dd><a href="/wiki/Category:IEEE_standards" title="Category:IEEE standards">Category:IEEE standards</a></dd>
</dl>
</div>
</td>
</tr>
</table>
</div>
<div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="//en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div id="Programmable_logic" style="font-size:114%"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Concepts</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">SOC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>
<ul>
<li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li>
</ul>
</li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="/wiki/PSoC" title="PSoC">PSoC</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul>
<li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li>
</ul>
</li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Verilog" title="Verilog">Verilog</a>
<ul>
<li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li>
</ul>
</li>
<li><strong class="selflink">VHDL</strong>
<ul>
<li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li>
</ul>
</li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>
<ul>
<li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li>
</ul>
</li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Companies</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="/wiki/Altera" title="Altera">Altera</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="/wiki/Intel" title="Intel">Intel</a></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul>
<li><a href="/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li>
</ul>
</li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Products</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Hardware</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Software</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/Altera_Quartus" title="Altera Quartus">Altera Quartus</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">IP</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em"></div>
<table class="nowraplinks navbox-subgroup" style="border-spacing:0">
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Proprietary</div>
</th>
<td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group" style="padding-left:0;padding-right:0;">
<div style="padding:0em 0.75em;">Open-source</div>
</th>
<td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul>
<li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li>
</ul>
</li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
</ul>
</div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>
</div>


<!-- 
NewPP limit report
Parsed by mw1230
Cached time: 20170204133424
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.388 seconds
Real time usage: 0.470 seconds
Preprocessor visited node count: 3179/1000000
Preprocessor generated node count: 0/1500000
Postexpand include size: 97578/2097152 bytes
Template argument size: 6169/2097152 bytes
Highest expansion depth: 12/40
Expensive parser function count: 7/500
Lua time usage: 0.188/10.000 seconds
Lua memory usage: 5.26 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  380.039      1 -total
 22.17%   84.269      1 Template:Reflist
 20.67%   78.557      5 Template:Fix
 17.23%   65.475      4 Template:Citation_needed
 17.02%   64.685      9 Template:Cite_book
 15.84%   60.202      6 Template:Delink
 13.70%   52.068      5 Template:Navbox
  9.14%   34.751      1 Template:Refimprove
  8.78%   33.385      1 Template:Infobox_programming_language
  8.50%   32.308      2 Template:Ambox
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:43410-0!*!0!!en!4!* and timestamp 20170204133426 and revision id 763658223
 -->
<noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=VHDL&amp;oldid=763658223">https://en.wikipedia.org/w/index.php?title=VHDL&amp;oldid=763658223</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:IEC_standards" title="Category:IEC standards">IEC standards</a></li><li><a href="/wiki/Category:Ada_programming_language_family" title="Category:Ada programming language family">Ada programming language family</a></li><li><a href="/wiki/Category:Hardware_description_languages" title="Category:Hardware description languages">Hardware description languages</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Articles_needing_additional_references_from_January_2013" title="Category:Articles needing additional references from January 2013">Articles needing additional references from January 2013</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_November_2010" title="Category:Articles with unsourced statements from November 2010">Articles with unsourced statements from November 2010</a></li><li><a href="/wiki/Category:Articles_needing_more_detailed_references" title="Category:Articles needing more detailed references">Articles needing more detailed references</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_August_2011" title="Category:Articles with unsourced statements from August 2011">Articles with unsourced statements from August 2011</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_style_editing_from_January_2013" title="Category:Wikipedia articles needing style editing from January 2013">Wikipedia articles needing style editing from January 2013</a></li><li><a href="/wiki/Category:All_articles_needing_style_editing" title="Category:All articles needing style editing">All articles needing style editing</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_September_2009" title="Category:Articles with unsourced statements from September 2009">Articles with unsourced statements from September 2009</a></li><li><a href="/wiki/Category:Commons_category_with_page_title_same_as_on_Wikidata" title="Category:Commons category with page title same as on Wikidata">Commons category with page title same as on Wikidata</a></li><li><a href="/wiki/Category:Pages_using_ISBN_magic_links" title="Category:Pages using ISBN magic links">Pages using ISBN magic links</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=VHDL" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=VHDL" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="/wiki/VHDL"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="/wiki/Talk:VHDL"  title="Discussion about the content page [t]" accesskey="t" rel="discussion">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label">
							<span>Variants</span><a href="#"></a>
						</h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="/wiki/VHDL" >Read</a></span></li>
															<li id="ca-edit"><span><a href="/w/index.php?title=VHDL&amp;action=edit"  title="Edit this page [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="/w/index.php?title=VHDL&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="/w/index.php" id="searchform">
							<div id="simpleSearch">
							<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
						<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content  the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
						<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
						<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/VHDL" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/VHDL" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=VHDL&amp;oldid=763658223" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=VHDL&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Q209455" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=VHDL&amp;id=763658223" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
						<li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=VHDL">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=VHDL&amp;returnto=VHDL&amp;oldid=763658223&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=VHDL&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-wikibase-otherprojects' aria-labelledby='p-wikibase-otherprojects-label'>
			<h3 id='p-wikibase-otherprojects-label'>In other projects</h3>

			<div class="body">
									<ul>
						<li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:VHDL" hreflang="en">Wikimedia Commons</a></li><li class="wb-otherproject-link wb-otherproject-wikibooks"><a href="https://en.wikibooks.org/wiki/Programmable_Logic/VHDL" hreflang="en">Wikibooks</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
						<li class="interlanguage-link interwiki-am"><a href="https://am.wikipedia.org/wiki/%E1%89%AA_%E1%8A%A4%E1%89%BD_%E1%8B%B2_%E1%8A%A4%E1%88%8D" title="     Amharic" lang="am" hreflang="am" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D9%81%D9%8A_%D8%A5%D8%AA%D8%B4_%D8%AF%D9%8A_%D8%A5%D9%84" title="     Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-bn"><a href="https://bn.wikipedia.org/wiki/%E0%A6%AD%E0%A6%BF_%E0%A6%8F%E0%A6%87%E0%A6%9A_%E0%A6%A1%E0%A6%BF_%E0%A6%8F%E0%A6%B2" title="     Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/VHDL" title="VHDL  Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Catal</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/VHDL" title="VHDL  Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">etina</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/VHDL" title="VHDL  Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Very_High_Speed_Integrated_Circuit_Hardware_Description_Language" title="Very High Speed Integrated Circuit Hardware Description Language  German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/VHDL" title="VHDL  Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/VHDL" title="VHDL  Greek" lang="el" hreflang="el" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/VHDL" title="VHDL  Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Espaol</a></li><li class="interlanguage-link interwiki-eu"><a href="https://eu.wikipedia.org/wiki/VHDL" title="VHDL  Basque" lang="eu" hreflang="eu" class="interlanguage-link-target">Euskara</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D9%88%DB%8C%E2%80%8C%D8%A7%DA%86%E2%80%8C%D8%AF%DB%8C%E2%80%8C%D8%A7%D9%84" title="  Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/VHDL" title="VHDL  French" lang="fr" hreflang="fr" class="interlanguage-link-target">Franais</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/VHDL" title="VHDL  Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-id"><a href="https://id.wikipedia.org/wiki/VHDL" title="VHDL  Indonesian" lang="id" hreflang="id" class="interlanguage-link-target">Bahasa Indonesia</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/VHDL" title="VHDL  Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/VHDL" title="VHDL  Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/VHDL" title="VHDL  Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-ms"><a href="https://ms.wikipedia.org/wiki/VHDL" title="VHDL  Malay" lang="ms" hreflang="ms" class="interlanguage-link-target">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-mn"><a href="https://mn.wikipedia.org/wiki/VHDL" title="VHDL  Mongolian" lang="mn" hreflang="mn" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-my"><a href="https://my.wikipedia.org/wiki/%E1%80%97%E1%80%BD%E1%80%AE%E1%80%A1%E1%80%AD%E1%80%90%E1%80%BA%E1%80%81%E1%80%BB%E1%80%BA%E1%80%92%E1%80%AE%E1%80%A1%E1%80%9A%E1%80%BA%E1%80%9C%E1%80%BA" title="  Burmese" lang="my" hreflang="my" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/VHDL" title="VHDL  Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/VHDL" title="VHDL  Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/VHDL" title="VHDL  Norwegian" lang="no" hreflang="no" class="interlanguage-link-target">Norsk bokml</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/VHDL" title="VHDL  Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/VHDL" title="VHDL  Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Portugus</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/VHDL" title="VHDL  Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Romn</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/VHDL" title="VHDL  Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/VHDL" title="VHDL  Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"> / srpski</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/VHDL" title="VHDL  Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/VHDL" title="VHDL  Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/VHDL" title="VHDL  Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Trke</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/VHDL" title="VHDL  Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/VHDL" title="VHDL  Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Ting Vit</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/VHDL" title="VHDL  Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"></a></li>					</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Q209455#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 4 February 2017, at 13:34.</li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="https://wikimediafoundation.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-cookiestatement"><a href="https://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
											<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=VHDL&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
							<a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>
											<li id="footer-poweredbyico">
							<a href="//www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>						</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.388","walltime":"0.470","ppvisitednodes":{"value":3179,"limit":1000000},"ppgeneratednodes":{"value":0,"limit":1500000},"postexpandincludesize":{"value":97578,"limit":2097152},"templateargumentsize":{"value":6169,"limit":2097152},"expansiondepth":{"value":12,"limit":40},"expensivefunctioncount":{"value":7,"limit":500},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00%  380.039      1 -total"," 22.17%   84.269      1 Template:Reflist"," 20.67%   78.557      5 Template:Fix"," 17.23%   65.475      4 Template:Citation_needed"," 17.02%   64.685      9 Template:Cite_book"," 15.84%   60.202      6 Template:Delink"," 13.70%   52.068      5 Template:Navbox","  9.14%   34.751      1 Template:Refimprove","  8.78%   33.385      1 Template:Infobox_programming_language","  8.50%   32.308      2 Template:Ambox"]},"scribunto":{"limitreport-timeusage":{"value":"0.188","limit":"10.000"},"limitreport-memusage":{"value":5513123,"limit":52428800}},"cachereport":{"origin":"mw1230","timestamp":"20170204133424","ttl":2592000,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":64,"wgHostname":"mw1175"});});</script>
	</body>
</html>
