
---------- Begin Simulation Statistics ----------
final_tick                               2541848674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219269                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   219268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.13                       # Real time elapsed on the host
host_tick_rate                              618938159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194071                       # Number of instructions simulated
sim_ops                                       4194071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011839                       # Number of seconds simulated
sim_ticks                                 11838829500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.035499                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384015                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               852694                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2416                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77875                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805287                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52510                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226827                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978759                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64556                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26806                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194071                       # Number of instructions committed
system.cpu.committedOps                       4194071                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.642360                       # CPI: cycles per instruction
system.cpu.discardedOps                        191348                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606064                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451391                       # DTB hits
system.cpu.dtb.data_misses                       7715                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404809                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849035                       # DTB read hits
system.cpu.dtb.read_misses                       6847                       # DTB read misses
system.cpu.dtb.write_accesses                  201255                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602356                       # DTB write hits
system.cpu.dtb.write_misses                       868                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3380161                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031238                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661198                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724740                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177231                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  966039                       # ITB accesses
system.cpu.itb.fetch_acv                          580                       # ITB acv
system.cpu.itb.fetch_hits                      959237                       # ITB hits
system.cpu.itb.fetch_misses                      6802                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.38%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6085                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10929109500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9565000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17571500      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886987000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11843233000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903430                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947030                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7996218000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3847015000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23664457                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85378      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540431     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838818     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592255     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194071                       # Class of committed instruction
system.cpu.quiesceCycles                        13202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6939717                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22779458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22779458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22779458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22779458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116817.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116817.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116817.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116817.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13017491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13017491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13017491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13017491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66756.364103                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66756.364103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66756.364103                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66756.364103                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22429961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22429961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116822.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116822.713542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12817994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12817994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66760.385417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66760.385417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.265788                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539431153000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.265788                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204112                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204112                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128147                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34863                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86563                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34204                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29029                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29029                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40886                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6694336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6694769                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17819889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157484                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052784                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157044     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157484                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820991536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376104000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462030750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4474368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470808706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377940066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848748772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470808706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470808706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188467280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188467280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188467280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470808706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377940066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037216052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111762                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121209                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10340                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2192                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5736                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003590750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4753522000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13661.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32411.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103972                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80189                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.636261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.313376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.228875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34469     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24222     29.73%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10066     12.35%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4598      5.64%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2360      2.90%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1423      1.75%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.13%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.76%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2803      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.020205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.408248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.691036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1326     18.10%     18.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5514     75.28%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.97%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            96      1.31%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            7      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6538     89.26%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.32%     90.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468      6.39%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      1.97%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.97%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9386432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11838824500                       # Total gap between requests
system.mem_ctrls.avgGap                      42553.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417662911.692410111427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375188442.404715776443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643225751.329555034637                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121209                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512674250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240847750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290881590500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28851.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32052.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399834.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313852980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166797840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560411460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309055320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5151414330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        208077600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7643862330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.660310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    489485500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10954144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267964200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142403580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486762360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312046380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5118177630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236066400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497673350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.312047                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    559137000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10884492500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11831629500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646056                       # number of overall hits
system.cpu.icache.overall_hits::total         1646056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87154                       # number of overall misses
system.cpu.icache.overall_misses::total         87154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5364017000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5364017000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5364017000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5364017000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1733210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1733210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1733210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1733210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050285                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61546.423572                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61546.423572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61546.423572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61546.423572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86563                       # number of writebacks
system.cpu.icache.writebacks::total             86563                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87154                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87154                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5276864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5276864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5276864000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5276864000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050285                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050285                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60546.435046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60546.435046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60546.435046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60546.435046                       # average overall mshr miss latency
system.cpu.icache.replacements                  86563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5364017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5364017000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1733210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1733210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61546.423572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61546.423572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5276864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5276864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050285                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60546.435046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60546.435046                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812236                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1668628                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.259104                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995727                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3553573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3553573                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312143                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105707                       # number of overall misses
system.cpu.dcache.overall_misses::total        105707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768820500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768820500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64033.796248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64033.796248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64033.796248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64033.796248                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34687                       # number of writebacks
system.cpu.dcache.writebacks::total             34687                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36686                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388845500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388845500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048680                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048680                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63587.103925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63587.103925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63587.103925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63587.103925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68888                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781642                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293971500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293971500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66972.419893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66972.419893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666615500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666615500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66703.742152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66703.742152                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474849000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474849000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61476.726288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61476.726288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29044                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29044                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722230000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722230000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59297.273103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59297.273103                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64734500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64734500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71293.502203                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71293.502203                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63826500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70293.502203                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70293.502203                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541848674500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.487295                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68888                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.942327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.487295                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950218                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2551478345500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 628930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   628924                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.25                       # Real time elapsed on the host
host_tick_rate                              601815884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7704746                       # Number of instructions simulated
sim_ops                                       7704746                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007373                       # Number of seconds simulated
sim_ticks                                  7372669000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.563764                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  180410                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               493412                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50650                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            451131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28741                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          187740                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           158999                       # Number of indirect misses.
system.cpu.branchPred.lookups                  604435                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76042                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15521                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769169                       # Number of instructions committed
system.cpu.committedOps                       2769169                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.272339                       # CPI: cycles per instruction
system.cpu.discardedOps                        206104                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   346550                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       861140                       # DTB hits
system.cpu.dtb.data_misses                       1872                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   231288                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       532032                       # DTB read hits
system.cpu.dtb.read_misses                       1458                       # DTB read misses
system.cpu.dtb.write_accesses                  115262                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      329108                       # DTB write hits
system.cpu.dtb.write_misses                       414                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204722                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2245690                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            660781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369109                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10242247                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.189669                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  569836                       # ITB accesses
system.cpu.itb.fetch_acv                          166                       # ITB acv
system.cpu.itb.fetch_hits                      568585                       # ITB hits
system.cpu.itb.fetch_misses                      1251                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.44%      3.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.63% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4325     82.62%     86.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     190      3.63%     89.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.89% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.91% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.67%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.21%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5235                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7182                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1814     38.84%     38.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      42      0.90%     39.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.15%     39.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2807     60.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4670                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1811     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       42      1.14%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.19%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1812     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               4960205000     67.25%     67.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                71019000      0.96%     68.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8166500      0.11%     68.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2336196000     31.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7375586500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998346                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645529                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.786296                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 251                      
system.cpu.kern.mode_good::user                   251                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 251                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.526205                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.689560                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5946538500     80.62%     80.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1429048000     19.38%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14599999                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107255      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685321     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4441      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466293     16.84%     85.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293183     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39023      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769169                       # Class of committed instruction
system.cpu.quiesceCycles                       145339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4357752                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          173                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114046                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        227946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2975277154                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2975277154                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2975277154                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2975277154                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117982.280673                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117982.280673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117982.280673                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117982.280673                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           126                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1712965323                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1712965323                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1712965323                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1712965323                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67926.295622                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67926.295622                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67926.295622                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67926.295622                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7604968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7604968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115226.787879                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115226.787879                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4304968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4304968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65226.787879                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65226.787879                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2967672186                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2967672186                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117989.511212                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117989.511212                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1708660355                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1708660355                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67933.379254                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67933.379254                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 733                       # Transaction distribution
system.membus.trans_dist::ReadResp              79119                       # Transaction distribution
system.membus.trans_dist::WriteReq                731                       # Transaction distribution
system.membus.trans_dist::WriteResp               731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38787                       # Transaction distribution
system.membus.trans_dist::WritebackClean        65994                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10360                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          65995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12391                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       197972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       197972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        70992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 319400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8446528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8446528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2610                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2324480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2327090                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12383346                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115374                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001465                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038245                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115205     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115374                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2512500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           657299695                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          124738000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          350756000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4222912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1451840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5674752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4222912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4222912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2482368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           65983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               88668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         572779274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196921902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769701176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    572779274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        572779274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      336698691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            336698691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      336698691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        572779274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196921902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1106399867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    103759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     62520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000619758250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       88668                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104716                       # Number of write requests accepted
system.mem_ctrls.readBursts                     88668                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   957                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5112                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1310929000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2906460250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15405.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34155.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       142                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    61203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72881                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 88668                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104716                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    447                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        54771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.676197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.726049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.068354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22002     40.17%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16450     30.03%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7097     12.96%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3108      5.67%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1767      3.23%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          956      1.75%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          554      1.01%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          423      0.77%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2414      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        54771                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.331819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.958459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1573     24.64%     24.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              47      0.74%     25.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            124      1.94%     27.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           672     10.53%     37.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3314     51.92%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           413      6.47%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           110      1.72%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            55      0.86%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            35      0.55%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.19%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.16%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             6      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5568     87.23%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              343      5.37%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              311      4.87%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      1.54%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.50%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.14%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.11%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5446080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  228672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6640576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5674752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6701824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       900.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    909.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7372669000                       # Total gap between requests
system.mem_ctrls.avgGap                      38124.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4001280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1444800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6640576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 542717976.352932691574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195967023.611123740673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 900701767.568841099739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        65983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2105310000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    801150250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 185230799250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31906.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35316.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1768887.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            216948900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            115292100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           325598280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          283785300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2985340230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        317968320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4826997210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.715031                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    800008000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6328549750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            174258840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92601795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282222780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          258003720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     582064080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3089024370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        230746560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4708922145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.699790                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572630250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    246220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6556227750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  799                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 799                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25883                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25883                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               204000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2197000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131337154                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.8                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1506000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              690500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9552871000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       990638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           990638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       990638                       # number of overall hits
system.cpu.icache.overall_hits::total          990638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        65995                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          65995                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        65995                       # number of overall misses
system.cpu.icache.overall_misses::total         65995                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4325029000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4325029000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4325029000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4325029000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1056633                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1056633                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1056633                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1056633                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062458                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062458                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65535.707251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65535.707251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65535.707251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65535.707251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        65994                       # number of writebacks
system.cpu.icache.writebacks::total             65994                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        65995                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        65995                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        65995                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        65995                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4259034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4259034000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4259034000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4259034000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.062458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.062458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062458                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64535.707251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64535.707251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64535.707251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64535.707251                       # average overall mshr miss latency
system.cpu.icache.replacements                  65994                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       990638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          990638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        65995                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         65995                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4325029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4325029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1056633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1056633                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65535.707251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65535.707251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        65995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        65995                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4259034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4259034000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.062458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64535.707251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64535.707251                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1078743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             65994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.346077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2179261                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2179261                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       799367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           799367                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       799367                       # number of overall hits
system.cpu.dcache.overall_hits::total          799367                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33521                       # number of overall misses
system.cpu.dcache.overall_misses::total         33521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2216190000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2216190000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2216190000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2216190000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       832888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       832888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       832888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       832888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040247                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040247                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040247                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040247                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66113.481101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66113.481101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66113.481101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66113.481101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13635                       # number of writebacks
system.cpu.dcache.writebacks::total             13635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1464                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1490905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1490905500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1490905500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1490905500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    139091000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    139091000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026742                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66937.794639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66937.794639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66937.794639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66937.794639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95007.513661                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95007.513661                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       500040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          500040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    994729500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    994729500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       513783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       513783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72380.812050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72380.812050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1840                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          733                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    867104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    867104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    139091000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    139091000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72847.559439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72847.559439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 189755.798090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 189755.798090                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1221460500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1221460500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61758.544848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61758.544848                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9408                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          731                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623801000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623801000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60154.387657                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60154.387657                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6573                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          425                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060732                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060732                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77992.941176                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77992.941176                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          424                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          424                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32612000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060589                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060589                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76915.094340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76915.094340                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6866                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6866                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6866                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6866                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9629671000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.895478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              804844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.479127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.895478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1716189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1716189                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3177144682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 441598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   441598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1763.04                       # Real time elapsed on the host
host_tick_rate                              354879213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   778554857                       # Number of instructions simulated
sim_ops                                     778554857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.625666                       # Number of seconds simulated
sim_ticks                                625666337000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.866442                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17596019                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20981001                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2227                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3007460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21517629                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             818504                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1811132                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           992628                       # Number of indirect misses.
system.cpu.branchPred.lookups                30766112                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3691581                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       271823                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   770850111                       # Number of instructions committed
system.cpu.committedOps                     770850111                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.622500                       # CPI: cycles per instruction
system.cpu.discardedOps                       9068296                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                171212715                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    172735672                       # DTB hits
system.cpu.dtb.data_misses                       4535                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122297108                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    122986595                       # DTB read hits
system.cpu.dtb.read_misses                       3826                       # DTB read misses
system.cpu.dtb.write_accesses                48915607                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    49749077                       # DTB write hits
system.cpu.dtb.write_misses                       709                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              509512                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          577245423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         128717858                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         51112383                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       591764261                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616333                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               108268193                       # ITB accesses
system.cpu.itb.fetch_acv                          202                       # ITB acv
system.cpu.itb.fetch_hits                   108240515                       # ITB hits
system.cpu.itb.fetch_misses                     27678                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.41%      0.41% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.42% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13615     82.27%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdps                    1422      8.59%     91.28% # number of callpals executed
system.cpu.kern.callpal::rti                     1211      7.32%     98.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.15%     98.74% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.26%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16549                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      46440                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4337     28.01%     28.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.10%     28.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     641      4.14%     32.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10489     67.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15482                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4298     46.45%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      641      6.93%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4298     46.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9252                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             614149256000     98.22%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                27365500      0.00%     98.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               860586000      0.14%     98.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10257887000      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         625295094500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991008                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.409763                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.597597                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1147                      
system.cpu.kern.mode_good::user                  1146                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1277                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1146                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898199                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.945979                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20195527000      3.23%      3.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         605060601500     96.76%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             38863000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1250704611                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48627311      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               545614561     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5170308      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                504847      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              120981378     15.69%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49691510      6.45%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12259      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9038      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               238547      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                770850111                       # Class of committed instruction
system.cpu.quiesceCycles                       628063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       658940350                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7409                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5398728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10797397                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2034559503                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2034559503                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2034559503                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2034559503                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117911.301246                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117911.301246                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117911.301246                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117911.301246                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1170833532                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1170833532                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1170833532                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1170833532                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67854.739612                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67854.739612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67854.739612                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67854.739612                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4736485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4736485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 121448.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121448.333333                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2786485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2786485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 71448.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71448.333333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2029823018                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2029823018                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117903.288685                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117903.288685                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168047047                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168047047                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67846.598920                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67846.598920                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5246809                       # Transaction distribution
system.membus.trans_dist::WriteReq               1191                       # Transaction distribution
system.membus.trans_dist::WriteResp              1191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       225042                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4972428                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201199                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135089                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135089                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4972428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        273936                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     14911340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     14911340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1226961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1230233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16176085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    636090368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    636090368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39475968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39482521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               676674841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5981                       # Total snoops (count)
system.membus.snoopTraffic                     382784                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5400308                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001372                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037015                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5392899     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7409      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5400308                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3416500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31994138794                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2213304750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26255230249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      317854976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26175104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          344030208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    317854976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     317854976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14402688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14402688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4966484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          408986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5375472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       225042                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             225042                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         508026335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41835564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549862103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    508026335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        508026335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23019759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23019759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23019759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        508026335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41835564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            572881862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5158917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4827101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    406380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000645408500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       318788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       318788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15457347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4844213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5375472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5190245                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5375472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5190245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 141989                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31328                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            853172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            189277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            152067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            271689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            209957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             98389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           221254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           382394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           418844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           249464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           737795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            831978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            183158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            159255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            107139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            527976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            276627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            207921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            318916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           209117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           293843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           354447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           415700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           240278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           731117                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55459406500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26167415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153587212750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10597.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29347.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4451681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4196933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5375472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5190245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5063190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 306983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 319184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 320867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 319200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 318915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 318979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 319142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 319541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 319884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 319184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 318985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 319053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 318870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    176                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1743792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.418555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   245.546372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.972733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       412010     23.63%     23.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       403833     23.16%     46.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       237097     13.60%     60.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156925      9.00%     69.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       109304      6.27%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88920      5.10%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61080      3.50%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46634      2.67%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       227989     13.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1743792                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       318788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.416807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.160432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2251      0.71%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          25969      8.15%      8.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        286586     89.90%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2789      0.87%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           561      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           262      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           120      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            64      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            45      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            32      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        318788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       318788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.629306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291107     91.32%     91.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2626      0.82%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21300      6.68%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2273      0.71%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1291      0.40%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              138      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        318788                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334942912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9087296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330170688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               344030208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332175680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       535.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    530.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  625664974000                       # Total gap between requests
system.mem_ctrls.avgGap                      59216.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    308934464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26008320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330170688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 493768716.215908586979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41568993.666347756982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 204.581887230414                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527710487.962532043457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4966484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       408986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5190245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 139156832750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14430169750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       210250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15217813468000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28019.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35282.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2932002.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6115795560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3250630020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19282926600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13861109700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     224438579580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51254964000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       367593402660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.523063                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131050843750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 473723193250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6334836480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3367060620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18084142020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13068437040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49389397200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     222479169240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52904993760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       365628036360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.381826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135506887000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20892300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 469267150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18407                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18407                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108689                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1681500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2081000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89886503                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              697500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    625344337000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    104584484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104584484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    104584484                       # number of overall hits
system.cpu.icache.overall_hits::total       104584484                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4972427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4972427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4972427                       # number of overall misses
system.cpu.icache.overall_misses::total       4972427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 310080829500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 310080829500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 310080829500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 310080829500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    109556911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    109556911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    109556911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    109556911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62360.056669                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62360.056669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62360.056669                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62360.056669                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4972428                       # number of writebacks
system.cpu.icache.writebacks::total           4972428                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4972427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4972427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4972427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4972427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 305108401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 305108401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 305108401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 305108401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045387                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045387                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045387                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045387                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61360.056467                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61360.056467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61360.056467                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61360.056467                       # average overall mshr miss latency
system.cpu.icache.replacements                4972428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    104584484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104584484                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4972427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4972427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 310080829500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 310080829500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    109556911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    109556911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62360.056669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62360.056669                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4972427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4972427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 305108401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 305108401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61360.056467                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61360.056467                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           109565075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4972940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.032254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         224086250                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        224086250                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167271313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167271313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167271313                       # number of overall hits
system.cpu.dcache.overall_hits::total       167271313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       549632                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         549632                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       549632                       # number of overall misses
system.cpu.dcache.overall_misses::total        549632                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36705198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36705198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36705198500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36705198500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167820945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167820945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167820945                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167820945                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66781.407378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66781.407378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66781.407378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66781.407378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       207826                       # number of writebacks
system.cpu.dcache.writebacks::total            207826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       142258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       142258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       142258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       142258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       407374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       407374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       407374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       407374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1636                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27321427500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27321427500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27321427500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27321427500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87649000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87649000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002427                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002427                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002427                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002427                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67067.185191                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67067.185191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67067.185191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67067.185191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53575.183374                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53575.183374                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 408986                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    117830531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117830531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       307067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        307067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21220752500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21220752500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    118137598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118137598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69107.890135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69107.890135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34785                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       272282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       272282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18631131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18631131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87649000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87649000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68425.865463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68425.865463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196964.044944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196964.044944                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49440782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49440782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15484446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15484446000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49683347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49683347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63836.274813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63836.274813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1191                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1191                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8690296000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8690296000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64328.724129                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64328.724129                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1616                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1616                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    125355500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    125355500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.132960                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132960                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77571.472772                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77571.472772                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1615                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1615                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    123678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    123678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.132878                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.132878                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76581.114551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76581.114551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12131                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12131                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12131                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12131                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 625666337000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           167762854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410010                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.167713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         336099446                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        336099446                       # Number of data accesses

---------- End Simulation Statistics   ----------
