/* "hw": 1-host 0-guest */
"irqtags": [
	{
		"hno": 32,
		"vno": 32,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ARM_TIMER"
	},
	{
		"hno": 33,
		"vno": 33,
		"vmid": 1,
		"vcpu_id": 0,
		"name": "ARM_MAILBOX"
	},
	{
		"hno": 34,
		"vno": 34,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ARM_DOORBELL_0"
	},
	{
		"hno": 35,
		"vno": 35,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ARM_DOORBELL_1"
	},
	{
		"hno": 36,
		"vno": 36,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VPU0_HALTED"
	},
	{
		"hno": 37,
		"vno": 37,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VPU0_HALTED"
	},
	{
		"hno": 38,
		"vno": 38,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ILLEGAL_TYPE0"
	},
	{
		"hno": 39,
		"vno": 39,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ILLEGAL_TYPE1"
	},
	{
		"hno": 64,
		"vno": 64,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "TIMER0"
	},
	{
		"hno": 65,
		"vno": 65,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "TIMER1"
	},
	{
		"hno": 66,
		"vno": 66,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "TIMER2"
	},
	{
		"hno": 67,
		"vno": 67,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "TIMER3"
	},
	{
		"hno": 68,
		"vno": 68,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CODEC0"
	},
	{
		"hno": 69,
		"vno": 69,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CODEC1"
	},
	{
		"hno": 70,
		"vno": 70,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CODEC2"
	},
	{
		"hno": 71,
		"vno": 71,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_JPEG"
	},
	{
		"hno": 72,
		"vno": 72,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ISP"
	},
	{
		"hno": 73,
		"vno": 73,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_USB"
	},
	{
		"hno": 74,
		"vno": 74,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_3D"
	},
	{
		"hno": 75,
		"vno": 75,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "TRANSPOSER"
	},
	{
		"hno": 76,
		"vno": 76,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "MULTICORESYNC0"
	},
	{
		"hno": 77,
		"vno": 77,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "MULTICORESYNC1"
	},
	{
		"hno": 78,
		"vno": 78,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "MULTICORESYNC2"
	},
	{
		"hno": 79,
		"vno": 79,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "MULTICORESYNC3"
	},
	{
		"hno": 80,
		"vno": 80,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA0"
	},
	{
		"hno": 81,
		"vno": 81,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA1"
	},
	{
		"hno": 82,
		"vno": 82,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_DMA2"
	},
	{
		"hno": 83,
		"vno": 83,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_DMA3"
	},
	{
		"hno": 84,
		"vno": 84,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA4"
	},
	{
		"hno": 85,
		"vno": 85,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA5"
	},
	{
		"hno": 86,
		"vno": 86,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA6"
	},
	{
		"hno": 87,
		"vno": 87,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA7"
	},
	{
		"hno": 88,
		"vno": 88,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA8"
	},
	{
		"hno": 89,
		"vno": 89,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA9"
	},
	{
		"hno": 90,
		"vno": 90,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA10"
	},
	{
		"hno": 91,
		"vno": 91,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMA11-14"
	},
	{
		"hno": 92,
		"vno": 92,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DMAALL"
	},
	{
		"hno": 93,
		"vno": 93,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "AUX"
	},
	{
		"hno": 94,
		"vno": 94,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "ARM"
	},
	{
		"hno": 95,
		"vno": 95,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VPUDMA"
	},
	{
		"hno": 96,
		"vno": 96,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "HOSTPORT"
	},
	{
		"hno": 97,
		"vno": 97,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VIDEOSCALER"
	},
	{
		"hno": 98,
		"vno": 98,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CCP2TX"
	},
	{
		"hno": 99,
		"vno": 99,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "SDC"
	},
	{
		"hno": 100,
		"vno": 100,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DSI0"
	},
	{
		"hno": 101,
		"vno": 101,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "AVE"
	},
	{
		"hno": 102,
		"vno": 102,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CAM0"
	},
	{
		"hno": 103,
		"vno": 103,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CAM1"
	},
	{
		"hno": 104,
		"vno": 104,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "HDMI0"
	},
	{
		"hno": 105,
		"vno": 105,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "HDMI1"
	},
	{
		"hno": 106,
		"vno": 106,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "PIXELVALVE1"
	},
	{
		"hno": 107,
		"vno": 107,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "I2CSPISLV"
	},
	{
		"hno": 108,
		"vno": 108,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "DSI1"
	},
	{
		"hno": 109,
		"vno": 109,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "PWA0"
	},
	{
		"hno": 110,
		"vno": 110,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "PWA1"
	},
	{
		"hno": 111,
		"vno": 111,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CPR"
	},
	{
		"hno": 112,
		"vno": 112,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "SMI"
	},
	{
		"hno": 113,
		"vno": 113,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "GPIO0"
	},
	{
		"hno": 114,
		"vno": 114,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "GPIO1"
	},
	{
		"hno": 115,
		"vno": 115,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "GPIO2"
	},
	{
		"hno": 116,
		"vno": 116,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "GPIO3"
	},
	{
		"hno": 117,
		"vno": 117,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_I2C"
	},
	{
		"hno": 118,
		"vno": 118,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_SPI"
	},
	{
		"hno": 119,
		"vno": 119,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_I2SPCM"
	},
	{
		"hno": 120,
		"vno": 120,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_SDIO"
	},
	{
		"hno": 121,
		"vno": 121,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_UART"
	},
	{
		"hno": 122,
		"vno": 122,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "SLIMBUS"
	},
	{
		"hno": 123,
		"vno": 123,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VEC"
	},
	{
		"hno": 124,
		"vno": 124,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "CPG"
	},
	{
		"hno": 125,
		"vno": 125,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "RNG"
	},
	{
		"hno": 126,
		"vno": 126,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "VC_ARASANSDIO"
	},
	{
		"hno": 127,
		"vno": 127,
		"vmid": 0,
		"vcpu_id": 0,
		"name": "AVSPMON"
	}
],
