{
  "module_name": "igc_base.h",
  "hash_id": "3768a0f084820b4b75ac02002da8a1ae6b95b3d8216f5a0ee3a8ac7c38b1897a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/igc/igc_base.h",
  "human_readable_source": " \n \n\n#ifndef _IGC_BASE_H_\n#define _IGC_BASE_H_\n\n \nvoid igc_rx_fifo_flush_base(struct igc_hw *hw);\nvoid igc_power_down_phy_copper_base(struct igc_hw *hw);\nbool igc_is_device_id_i225(struct igc_hw *hw);\nbool igc_is_device_id_i226(struct igc_hw *hw);\n\n \nunion igc_adv_tx_desc {\n\tstruct {\n\t\t__le64 buffer_addr;     \n\t\t__le32 cmd_type_len;\n\t\t__le32 olinfo_status;\n\t} read;\n\tstruct {\n\t\t__le64 rsvd;        \n\t\t__le32 nxtseq_seed;\n\t\t__le32 status;\n\t} wb;\n};\n\n \nstruct igc_adv_tx_context_desc {\n\t__le32 vlan_macip_lens;\n\t__le32 launch_time;\n\t__le32 type_tucmd_mlhl;\n\t__le32 mss_l4len_idx;\n};\n\n \n#define IGC_ADVTXD_MAC_TSTAMP\t0x00080000  \n#define IGC_ADVTXD_TSTAMP_REG_1\t0x00010000  \n#define IGC_ADVTXD_TSTAMP_REG_2\t0x00020000  \n#define IGC_ADVTXD_TSTAMP_REG_3\t0x00030000  \n#define IGC_ADVTXD_DTYP_CTXT\t0x00200000  \n#define IGC_ADVTXD_DTYP_DATA\t0x00300000  \n#define IGC_ADVTXD_DCMD_EOP\t0x01000000  \n#define IGC_ADVTXD_DCMD_IFCS\t0x02000000  \n#define IGC_ADVTXD_DCMD_RS\t0x08000000  \n#define IGC_ADVTXD_DCMD_DEXT\t0x20000000  \n#define IGC_ADVTXD_DCMD_VLE\t0x40000000  \n#define IGC_ADVTXD_DCMD_TSE\t0x80000000  \n#define IGC_ADVTXD_PAYLEN_SHIFT\t14  \n\n#define IGC_RAR_ENTRIES\t\t16\n\n \nunion igc_adv_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\t__le32 data;\n\t\t\t\tstruct {\n\t\t\t\t\t__le16 pkt_info;  \n\t\t\t\t\t \n\t\t\t\t\t__le16 hdr_info;\n\t\t\t\t} hs_rss;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;  \n\t\t\t\t\t__le16 csum;  \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;  \n\t\t\t__le16 length;  \n\t\t\t__le16 vlan;  \n\t\t} upper;\n\t} wb;   \n};\n\n \n#define IGC_TXDCTL_QUEUE_ENABLE\t0x02000000  \n#define IGC_TXDCTL_SWFLUSH\t0x04000000  \n\n \n#define IGC_RXDCTL_QUEUE_ENABLE\t0x02000000  \n#define IGC_RXDCTL_SWFLUSH\t\t0x04000000  \n\n \n#define IGC_SRRCTL_BSIZEPKT_MASK\tGENMASK(6, 0)\n#define IGC_SRRCTL_BSIZEPKT(x)\t\tFIELD_PREP(IGC_SRRCTL_BSIZEPKT_MASK, \\\n\t\t\t\t\t(x) / 1024)  \n#define IGC_SRRCTL_BSIZEHDR_MASK\tGENMASK(13, 8)\n#define IGC_SRRCTL_BSIZEHDR(x)\t\tFIELD_PREP(IGC_SRRCTL_BSIZEHDR_MASK, \\\n\t\t\t\t\t(x) / 64)  \n#define IGC_SRRCTL_DESCTYPE_MASK\tGENMASK(27, 25)\n#define IGC_SRRCTL_DESCTYPE_ADV_ONEBUF\tFIELD_PREP(IGC_SRRCTL_DESCTYPE_MASK, 1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}