{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676297240194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676297240203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 11:07:20 2023 " "Processing started: Mon Feb 13 11:07:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676297240203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297240203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_map --read_settings_files=on --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297240203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676297240825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676297240825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_TX-arch_TX " "Found design unit 1: uart_TX-arch_TX" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252272 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_TX " "Found entity 1: uart_TX" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_RX-atch_RX " "Found design unit 1: uart_RX-atch_RX" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252274 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_RX " "Found entity 1: uart_RX" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_filter-behavior " "Found design unit 1: tb_image_filter-behavior" {  } { { "tb_image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252276 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_filter " "Found entity 1: tb_image_filter" {  } { { "tb_image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_image_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavior " "Found design unit 1: tb_fifo-behavior" {  } { { "tb_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252278 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_double_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_double_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_image_double_filter-behavior " "Found design unit 1: tb_image_double_filter-behavior" {  } { { "tb_double_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252279 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_image_double_filter " "Found entity 1: tb_image_double_filter" {  } { { "tb_double_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/tb_double_filter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavioral " "Found design unit 1: reg-behavioral" {  } { { "register.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252281 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_read_image_vhdl-behavior " "Found design unit 1: tb_read_image_vhdl-behavior" {  } { { "read_image_tb.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252283 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_read_image_vhdl " "Found entity 1: tb_read_image_vhdl" {  } { { "read_image_tb.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_image_VHDL-rtl " "Found design unit 1: read_image_VHDL-rtl" {  } { { "read_image.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252325 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_image_VHDL " "Found entity 1: read_image_VHDL" {  } { { "read_image.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/read_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_block-behavioral " "Found design unit 1: RAM_block-behavioral" {  } { { "RAM_block.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252327 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_block " "Found entity 1: RAM_block" {  } { { "RAM_block.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/RAM_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel_multiply_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kernel_multiply_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_mac-behavioral " "Found design unit 1: kernel_mac-behavioral" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252328 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_mac " "Found entity 1: kernel_mac" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_filter-behavioral " "Found design unit 1: image_filter-behavioral" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252330 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_filter " "Found entity 1: image_filter" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252332 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erosion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file erosion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_erosion-behavioral " "Found design unit 1: kernel_erosion-behavioral" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252333 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_erosion " "Found entity 1: kernel_erosion" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dilation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dilation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kernel_dilation-behavioral " "Found design unit 1: kernel_dilation-behavioral" {  } { { "dilation.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252335 ""} { "Info" "ISGN_ENTITY_NAME" "1 kernel_dilation " "Found entity 1: kernel_dilation" {  } { { "dilation.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/dilation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarization.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binarization-behavioral " "Found design unit 1: binarization-behavioral" {  } { { "binarization.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252336 ""} { "Info" "ISGN_ENTITY_NAME" "1 binarization " "Found entity 1: binarization" {  } { { "binarization.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/binarization.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_filter_tool.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_filter_tool.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Image_Filter_Tool-behavior " "Found design unit 1: Image_Filter_Tool-behavior" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Image_Filter_Tool " "Found entity 1: Image_Filter_Tool" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file axi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_FIFO-behavioral " "Found design unit 1: AXI_FIFO-behavioral" {  } { { "axi_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252341 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_FIFO " "Found entity 1: AXI_FIFO" {  } { { "axi_fifo.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/axi_fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297252341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676297252580 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst17 " "Primitive \"DFF\" of instance \"inst17\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 72 440 504 152 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676297252581 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 24 448 496 56 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676297252581 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst19 " "Primitive \"VCC\" of instance \"inst19\" not used" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 152 456 488 168 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1676297252581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_TX uart_TX:inst " "Elaborating entity \"uart_TX\" for hierarchy \"uart_TX:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 448 1656 1928 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252582 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VALID_OUT uart_TX.vhd(18) " "VHDL Signal Declaration warning at uart_TX.vhd(18): used explicit default value for signal \"VALID_OUT\" because signal was never assigned a value" {  } { { "uart_TX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252584 "|top|uart_TX:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_FIFO uart_TX:inst\|AXI_FIFO:fifo " "Elaborating entity \"AXI_FIFO\" for hierarchy \"uart_TX:inst\|AXI_FIFO:fifo\"" {  } { { "uart_TX.vhd" "fifo" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_TX.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Image_Filter_Tool Image_Filter_Tool:inst20 " "Elaborating entity \"Image_Filter_Tool\" for hierarchy \"Image_Filter_Tool:inst20\"" {  } { { "top.bdf" "inst20" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252599 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ready_out Image_Filter_Tool.vhd(19) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(19): used explicit default value for signal \"ready_out\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252600 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel Image_Filter_Tool.vhd(86) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(86): used explicit default value for signal \"filter_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel Image_Filter_Tool.vhd(87) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(87): used explicit default value for signal \"type_sel\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "filter_sel2 Image_Filter_Tool.vhd(94) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(94): used explicit default value for signal \"filter_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "type_sel2 Image_Filter_Tool.vhd(95) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(95): used explicit default value for signal \"type_sel2\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bin_enable_test Image_Filter_Tool.vhd(102) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(102): used explicit default value for signal \"bin_enable_test\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ready_out_flag Image_Filter_Tool.vhd(116) " "VHDL Signal Declaration warning at Image_Filter_Tool.vhd(116): used explicit default value for signal \"ready_out_flag\" because signal was never assigned a value" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252601 "|top|Image_Filter_Tool:inst20"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "RAM_flag Image_Filter_Tool.vhd(217) " "VHDL warning at Image_Filter_Tool.vhd(217): sensitivity list already contains RAM_flag" {  } { { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 217 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297252604 "|top|Image_Filter_Tool:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_block Image_Filter_Tool:inst20\|RAM_block:ram2 " "Elaborating entity \"RAM_block\" for hierarchy \"Image_Filter_Tool:inst20\|RAM_block:ram2\"" {  } { { "Image_Filter_Tool.vhd" "ram2" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarization Image_Filter_Tool:inst20\|binarization:bin " "Elaborating entity \"binarization\" for hierarchy \"Image_Filter_Tool:inst20\|binarization:bin\"" {  } { { "Image_Filter_Tool.vhd" "bin" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst20\|image_filter:filter " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter\"" {  } { { "Image_Filter_Tool.vhd" "filter" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252636 "|top|Image_Filter_Tool:inst20|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252636 "|top|Image_Filter_Tool:inst20|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252636 "|top|Image_Filter_Tool:inst20|image_filter:filter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252636 "|top|Image_Filter_Tool:inst20|image_filter:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst20\|image_filter:filter\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mac Image_Filter_Tool:inst20\|image_filter:filter\|kernel_mac:k_mac " "Elaborating entity \"kernel_mac\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter\|kernel_mac:k_mac\"" {  } { { "image_filter.vhd" "k_mac" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_erosion Image_Filter_Tool:inst20\|image_filter:filter\|kernel_erosion:erode " "Elaborating entity \"kernel_erosion\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter\|kernel_erosion:erode\"" {  } { { "image_filter.vhd" "erode" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prod6 erosion.vhd(35) " "Verilog HDL or VHDL warning at erosion.vhd(35): object \"prod6\" assigned a value but never read" {  } { { "erosion.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/erosion.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252654 "|top|Image_Filter_Tool:inst20|image_filter:filter|kernel_erosion:erode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_dilation Image_Filter_Tool:inst20\|image_filter:filter\|kernel_dilation:dilate " "Elaborating entity \"kernel_dilation\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter\|kernel_dilation:dilate\"" {  } { { "image_filter.vhd" "dilate" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_filter Image_Filter_Tool:inst20\|image_filter:filter2 " "Elaborating entity \"image_filter\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter2\"" {  } { { "Image_Filter_Tool.vhd" "filter2" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full1 image_filter.vhd(146) " "Verilog HDL or VHDL warning at image_filter.vhd(146): object \"stack_full1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252660 "|top|Image_Filter_Tool:inst20|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out1 image_filter.vhd(147) " "Verilog HDL or VHDL warning at image_filter.vhd(147): object \"counter_out1\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252660 "|top|Image_Filter_Tool:inst20|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack_full2 image_filter.vhd(153) " "Verilog HDL or VHDL warning at image_filter.vhd(153): object \"stack_full2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252660 "|top|Image_Filter_Tool:inst20|image_filter:filter2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_out2 image_filter.vhd(154) " "Verilog HDL or VHDL warning at image_filter.vhd(154): object \"counter_out2\" assigned a value but never read" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676297252660 "|top|Image_Filter_Tool:inst20|image_filter:filter2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo Image_Filter_Tool:inst20\|image_filter:filter2\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"Image_Filter_Tool:inst20\|image_filter:filter2\|fifo:fifo1\"" {  } { { "image_filter.vhd" "fifo1" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_RX uart_RX:inst1 " "Elaborating entity \"uart_RX\" for hierarchy \"uart_RX:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 424 720 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297252675 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "READY_OUT uart_RX.vhd(14) " "VHDL Signal Declaration warning at uart_RX.vhd(14): used explicit default value for signal \"READY_OUT\" because signal was never assigned a value" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252676 "|top|uart_RX:inst1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UART_RX_RECIEVED_NONE uart_RX.vhd(25) " "VHDL Signal Declaration warning at uart_RX.vhd(25): used explicit default value for signal \"UART_RX_RECIEVED_NONE\" because signal was never assigned a value" {  } { { "uart_RX.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/uart_RX.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1676297252676 "|top|uart_RX:inst1"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "63472 131072 0 1 1 " "63472 out of 131072 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "67600 131071 " "Addresses ranging from 67600 to 131071 are not initialized" {  } { { "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1676297259903 ""}  } { { "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1676297259903 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Image_Filter_Tool:inst20\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred RAM node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1676297259985 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Image_Filter_Tool:inst20\|RAM_block:ram2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Image_Filter_Tool:inst20\|RAM_block:ram2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 67600 " "Parameter NUMWORDS_A set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 67600 " "Parameter NUMWORDS_B set to 67600" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter INIT_FILE set to db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1676297263603 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1676297263603 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676297263603 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|Mod0\"" {  } { { "image_filter.vhd" "Mod0" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult3\"" {  } { { "kernel_multiply_adder.vhd" "Mult3" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult4\"" {  } { { "kernel_multiply_adder.vhd" "Mult4" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult2\"" {  } { { "kernel_multiply_adder.vhd" "Mult2" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult5\"" {  } { { "kernel_multiply_adder.vhd" "Mult5" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult6\"" {  } { { "kernel_multiply_adder.vhd" "Mult6" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 91 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult7\"" {  } { { "kernel_multiply_adder.vhd" "Mult7" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult8\"" {  } { { "kernel_multiply_adder.vhd" "Mult8" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult0\"" {  } { { "kernel_multiply_adder.vhd" "Mult0" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|Mult1\"" {  } { { "kernel_multiply_adder.vhd" "Mult1" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297263606 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1676297263606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297263679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 67600 " "Parameter \"NUMWORDS_A\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 67600 " "Parameter \"NUMWORDS_B\" = \"67600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Image_Filter_Tool.ram0_RAM_block_6b046869.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676297263679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jum1 " "Found entity 1: altsyncram_jum1" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297263739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297263739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tsa " "Found entity 1: decode_tsa" {  } { { "db/decode_tsa.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/decode_tsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297263787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297263787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dnb " "Found entity 1: mux_dnb" {  } { { "db/mux_dnb.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/mux_dnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297263832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297263832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst20\|image_filter:filter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297263870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst20\|image_filter:filter\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst20\|image_filter:filter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297263870 ""}  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676297263870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297263912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297263912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297263929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297263929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst20\|image_filter:filter2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|lpm_divide:Mod0\"" {  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst20\|image_filter:filter2\|lpm_divide:Mod0 " "Instantiated megafunction \"Image_Filter_Tool:inst20\|image_filter:filter2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264138 ""}  } { { "image_filter.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/image_filter.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676297264138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Instantiated megafunction \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264191 ""}  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676297264191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 397 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00030 Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00030\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00032 Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|multcore:mult_core\|mul_lfrg:\$00032\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|altshift:external_latency_ffs Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 88 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Instantiated megafunction \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676297264417 ""}  } { { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676297264417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264423 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6of " "Found entity 1: add_sub_6of" {  } { { "db/add_sub_6of.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_6of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v5h " "Found entity 1: add_sub_v5h" {  } { { "db/add_sub_v5h.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/add_sub_v5h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676297264525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297264525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:\$00035 Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:\$00037 Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|altshift:external_latency_ffs Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Image_Filter_Tool:inst20\|image_filter:filter2\|kernel_mac:k_mac\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "kernel_multiply_adder.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/kernel_multiply_adder.vhd" 89 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297264541 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a64 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a65 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a66 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a67 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a68 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a69 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a70 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a71 " "Synthesized away node \"Image_Filter_Tool:inst20\|RAM_block:ram2\|altsyncram:ram_block_rtl_0\|altsyncram_jum1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_jum1.tdf" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/db/altsyncram_jum1.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Image_Filter_Tool.vhd" "" { Text "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/Image_Filter_Tool.vhd" 129 0 0 } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 464 1032 1320 576 "inst20" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1676297264929 "|top|Image_Filter_Tool:inst20|RAM_block:ram2|altsyncram:ram_block_rtl_0|altsyncram_jum1:auto_generated|ram_block1a71"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1676297264929 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1676297264929 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1676297265994 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1676297265994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_gotnt GND " "Pin \"rx_gotnt\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 736 856 1032 752 "rx_gotnt" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676297270857 "|top|rx_gotnt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676297270857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676297271411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1710 " "1710 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676297275643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676297276730 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676297276730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14080 " "Implemented 14080 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676297277751 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676297277751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14008 " "Implemented 14008 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676297277751 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676297277751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676297277751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676297277868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 11:07:57 2023 " "Processing ended: Mon Feb 13 11:07:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676297277868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676297277868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676297277868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676297277868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676297279724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676297279732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 11:07:59 2023 " "Processing started: Mon Feb 13 11:07:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676297279732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676297279732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676297279733 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676297279934 ""}
{ "Info" "0" "" "Project  = Image_Filter_tool" {  } {  } 0 0 "Project  = Image_Filter_tool" 0 0 "Fitter" 0 0 1676297279934 ""}
{ "Info" "0" "" "Revision = Image_Filter_Tool" {  } {  } 0 0 "Revision = Image_Filter_Tool" 0 0 "Fitter" 0 0 1676297279935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676297280141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676297280142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Image_Filter_Tool EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Image_Filter_Tool\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676297280228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676297280288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676297280288 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676297280559 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676297280568 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676297280858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676297280858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676297280858 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676297280858 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676297280896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676297280896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676297280896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676297280896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676297280896 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676297280896 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676297280908 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676297281540 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676297283278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676297283278 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676297283486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676297283500 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676297283504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676297284608 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14~0 " "Destination node inst14~0" {  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 88 344 408 168 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 24342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676297284608 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676297284608 ""}  } { { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 88 344 408 168 "inst14" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 5977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676297284608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676297285847 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676297285869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676297285871 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676297285899 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676297285953 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676297285995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676297285995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676297286016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676297286679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676297286701 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676297286701 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676297287492 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676297287514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676297289081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676297292580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676297292691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676297327428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676297327428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676297329158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676297337559 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676297337559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676297347864 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676297347864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676297347870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.85 " "Total time spent on timing analysis during the Fitter is 12.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676297348297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676297348404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676297349434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676297349441 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676297350361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676297352777 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL T12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 696 104 272 712 "UART_RXD" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676297354177 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "top.bdf" "" { Schematic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/top.bdf" { { 152 -72 104 168 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676297354177 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1676297354177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg " "Generated suppressed messages file D:/ITBA-2022-Q2/Imag/Imagenes-GIT/Digital-Image-Processing/TPF_Wafer_Rotation/Quartus/output_files/Image_Filter_Tool.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676297355048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5746 " "Peak virtual memory: 5746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676297357264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 11:09:17 2023 " "Processing ended: Mon Feb 13 11:09:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676297357264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676297357264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676297357264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676297357264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676297358963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676297358972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 11:09:18 2023 " "Processing started: Mon Feb 13 11:09:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676297358972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676297358972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676297358972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676297359648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676297360679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676297360727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676297361072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 11:09:21 2023 " "Processing ended: Mon Feb 13 11:09:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676297361072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676297361072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676297361072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676297361072 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676297361777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676297362831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676297362841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 11:09:22 2023 " "Processing started: Mon Feb 13 11:09:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676297362841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297362841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Image_Filter_tool -c Image_Filter_Tool " "Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297362841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1676297363046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297363620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297363620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297363686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297363686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Image_Filter_Tool.sdc " "Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297364585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297364585 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst14 inst14 " "create_clock -period 1.000 -name inst14 inst14" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676297364645 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst10 inst10 " "create_clock -period 1.000 -name inst10 inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676297364645 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst9 inst9 " "create_clock -period 1.000 -name inst9 inst9" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676297364645 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676297364645 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297364645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297364767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297364767 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1676297364771 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676297364802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676297365544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.285 " "Worst-case setup slack is -114.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.285          -34329.081 inst14  " " -114.285          -34329.081 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -0.375 inst9  " "   -0.375              -0.375 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -0.294 inst10  " "   -0.294              -0.294 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.205 CLOCK_50  " "   -0.205              -0.205 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50  " "    0.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 inst10  " "    0.327               0.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 inst14  " "    0.328               0.000 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 inst9  " "    0.437               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLOCK_50  " "   -3.000              -4.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10069.544 inst14  " "   -2.174          -10069.544 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst10  " "   -1.000              -1.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst9  " "   -1.000              -1.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297365659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297365659 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676297366121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297366155 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676297367902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -101.886 " "Worst-case setup slack is -101.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -101.886          -29981.908 inst14  " " -101.886          -29981.908 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -0.276 inst9  " "   -0.276              -0.276 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.192 inst10  " "   -0.192              -0.192 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.128 CLOCK_50  " "   -0.128              -0.128 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.253 " "Worst-case hold slack is 0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 CLOCK_50  " "    0.253               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 inst10  " "    0.268               0.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 inst14  " "    0.311               0.000 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 inst9  " "    0.381               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 CLOCK_50  " "   -3.000              -4.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10069.544 inst14  " "   -2.174          -10069.544 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst10  " "   -1.000              -1.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst9  " "   -1.000              -1.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297367983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297367983 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1676297368446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1676297368842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.294 " "Worst-case setup slack is -65.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.294          -16572.590 inst14  " "  -65.294          -16572.590 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 inst9  " "    0.025               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 inst10  " "    0.047               0.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 CLOCK_50  " "    0.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 inst14  " "    0.159               0.000 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 inst10  " "    0.187               0.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 CLOCK_50  " "    0.211               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 inst9  " "    0.234               0.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.254 CLOCK_50  " "   -3.000              -4.254 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -9769.000 inst14  " "   -1.000           -9769.000 inst14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst10  " "   -1.000              -1.000 inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 inst9  " "   -1.000              -1.000 inst9 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676297368930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297368930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297369785 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297369786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676297369974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 11:09:29 2023 " "Processing ended: Mon Feb 13 11:09:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676297369974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676297369974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676297369974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297369974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1676297370791 ""}
