/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* top =  1  *)
(* src = "./riscv_core.v:42.1-642.10" *)
module riscv_core(clk_i, rst_i, mem_d_data_rd_i, mem_d_accept_i, mem_d_ack_i, mem_d_error_i, mem_d_resp_tag_i, mem_i_accept_i, mem_i_valid_i, mem_i_error_i, mem_i_inst_i, intr_i, reset_vector_i, cpu_id_i, mem_d_addr_o, mem_d_data_wr_o, mem_d_rd_o, mem_d_wr_o, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o
, mem_d_writeback_o, mem_d_flush_o, mem_i_rd_o, mem_i_flush_o, mem_i_invalidate_o, mem_i_pc_o);
  reg \$auto$verilog_backend.cc:2352:dump_module$2417  = 0;
  (* src = "./riscv_csr.v:321.1-338.4" *)
  reg _0000_;
  (* src = "./riscv_csr.v:321.1-338.4" *)
  reg [31:0] _0001_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg _0002_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg _0003_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg [1:0] _0004_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg _0005_;
  (* src = "./riscv_csr.v:219.1-270.4" *)
  reg [31:0] _0006_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg _0007_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg [31:0] _0008_;
  (* src = "./riscv_csr.v:219.1-270.4" *)
  reg [5:0] _0009_;
  (* src = "./riscv_csr.v:306.1-310.29" *)
  reg _0010_;
  (* src = "./riscv_csr.v:219.1-270.4" *)
  reg [31:0] _0011_;
  (* src = "./riscv_csr.v:219.1-270.4" *)
  reg _0012_;
  (* src = "./riscv_csr.v:321.1-338.4" *)
  reg _0013_;
  (* src = "./riscv_csr.v:132.1-148.4" *)
  reg _0014_;
  (* src = "./riscv_csr.v:282.1-286.66" *)
  reg _0015_;
  (* src = "./riscv_csr.v:295.1-299.46" *)
  reg _0016_;
  (* src = "./riscv_csr.v:240.28-240.58" *)
  wire [5:0] _0017_;
  (* src = "./riscv_csr.v:245.28-245.55" *)
  wire [5:0] _0018_;
  (* src = "./riscv_csr.v:104.48-104.78" *)
  wire [31:0] _0019_;
  (* src = "./riscv_csr.v:105.48-105.78" *)
  wire [31:0] _0020_;
  (* src = "./riscv_csr.v:106.48-106.78" *)
  wire [31:0] _0021_;
  (* src = "./riscv_csr.v:108.48-108.74" *)
  wire [31:0] _0022_;
  (* src = "./riscv_csr.v:109.48-109.74" *)
  wire [31:0] _0023_;
  (* src = "./riscv_csr.v:110.48-110.74" *)
  wire [31:0] _0024_;
  (* src = "./riscv_csr.v:111.48-111.74" *)
  wire [31:0] _0025_;
  (* src = "./riscv_csr.v:112.48-112.74" *)
  wire [31:0] _0026_;
  (* src = "./riscv_csr.v:113.48-113.74" *)
  wire [31:0] _0027_;
  (* src = "./riscv_csr.v:114.48-114.78" *)
  wire [31:0] _0028_;
  (* src = "./riscv_csr.v:115.48-115.74" *)
  wire [31:0] _0029_;
  (* src = "./riscv_csr.v:116.48-116.78" *)
  wire [31:0] _0030_;
  (* src = "./riscv_csr.v:117.48-117.74" *)
  wire [31:0] _0031_;
  (* src = "./riscv_csr.v:239.10-239.40" *)
  wire [31:0] _0032_;
  (* src = "./riscv_csr.v:244.15-244.45" *)
  wire [31:0] _0033_;
  (* src = "./riscv_csr.v:246.15-246.45" *)
  wire [31:0] _0034_;
  (* src = "./riscv_csr.v:262.27-262.48" *)
  wire [31:0] _0035_;
  (* src = "./riscv_csr.v:286.28-286.65" *)
  wire _0036_;
  (* src = "./riscv_csr.v:104.47-104.94" *)
  wire _0037_;
  (* src = "./riscv_csr.v:105.47-105.97" *)
  wire _0038_;
  (* src = "./riscv_csr.v:106.47-106.99" *)
  wire _0039_;
  (* src = "./riscv_csr.v:108.47-108.92" *)
  wire _0040_;
  (* src = "./riscv_csr.v:109.47-109.92" *)
  wire _0041_;
  (* src = "./riscv_csr.v:110.47-110.92" *)
  wire _0042_;
  (* src = "./riscv_csr.v:111.47-111.91" *)
  wire _0043_;
  (* src = "./riscv_csr.v:112.47-112.91" *)
  wire _0044_;
  (* src = "./riscv_csr.v:113.47-113.91" *)
  wire _0045_;
  (* src = "./riscv_csr.v:114.47-114.102" *)
  wire _0046_;
  (* src = "./riscv_csr.v:115.47-115.89" *)
  wire _0047_;
  (* src = "./riscv_csr.v:116.47-116.99" *)
  wire _0048_;
  (* src = "./riscv_csr.v:117.47-117.91" *)
  wire _0049_;
  (* src = "./riscv_csr.v:138.24-138.54" *)
  wire _0050_;
  (* src = "./riscv_csr.v:150.77-150.110" *)
  wire _0051_;
  (* src = "./riscv_csr.v:239.9-239.51" *)
  wire _0052_;
  (* src = "./riscv_csr.v:244.14-244.60" *)
  wire _0053_;
  (* src = "./riscv_csr.v:246.14-246.60" *)
  wire _0054_;
  (* src = "./riscv_csr.v:104.28-104.95" *)
  wire _0055_;
  (* src = "./riscv_csr.v:105.28-105.98" *)
  wire _0056_;
  (* src = "./riscv_csr.v:106.28-106.100" *)
  wire _0057_;
  (* src = "./riscv_csr.v:108.28-108.93" *)
  wire _0058_;
  (* src = "./riscv_csr.v:109.28-109.93" *)
  wire _0059_;
  (* src = "./riscv_csr.v:110.28-110.93" *)
  wire _0060_;
  (* src = "./riscv_csr.v:111.28-111.92" *)
  wire _0061_;
  (* src = "./riscv_csr.v:112.28-112.92" *)
  wire _0062_;
  (* src = "./riscv_csr.v:113.28-113.92" *)
  wire _0063_;
  (* src = "./riscv_csr.v:114.28-114.103" *)
  wire _0064_;
  (* src = "./riscv_csr.v:115.28-115.90" *)
  wire _0065_;
  (* src = "./riscv_csr.v:116.28-116.100" *)
  wire _0066_;
  (* src = "./riscv_csr.v:117.28-117.92" *)
  wire _0067_;
  (* src = "./riscv_csr.v:150.23-150.57" *)
  wire _0068_;
  (* src = "./riscv_csr.v:150.23-150.72" *)
  wire _0069_;
  (* src = "./riscv_csr.v:150.23-150.111" *)
  wire _0070_;
  (* src = "./riscv_csr.v:217.40-217.80" *)
  wire _0071_;
  (* src = "./riscv_csr.v:229.24-229.56" *)
  wire _0072_;
  (* src = "./riscv_csr.v:257.9-257.23" *)
  wire _0073_;
  (* src = "./riscv_csr.v:150.42-150.56" *)
  wire _0074_;
  (* src = "./riscv_csr.v:229.25-229.39" *)
  wire _0075_;
  (* src = "./riscv_csr.v:233.9-233.40" *)
  wire _0076_;
  (* src = "./riscv_csr.v:233.9-233.56" *)
  wire _0077_;
  (* src = "./riscv_csr.v:248.14-248.45" *)
  wire _0078_;
  (* src = "./riscv_csr.v:251.14-251.39" *)
  wire _0079_;
  (* src = "./riscv_csr.v:251.14-251.51" *)
  wire _0080_;
  (* src = "./riscv_csr.v:299.20-299.45" *)
  wire _0081_;
  (* src = "./riscv_csr.v:217.51-217.79" *)
  wire _0082_;
  (* src = "./riscv_csr.v:139.24-139.47" *)
  wire _0083_;
  (* src = "./riscv_csr.v:229.44-229.56" *)
  wire _0084_;
  (* src = "./riscv_csr.v:262.41-262.48" *)
  wire [31:0] _0085_;
  (* src = "./riscv_csr.v:286.45-286.65" *)
  wire _0086_;
  (* src = "./riscv_csr.v:134.23-134.40" *)
  wire _0087_;
  (* src = "./riscv_csr.v:134.23-134.51" *)
  wire _0088_;
  (* src = "./riscv_csr.v:134.23-134.62" *)
  wire _0089_;
  (* src = "./riscv_csr.v:135.23-135.40" *)
  wire _0090_;
  (* src = "./riscv_csr.v:135.23-135.51" *)
  wire _0091_;
  (* src = "./riscv_csr.v:135.23-135.62" *)
  wire _0092_;
  (* src = "./riscv_csr.v:139.23-139.58" *)
  wire _0093_;
  (* src = "./riscv_csr.v:139.23-139.69" *)
  wire _0094_;
  (* src = "./riscv_csr.v:141.24-142.32" *)
  wire _0095_;
  (* src = "./riscv_csr.v:141.24-143.32" *)
  wire _0096_;
  (* src = "./riscv_csr.v:260.27-260.47" *)
  wire [31:0] _0097_;
  (* src = "./riscv_csr.v:286.29-286.41" *)
  wire _0098_;
  (* src = "./riscv_csr.v:141.23-144.75" *)
  wire [31:0] _0099_;
  (* src = "./riscv_csr.v:192.19-192.72" *)
  wire [11:0] _0100_;
  (* src = "./riscv_csr.v:342.31-342.69" *)
  wire [1:0] _0101_;
  (* src = "./riscv_csr.v:347.27-347.82" *)
  wire [1:0] _0102_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0103_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0104_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0105_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0106_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0107_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0108_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0109_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0110_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0111_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0112_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0113_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0114_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0115_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0116_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0117_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0118_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0119_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0120_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0121_;
  (* src = "./riscv_csr_regfile.v:164.1-170.27" *)
  reg _0122_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [1:0] _0123_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0124_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0125_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0126_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg _0127_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0128_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0129_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0130_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0131_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0132_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0133_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0134_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0135_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0136_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0137_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0138_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0139_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0140_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0141_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0142_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0143_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0144_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0145_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0146_;
  (* src = "./riscv_csr_regfile.v:497.1-577.4" *)
  reg [31:0] _0147_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0148_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [31:0] _0149_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [31:0] _0150_;
  (* src = "./riscv_csr_regfile.v:153.1-157.30" *)
  reg [1:0] _0151_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [1:0] _0152_;
  (* src = "./riscv_csr_regfile.v:178.1-213.4" *)
  reg [31:0] _0153_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0154_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0155_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0156_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0157_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0158_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0159_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0160_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0161_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0162_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0163_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0164_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0165_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0166_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0167_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0168_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0169_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0170_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0171_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0172_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0173_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0174_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0175_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0176_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0177_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0178_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0179_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0180_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0181_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [31:0] _0182_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [31:0] _0183_;
  (* src = "./riscv_csr_regfile.v:132.1-150.4" *)
  reg [1:0] _0184_;
  (* src = "./riscv_csr_regfile.v:178.1-213.4" *)
  reg [31:0] _0185_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0186_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0187_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0188_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0189_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0190_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0191_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0192_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0193_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0194_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0195_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0196_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0197_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0198_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0199_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0200_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0201_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0202_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0203_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0204_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0205_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0206_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0207_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0208_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0209_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0210_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0211_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0212_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0213_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0214_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0215_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0216_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0217_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0218_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0219_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0220_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0221_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0222_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0223_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0224_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0225_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0226_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0227_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0228_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0229_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0230_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0231_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0232_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0233_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0234_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0235_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0236_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0237_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0238_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0239_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0240_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0241_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0242_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0243_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0244_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0245_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0246_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0247_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0248_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0249_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0250_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0251_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0252_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0253_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0254_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0255_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0256_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0257_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0258_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0259_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0260_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0261_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0262_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0263_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0264_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0265_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0266_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0267_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0268_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0269_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0270_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0271_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0272_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0273_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg _0274_;
  (* src = "./riscv_csr_regfile.v:585.1-630.4" *)
  reg [31:0] _0275_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0276_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0277_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0278_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0279_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0280_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0281_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0282_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0283_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [1:0] _0284_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0285_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0286_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0287_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0288_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0289_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0290_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0291_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0292_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0293_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0294_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0295_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0296_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg [31:0] _0297_;
  (* src = "./riscv_csr_regfile.v:253.1-485.4" *)
  reg _0298_;
  (* src = "./riscv_csr_regfile.v:266.23-266.43" *)
  wire [31:0] _0299_;
  (* src = "./riscv_csr_regfile.v:557.27-557.49" *)
  wire [31:0] _0300_;
  (* src = "./riscv_csr_regfile.v:628.27-628.49" *)
  wire [31:0] _0301_;
  (* src = "./riscv_csr_regfile.v:146.28-146.49" *)
  wire [31:0] _0302_;
  (* src = "./riscv_csr_regfile.v:184.24-184.53" *)
  wire [31:0] _0303_;
  (* src = "./riscv_csr_regfile.v:185.28-185.53" *)
  wire [31:0] _0304_;
  (* src = "./riscv_csr_regfile.v:186.27-186.53" *)
  wire [31:0] _0305_;
  (* src = "./riscv_csr_regfile.v:187.26-187.53" *)
  wire [31:0] _0306_;
  (* src = "./riscv_csr_regfile.v:188.27-188.53" *)
  wire [31:0] _0307_;
  (* src = "./riscv_csr_regfile.v:189.25-189.48" *)
  wire [31:0] _0308_;
  (* src = "./riscv_csr_regfile.v:190.29-190.156" *)
  wire [31:0] _0309_;
  (* src = "./riscv_csr_regfile.v:191.29-191.156" *)
  wire [31:0] _0310_;
  (* src = "./riscv_csr_regfile.v:250.25-250.44" *)
  wire [5:0] _0311_;
  (* src = "./riscv_csr_regfile.v:281.10-281.29" *)
  wire [5:0] _0312_;
  (* src = "./riscv_csr_regfile.v:436.35-436.61" *)
  wire [31:0] _0313_;
  (* src = "./riscv_csr_regfile.v:437.39-437.65" *)
  wire [31:0] _0314_;
  (* src = "./riscv_csr_regfile.v:438.38-438.64" *)
  wire [31:0] _0315_;
  (* src = "./riscv_csr_regfile.v:439.37-439.63" *)
  wire [31:0] _0316_;
  (* src = "./riscv_csr_regfile.v:440.38-440.64" *)
  wire [31:0] _0317_;
  (* src = "./riscv_csr_regfile.v:441.36-441.62" *)
  wire [31:0] _0318_;
  (* src = "./riscv_csr_regfile.v:442.40-442.169" *)
  wire [31:0] _0319_;
  (* src = "./riscv_csr_regfile.v:443.40-443.169" *)
  wire [31:0] _0320_;
  (* src = "./riscv_csr_regfile.v:444.36-444.62" *)
  wire [31:0] _0321_;
  (* src = "./riscv_csr_regfile.v:445.36-445.62" *)
  wire [31:0] _0322_;
  (* src = "./riscv_csr_regfile.v:449.30-449.56" *)
  wire [31:0] _0323_;
  (* src = "./riscv_csr_regfile.v:453.39-453.65" *)
  wire [31:0] _0324_;
  (* src = "./riscv_csr_regfile.v:454.38-454.64" *)
  wire [31:0] _0325_;
  (* src = "./riscv_csr_regfile.v:455.37-455.63" *)
  wire [31:0] _0326_;
  (* src = "./riscv_csr_regfile.v:456.38-456.64" *)
  wire [31:0] _0327_;
  (* src = "./riscv_csr_regfile.v:457.39-457.65" *)
  wire [31:0] _0328_;
  (* src = "./riscv_csr_regfile.v:458.35-458.61" *)
  wire [31:0] _0329_;
  (* src = "./riscv_csr_regfile.v:459.37-459.115" *)
  wire [31:0] _0330_;
  (* src = "./riscv_csr_regfile.v:459.120-459.200" *)
  wire [31:0] _0331_;
  (* src = "./riscv_csr_regfile.v:460.41-460.86" *)
  wire [31:0] _0332_;
  (* src = "./riscv_csr_regfile.v:460.91-460.137" *)
  wire [31:0] _0333_;
  (* src = "./riscv_csr_regfile.v:461.41-461.86" *)
  wire [31:0] _0334_;
  (* src = "./riscv_csr_regfile.v:461.91-461.137" *)
  wire [31:0] _0335_;
  (* src = "./riscv_csr_regfile.v:167.24-167.46" *)
  wire _0336_;
  (* src = "./riscv_csr_regfile.v:167.65-167.87" *)
  wire _0337_;
  (* src = "./riscv_csr_regfile.v:169.10-169.32" *)
  wire _0338_;
  (* src = "./riscv_csr_regfile.v:169.36-169.58" *)
  wire _0339_;
  (* src = "./riscv_csr_regfile.v:172.35-172.57" *)
  wire _0340_;
  (* src = "./riscv_csr_regfile.v:172.75-172.97" *)
  wire _0341_;
  (* src = "./riscv_csr_regfile.v:250.24-250.54" *)
  wire _0342_;
  (* src = "./riscv_csr_regfile.v:281.9-281.39" *)
  wire _0343_;
  (* src = "./riscv_csr_regfile.v:284.13-284.31" *)
  wire _0344_;
  (* src = "./riscv_csr_regfile.v:313.29-313.48" *)
  wire _0345_;
  (* src = "./riscv_csr_regfile.v:338.13-338.37" *)
  wire _0346_;
  (* src = "./riscv_csr_regfile.v:369.25-369.44" *)
  wire _0347_;
  (* src = "./riscv_csr_regfile.v:475.29-475.59" *)
  wire _0348_;
  (* src = "./riscv_csr_regfile.v:556.9-556.37" *)
  wire _0349_;
  (* src = "./riscv_csr_regfile.v:591.9-591.29" *)
  wire _0350_;
  (* src = "./riscv_csr_regfile.v:594.28-594.46" *)
  wire _0351_;
  (* src = "./riscv_csr_regfile.v:600.13-600.37" *)
  wire _0352_;
  (* src = "./riscv_csr_regfile.v:625.14-625.34" *)
  wire _0353_;
  (* src = "./riscv_csr_regfile.v:335.14-335.34" *)
  wire _0354_;
  (* src = "./riscv_csr_regfile.v:597.14-597.34" *)
  wire _0355_;
  (* src = "./riscv_csr_regfile.v:335.38-335.58" *)
  wire _0356_;
  (* src = "./riscv_csr_regfile.v:597.38-597.58" *)
  wire _0357_;
  (* src = "./riscv_csr_regfile.v:167.11-167.46" *)
  wire _0358_;
  (* src = "./riscv_csr_regfile.v:167.52-167.87" *)
  wire _0359_;
  (* src = "./riscv_csr_regfile.v:172.22-172.57" *)
  wire _0360_;
  (* src = "./riscv_csr_regfile.v:172.62-172.97" *)
  wire _0361_;
  (* src = "./riscv_csr_regfile.v:335.14-335.58" *)
  wire _0362_;
  (* src = "./riscv_csr_regfile.v:365.14-365.45" *)
  wire _0363_;
  (* src = "./riscv_csr_regfile.v:469.9-469.43" *)
  wire _0364_;
  (* src = "./riscv_csr_regfile.v:470.9-470.43" *)
  wire _0365_;
  (* src = "./riscv_csr_regfile.v:471.9-471.42" *)
  wire _0366_;
  (* src = "./riscv_csr_regfile.v:472.9-472.42" *)
  wire _0367_;
  (* src = "./riscv_csr_regfile.v:475.9-475.59" *)
  wire _0368_;
  (* src = "./riscv_csr_regfile.v:597.14-597.58" *)
  wire _0369_;
  (* src = "./riscv_csr_regfile.v:613.14-613.45" *)
  wire _0370_;
  (* src = "./riscv_csr_regfile.v:167.10-167.88" *)
  wire _0371_;
  (* src = "./riscv_csr_regfile.v:169.10-169.58" *)
  wire _0372_;
  (* src = "./riscv_csr_regfile.v:169.10-169.76" *)
  wire _0373_;
  (* src = "./riscv_csr_regfile.v:470.25-470.43" *)
  wire _0374_;
  (* src = "./riscv_csr_regfile.v:472.25-472.42" *)
  wire _0375_;
  (* src = "./riscv_csr_regfile.v:172.21-172.98" *)
  wire _0376_;
  (* src = "./riscv_csr_regfile.v:172.21-172.114" *)
  wire _0377_;
  (* src = "./riscv_csr_regfile.v:459.36-459.201" *)
  wire [31:0] _0378_;
  (* src = "./riscv_csr_regfile.v:460.40-460.138" *)
  wire [31:0] _0379_;
  (* src = "./riscv_csr_regfile.v:461.40-461.138" *)
  wire [31:0] _0380_;
  (* src = "./riscv_csr_regfile.v:484.17-484.43" *)
  wire [31:0] _0381_;
  (* src = "./riscv_csr_regfile.v:156.10-156.23" *)
  wire _0382_;
  (* src = "./riscv_csr_regfile.v:169.63-169.75" *)
  wire _0383_;
  (* src = "./riscv_csr_regfile.v:147.27-147.62" *)
  wire [31:0] _0384_;
  (* src = "./riscv_csr_regfile.v:354.36-354.61" *)
  wire [1:0] _0385_;
  (* src = "./riscv_csr_regfile.v:553.27-553.64" *)
  wire [31:0] _0386_;
  (* src = "./riscv_csr_regfile.v:594.27-594.75" *)
  wire [31:0] _0387_;
  (* src = "./riscv_decode.v:134.37-134.83" *)
  wire _0388_;
  (* src = "./riscv_decode.v:140.25-140.71" *)
  wire _0389_;
  (* src = "./riscv_decode.v:134.36-134.111" *)
  wire [31:0] _0390_;
  (* src = "./riscv_decoder.v:100.23-100.46" *)
  wire [31:0] _0391_;
  (* src = "./riscv_decoder.v:101.23-101.46" *)
  wire [31:0] _0392_;
  (* src = "./riscv_decoder.v:102.23-102.46" *)
  wire [31:0] _0393_;
  (* src = "./riscv_decoder.v:103.23-103.42" *)
  wire [31:0] _0394_;
  (* src = "./riscv_decoder.v:104.23-104.42" *)
  wire [31:0] _0395_;
  (* src = "./riscv_decoder.v:105.23-105.42" *)
  wire [31:0] _0396_;
  (* src = "./riscv_decoder.v:106.23-106.42" *)
  wire [31:0] _0397_;
  (* src = "./riscv_decoder.v:107.23-107.42" *)
  wire [31:0] _0398_;
  (* src = "./riscv_decoder.v:108.23-108.42" *)
  wire [31:0] _0399_;
  (* src = "./riscv_decoder.v:109.23-109.46" *)
  wire [31:0] _0400_;
  (* src = "./riscv_decoder.v:110.23-110.42" *)
  wire [31:0] _0401_;
  (* src = "./riscv_decoder.v:111.23-111.42" *)
  wire [31:0] _0402_;
  (* src = "./riscv_decoder.v:112.23-112.46" *)
  wire [31:0] _0403_;
  (* src = "./riscv_decoder.v:113.42-113.65" *)
  wire [31:0] _0404_;
  (* src = "./riscv_decoder.v:114.42-114.65" *)
  wire [31:0] _0405_;
  (* src = "./riscv_decoder.v:115.42-115.65" *)
  wire [31:0] _0406_;
  (* src = "./riscv_decoder.v:116.42-116.65" *)
  wire [31:0] _0407_;
  (* src = "./riscv_decoder.v:117.42-117.65" *)
  wire [31:0] _0408_;
  (* src = "./riscv_decoder.v:118.42-118.65" *)
  wire [31:0] _0409_;
  (* src = "./riscv_decoder.v:119.42-119.65" *)
  wire [31:0] _0410_;
  (* src = "./riscv_decoder.v:120.42-120.65" *)
  wire [31:0] _0411_;
  (* src = "./riscv_decoder.v:124.23-124.42" *)
  wire [31:0] _0412_;
  (* src = "./riscv_decoder.v:125.23-125.40" *)
  wire [31:0] _0413_;
  (* src = "./riscv_decoder.v:126.23-126.40" *)
  wire [31:0] _0414_;
  (* src = "./riscv_decoder.v:127.23-127.40" *)
  wire [31:0] _0415_;
  (* src = "./riscv_decoder.v:128.23-128.42" *)
  wire [31:0] _0416_;
  (* src = "./riscv_decoder.v:129.23-129.46" *)
  wire [31:0] _0417_;
  (* src = "./riscv_decoder.v:130.23-130.42" *)
  wire [31:0] _0418_;
  (* src = "./riscv_decoder.v:131.23-131.42" *)
  wire [31:0] _0419_;
  (* src = "./riscv_decoder.v:132.23-132.42" *)
  wire [31:0] _0420_;
  (* src = "./riscv_decoder.v:133.23-133.46" *)
  wire [31:0] _0421_;
  (* src = "./riscv_decoder.v:134.23-134.46" *)
  wire [31:0] _0422_;
  (* src = "./riscv_decoder.v:135.23-135.42" *)
  wire [31:0] _0423_;
  (* src = "./riscv_decoder.v:136.23-136.42" *)
  wire [31:0] _0424_;
  (* src = "./riscv_decoder.v:137.23-137.46" *)
  wire [31:0] _0425_;
  (* src = "./riscv_decoder.v:138.23-138.46" *)
  wire [31:0] _0426_;
  (* src = "./riscv_decoder.v:139.23-139.46" *)
  wire [31:0] _0427_;
  (* src = "./riscv_decoder.v:140.23-140.46" *)
  wire [31:0] _0428_;
  (* src = "./riscv_decoder.v:141.23-141.46" *)
  wire [31:0] _0429_;
  (* src = "./riscv_decoder.v:142.23-142.46" *)
  wire [31:0] _0430_;
  (* src = "./riscv_decoder.v:143.23-143.46" *)
  wire [31:0] _0431_;
  (* src = "./riscv_decoder.v:144.23-144.46" *)
  wire [31:0] _0432_;
  (* src = "./riscv_decoder.v:145.23-145.46" *)
  wire [31:0] _0433_;
  (* src = "./riscv_decoder.v:146.23-146.46" *)
  wire [31:0] _0434_;
  (* src = "./riscv_decoder.v:147.23-147.42" *)
  wire [31:0] _0435_;
  (* src = "./riscv_decoder.v:148.23-148.42" *)
  wire [31:0] _0436_;
  (* src = "./riscv_decoder.v:149.23-149.42" *)
  wire [31:0] _0437_;
  (* src = "./riscv_decoder.v:150.23-150.42" *)
  wire [31:0] _0438_;
  (* src = "./riscv_decoder.v:151.23-151.42" *)
  wire [31:0] _0439_;
  (* src = "./riscv_decoder.v:152.23-152.42" *)
  wire [31:0] _0440_;
  (* src = "./riscv_decoder.v:153.23-153.46" *)
  wire [31:0] _0441_;
  (* src = "./riscv_decoder.v:154.23-154.46" *)
  wire [31:0] _0442_;
  (* src = "./riscv_decoder.v:155.23-155.46" *)
  wire [31:0] _0443_;
  (* src = "./riscv_decoder.v:156.23-156.46" *)
  wire [31:0] _0444_;
  (* src = "./riscv_decoder.v:157.23-157.46" *)
  wire [31:0] _0445_;
  (* src = "./riscv_decoder.v:158.23-158.46" *)
  wire [31:0] _0446_;
  (* src = "./riscv_decoder.v:159.23-159.46" *)
  wire [31:0] _0447_;
  (* src = "./riscv_decoder.v:160.23-160.46" *)
  wire [31:0] _0448_;
  (* src = "./riscv_decoder.v:161.23-161.42" *)
  wire [31:0] _0449_;
  (* src = "./riscv_decoder.v:162.23-162.42" *)
  wire [31:0] _0450_;
  (* src = "./riscv_decoder.v:163.23-163.42" *)
  wire [31:0] _0451_;
  (* src = "./riscv_decoder.v:164.23-164.42" *)
  wire [31:0] _0452_;
  (* src = "./riscv_decoder.v:165.23-165.42" *)
  wire [31:0] _0453_;
  (* src = "./riscv_decoder.v:166.23-166.42" *)
  wire [31:0] _0454_;
  (* src = "./riscv_decoder.v:168.23-168.42" *)
  wire [31:0] _0455_;
  (* src = "./riscv_decoder.v:169.23-169.42" *)
  wire [31:0] _0456_;
  (* src = "./riscv_decoder.v:170.23-170.42" *)
  wire [31:0] _0457_;
  (* src = "./riscv_decoder.v:171.23-171.42" *)
  wire [31:0] _0458_;
  (* src = "./riscv_decoder.v:172.23-172.42" *)
  wire [31:0] _0459_;
  (* src = "./riscv_decoder.v:173.23-173.42" *)
  wire [31:0] _0460_;
  (* src = "./riscv_decoder.v:174.23-174.46" *)
  wire [31:0] _0461_;
  (* src = "./riscv_decoder.v:175.23-175.46" *)
  wire [31:0] _0462_;
  (* src = "./riscv_decoder.v:176.23-176.46" *)
  wire [31:0] _0463_;
  (* src = "./riscv_decoder.v:177.23-177.40" *)
  wire [31:0] _0464_;
  (* src = "./riscv_decoder.v:178.23-178.40" *)
  wire [31:0] _0465_;
  (* src = "./riscv_decoder.v:179.23-179.46" *)
  wire [31:0] _0466_;
  (* src = "./riscv_decoder.v:180.23-180.46" *)
  wire [31:0] _0467_;
  (* src = "./riscv_decoder.v:181.23-181.46" *)
  wire [31:0] _0468_;
  (* src = "./riscv_decoder.v:182.23-182.46" *)
  wire [31:0] _0469_;
  (* src = "./riscv_decoder.v:183.23-183.46" *)
  wire [31:0] _0470_;
  (* src = "./riscv_decoder.v:184.23-184.46" *)
  wire [31:0] _0471_;
  (* src = "./riscv_decoder.v:185.23-185.46" *)
  wire [31:0] _0472_;
  (* src = "./riscv_decoder.v:186.23-186.46" *)
  wire [31:0] _0473_;
  (* src = "./riscv_decoder.v:187.23-187.46" *)
  wire [31:0] _0474_;
  (* src = "./riscv_decoder.v:188.23-188.46" *)
  wire [31:0] _0475_;
  (* src = "./riscv_decoder.v:190.23-190.42" *)
  wire [31:0] _0476_;
  (* src = "./riscv_decoder.v:191.23-191.42" *)
  wire [31:0] _0477_;
  (* src = "./riscv_decoder.v:192.23-192.42" *)
  wire [31:0] _0478_;
  (* src = "./riscv_decoder.v:193.23-193.42" *)
  wire [31:0] _0479_;
  (* src = "./riscv_decoder.v:194.23-194.42" *)
  wire [31:0] _0480_;
  (* src = "./riscv_decoder.v:195.23-195.42" *)
  wire [31:0] _0481_;
  (* src = "./riscv_decoder.v:196.23-196.42" *)
  wire [31:0] _0482_;
  (* src = "./riscv_decoder.v:197.23-197.42" *)
  wire [31:0] _0483_;
  (* src = "./riscv_decoder.v:198.23-198.42" *)
  wire [31:0] _0484_;
  (* src = "./riscv_decoder.v:200.23-200.40" *)
  wire [31:0] _0485_;
  (* src = "./riscv_decoder.v:201.23-201.42" *)
  wire [31:0] _0486_;
  (* src = "./riscv_decoder.v:202.23-202.42" *)
  wire [31:0] _0487_;
  (* src = "./riscv_decoder.v:203.23-203.42" *)
  wire [31:0] _0488_;
  (* src = "./riscv_decoder.v:204.23-204.42" *)
  wire [31:0] _0489_;
  (* src = "./riscv_decoder.v:205.23-205.42" *)
  wire [31:0] _0490_;
  (* src = "./riscv_decoder.v:206.23-206.42" *)
  wire [31:0] _0491_;
  (* src = "./riscv_decoder.v:207.23-207.42" *)
  wire [31:0] _0492_;
  (* src = "./riscv_decoder.v:210.24-210.47" *)
  wire [31:0] _0493_;
  (* src = "./riscv_decoder.v:211.23-211.46" *)
  wire [31:0] _0494_;
  (* src = "./riscv_decoder.v:212.23-212.46" *)
  wire [31:0] _0495_;
  (* src = "./riscv_decoder.v:213.23-213.46" *)
  wire [31:0] _0496_;
  (* src = "./riscv_decoder.v:216.24-216.47" *)
  wire [31:0] _0497_;
  (* src = "./riscv_decoder.v:217.23-217.46" *)
  wire [31:0] _0498_;
  (* src = "./riscv_decoder.v:218.23-218.46" *)
  wire [31:0] _0499_;
  (* src = "./riscv_decoder.v:219.23-219.46" *)
  wire [31:0] _0500_;
  (* src = "./riscv_decoder.v:221.23-221.46" *)
  wire [31:0] _0501_;
  (* src = "./riscv_decoder.v:222.23-222.46" *)
  wire [31:0] _0502_;
  (* src = "./riscv_decoder.v:223.23-223.46" *)
  wire [31:0] _0503_;
  (* src = "./riscv_decoder.v:224.23-224.42" *)
  wire [31:0] _0504_;
  (* src = "./riscv_decoder.v:225.23-225.42" *)
  wire [31:0] _0505_;
  (* src = "./riscv_decoder.v:226.23-226.42" *)
  wire [31:0] _0506_;
  (* src = "./riscv_decoder.v:227.23-227.42" *)
  wire [31:0] _0507_;
  (* src = "./riscv_decoder.v:228.23-228.42" *)
  wire [31:0] _0508_;
  (* src = "./riscv_decoder.v:229.23-229.42" *)
  wire [31:0] _0509_;
  (* src = "./riscv_decoder.v:230.23-230.46" *)
  wire [31:0] _0510_;
  (* src = "./riscv_decoder.v:231.23-231.42" *)
  wire [31:0] _0511_;
  (* src = "./riscv_decoder.v:232.23-232.42" *)
  wire [31:0] _0512_;
  (* src = "./riscv_decoder.v:233.23-233.46" *)
  wire [31:0] _0513_;
  (* src = "./riscv_decoder.v:62.24-62.43" *)
  wire [31:0] _0514_;
  (* src = "./riscv_decoder.v:63.23-63.42" *)
  wire [31:0] _0515_;
  (* src = "./riscv_decoder.v:64.23-64.42" *)
  wire [31:0] _0516_;
  (* src = "./riscv_decoder.v:65.23-65.42" *)
  wire [31:0] _0517_;
  (* src = "./riscv_decoder.v:66.23-66.42" *)
  wire [31:0] _0518_;
  (* src = "./riscv_decoder.v:67.23-67.42" *)
  wire [31:0] _0519_;
  (* src = "./riscv_decoder.v:68.23-68.46" *)
  wire [31:0] _0520_;
  (* src = "./riscv_decoder.v:69.23-69.46" *)
  wire [31:0] _0521_;
  (* src = "./riscv_decoder.v:70.23-70.46" *)
  wire [31:0] _0522_;
  (* src = "./riscv_decoder.v:71.23-71.40" *)
  wire [31:0] _0523_;
  (* src = "./riscv_decoder.v:72.23-72.40" *)
  wire [31:0] _0524_;
  (* src = "./riscv_decoder.v:73.23-73.46" *)
  wire [31:0] _0525_;
  (* src = "./riscv_decoder.v:74.23-74.46" *)
  wire [31:0] _0526_;
  (* src = "./riscv_decoder.v:75.23-75.46" *)
  wire [31:0] _0527_;
  (* src = "./riscv_decoder.v:76.23-76.46" *)
  wire [31:0] _0528_;
  (* src = "./riscv_decoder.v:77.23-77.46" *)
  wire [31:0] _0529_;
  (* src = "./riscv_decoder.v:78.23-78.46" *)
  wire [31:0] _0530_;
  (* src = "./riscv_decoder.v:79.23-79.46" *)
  wire [31:0] _0531_;
  (* src = "./riscv_decoder.v:80.23-80.46" *)
  wire [31:0] _0532_;
  (* src = "./riscv_decoder.v:81.23-81.46" *)
  wire [31:0] _0533_;
  (* src = "./riscv_decoder.v:82.23-82.46" *)
  wire [31:0] _0534_;
  (* src = "./riscv_decoder.v:83.23-83.40" *)
  wire [31:0] _0535_;
  (* src = "./riscv_decoder.v:84.23-84.42" *)
  wire [31:0] _0536_;
  (* src = "./riscv_decoder.v:85.23-85.42" *)
  wire [31:0] _0537_;
  (* src = "./riscv_decoder.v:86.23-86.42" *)
  wire [31:0] _0538_;
  (* src = "./riscv_decoder.v:87.23-87.42" *)
  wire [31:0] _0539_;
  (* src = "./riscv_decoder.v:88.23-88.42" *)
  wire [31:0] _0540_;
  (* src = "./riscv_decoder.v:89.23-89.42" *)
  wire [31:0] _0541_;
  (* src = "./riscv_decoder.v:90.23-90.42" *)
  wire [31:0] _0542_;
  (* src = "./riscv_decoder.v:91.23-91.42" *)
  wire [31:0] _0543_;
  (* src = "./riscv_decoder.v:92.23-92.42" *)
  wire [31:0] _0544_;
  (* src = "./riscv_decoder.v:93.23-93.42" *)
  wire [31:0] _0545_;
  (* src = "./riscv_decoder.v:94.23-94.42" *)
  wire [31:0] _0546_;
  (* src = "./riscv_decoder.v:95.23-95.42" *)
  wire [31:0] _0547_;
  (* src = "./riscv_decoder.v:96.23-96.42" *)
  wire [31:0] _0548_;
  (* src = "./riscv_decoder.v:97.23-97.42" *)
  wire [31:0] _0549_;
  (* src = "./riscv_decoder.v:98.23-98.42" *)
  wire [31:0] _0550_;
  (* src = "./riscv_decoder.v:99.23-99.42" *)
  wire [31:0] _0551_;
  (* src = "./riscv_decoder.v:100.22-100.57" *)
  wire _0552_;
  (* src = "./riscv_decoder.v:101.22-101.61" *)
  wire _0553_;
  (* src = "./riscv_decoder.v:102.22-102.61" *)
  wire _0554_;
  (* src = "./riscv_decoder.v:103.22-103.55" *)
  wire _0555_;
  (* src = "./riscv_decoder.v:104.22-104.55" *)
  wire _0556_;
  (* src = "./riscv_decoder.v:105.22-105.55" *)
  wire _0557_;
  (* src = "./riscv_decoder.v:106.22-106.55" *)
  wire _0558_;
  (* src = "./riscv_decoder.v:107.22-107.55" *)
  wire _0559_;
  (* src = "./riscv_decoder.v:108.22-108.55" *)
  wire _0560_;
  (* src = "./riscv_decoder.v:109.22-109.63" *)
  wire _0561_;
  (* src = "./riscv_decoder.v:110.22-110.52" *)
  wire _0562_;
  (* src = "./riscv_decoder.v:111.22-111.55" *)
  wire _0563_;
  (* src = "./riscv_decoder.v:112.22-112.63" *)
  wire _0564_;
  (* src = "./riscv_decoder.v:113.41-113.81" *)
  wire _0565_;
  (* src = "./riscv_decoder.v:114.41-114.81" *)
  wire _0566_;
  (* src = "./riscv_decoder.v:115.41-115.81" *)
  wire _0567_;
  (* src = "./riscv_decoder.v:116.41-116.81" *)
  wire _0568_;
  (* src = "./riscv_decoder.v:117.41-117.81" *)
  wire _0569_;
  (* src = "./riscv_decoder.v:118.41-118.81" *)
  wire _0570_;
  (* src = "./riscv_decoder.v:119.41-119.81" *)
  wire _0571_;
  (* src = "./riscv_decoder.v:120.41-120.81" *)
  wire _0572_;
  (* src = "./riscv_decoder.v:124.22-124.53" *)
  wire _0573_;
  (* src = "./riscv_decoder.v:125.22-125.51" *)
  wire _0574_;
  (* src = "./riscv_decoder.v:126.22-126.51" *)
  wire _0575_;
  (* src = "./riscv_decoder.v:127.22-127.51" *)
  wire _0576_;
  (* src = "./riscv_decoder.v:128.22-128.53" *)
  wire _0577_;
  (* src = "./riscv_decoder.v:129.22-129.59" *)
  wire _0578_;
  (* src = "./riscv_decoder.v:130.22-130.55" *)
  wire _0579_;
  (* src = "./riscv_decoder.v:131.22-131.55" *)
  wire _0580_;
  (* src = "./riscv_decoder.v:132.22-132.55" *)
  wire _0581_;
  (* src = "./riscv_decoder.v:133.22-133.59" *)
  wire _0582_;
  (* src = "./riscv_decoder.v:134.22-134.63" *)
  wire _0583_;
  (* src = "./riscv_decoder.v:135.22-135.55" *)
  wire _0584_;
  (* src = "./riscv_decoder.v:136.22-136.55" *)
  wire _0585_;
  (* src = "./riscv_decoder.v:137.22-137.57" *)
  wire _0586_;
  (* src = "./riscv_decoder.v:138.22-138.63" *)
  wire _0587_;
  (* src = "./riscv_decoder.v:139.22-139.59" *)
  wire _0588_;
  (* src = "./riscv_decoder.v:140.22-140.59" *)
  wire _0589_;
  (* src = "./riscv_decoder.v:141.22-141.59" *)
  wire _0590_;
  (* src = "./riscv_decoder.v:142.22-142.59" *)
  wire _0591_;
  (* src = "./riscv_decoder.v:143.22-143.59" *)
  wire _0592_;
  (* src = "./riscv_decoder.v:144.22-144.63" *)
  wire _0593_;
  (* src = "./riscv_decoder.v:145.22-145.59" *)
  wire _0594_;
  (* src = "./riscv_decoder.v:146.22-146.59" *)
  wire _0595_;
  (* src = "./riscv_decoder.v:147.22-147.52" *)
  wire _0596_;
  (* src = "./riscv_decoder.v:148.22-148.55" *)
  wire _0597_;
  (* src = "./riscv_decoder.v:149.22-149.55" *)
  wire _0598_;
  (* src = "./riscv_decoder.v:150.22-150.55" *)
  wire _0599_;
  (* src = "./riscv_decoder.v:151.22-151.55" *)
  wire _0600_;
  (* src = "./riscv_decoder.v:152.22-152.55" *)
  wire _0601_;
  (* src = "./riscv_decoder.v:153.22-153.62" *)
  wire _0602_;
  (* src = "./riscv_decoder.v:154.22-154.62" *)
  wire _0603_;
  (* src = "./riscv_decoder.v:155.22-155.62" *)
  wire _0604_;
  (* src = "./riscv_decoder.v:156.22-156.62" *)
  wire _0605_;
  (* src = "./riscv_decoder.v:157.22-157.62" *)
  wire _0606_;
  (* src = "./riscv_decoder.v:158.22-158.62" *)
  wire _0607_;
  (* src = "./riscv_decoder.v:159.22-159.62" *)
  wire _0608_;
  (* src = "./riscv_decoder.v:160.22-160.62" *)
  wire _0609_;
  (* src = "./riscv_decoder.v:161.22-161.55" *)
  wire _0610_;
  (* src = "./riscv_decoder.v:162.22-162.55" *)
  wire _0611_;
  (* src = "./riscv_decoder.v:163.22-163.55" *)
  wire _0612_;
  (* src = "./riscv_decoder.v:164.22-164.55" *)
  wire _0613_;
  (* src = "./riscv_decoder.v:165.22-165.55" *)
  wire _0614_;
  (* src = "./riscv_decoder.v:166.22-166.55" *)
  wire _0615_;
  (* src = "./riscv_decoder.v:168.22-168.55" *)
  wire _0616_;
  (* src = "./riscv_decoder.v:169.22-169.53" *)
  wire _0617_;
  (* src = "./riscv_decoder.v:170.22-170.55" *)
  wire _0618_;
  (* src = "./riscv_decoder.v:171.22-171.55" *)
  wire _0619_;
  (* src = "./riscv_decoder.v:172.22-172.55" *)
  wire _0620_;
  (* src = "./riscv_decoder.v:173.22-173.55" *)
  wire _0621_;
  (* src = "./riscv_decoder.v:174.22-174.59" *)
  wire _0622_;
  (* src = "./riscv_decoder.v:175.22-175.59" *)
  wire _0623_;
  (* src = "./riscv_decoder.v:176.22-176.63" *)
  wire _0624_;
  (* src = "./riscv_decoder.v:177.22-177.51" *)
  wire _0625_;
  (* src = "./riscv_decoder.v:178.22-178.51" *)
  wire _0626_;
  (* src = "./riscv_decoder.v:179.22-179.57" *)
  wire _0627_;
  (* src = "./riscv_decoder.v:180.22-180.63" *)
  wire _0628_;
  (* src = "./riscv_decoder.v:181.22-181.59" *)
  wire _0629_;
  (* src = "./riscv_decoder.v:182.22-182.59" *)
  wire _0630_;
  (* src = "./riscv_decoder.v:183.22-183.59" *)
  wire _0631_;
  (* src = "./riscv_decoder.v:184.22-184.59" *)
  wire _0632_;
  (* src = "./riscv_decoder.v:185.22-185.59" *)
  wire _0633_;
  (* src = "./riscv_decoder.v:186.22-186.59" *)
  wire _0634_;
  (* src = "./riscv_decoder.v:187.22-187.59" *)
  wire _0635_;
  (* src = "./riscv_decoder.v:188.22-188.63" *)
  wire _0636_;
  (* src = "./riscv_decoder.v:190.22-190.52" *)
  wire _0637_;
  (* src = "./riscv_decoder.v:191.22-191.55" *)
  wire _0638_;
  (* src = "./riscv_decoder.v:192.22-192.55" *)
  wire _0639_;
  (* src = "./riscv_decoder.v:193.22-193.55" *)
  wire _0640_;
  (* src = "./riscv_decoder.v:194.22-194.55" *)
  wire _0641_;
  (* src = "./riscv_decoder.v:195.22-195.55" *)
  wire _0642_;
  (* src = "./riscv_decoder.v:196.22-196.53" *)
  wire _0643_;
  (* src = "./riscv_decoder.v:197.22-197.55" *)
  wire _0644_;
  (* src = "./riscv_decoder.v:198.22-198.55" *)
  wire _0645_;
  (* src = "./riscv_decoder.v:200.22-200.51" *)
  wire _0646_;
  (* src = "./riscv_decoder.v:201.22-201.53" *)
  wire _0647_;
  (* src = "./riscv_decoder.v:202.22-202.53" *)
  wire _0648_;
  (* src = "./riscv_decoder.v:203.22-203.55" *)
  wire _0649_;
  (* src = "./riscv_decoder.v:204.22-204.55" *)
  wire _0650_;
  (* src = "./riscv_decoder.v:205.22-205.55" *)
  wire _0651_;
  (* src = "./riscv_decoder.v:206.22-206.55" *)
  wire _0652_;
  (* src = "./riscv_decoder.v:207.22-207.55" *)
  wire _0653_;
  (* src = "./riscv_decoder.v:210.23-210.63" *)
  wire _0654_;
  (* src = "./riscv_decoder.v:211.22-211.62" *)
  wire _0655_;
  (* src = "./riscv_decoder.v:212.22-212.62" *)
  wire _0656_;
  (* src = "./riscv_decoder.v:213.22-213.62" *)
  wire _0657_;
  (* src = "./riscv_decoder.v:216.23-216.63" *)
  wire _0658_;
  (* src = "./riscv_decoder.v:217.22-217.62" *)
  wire _0659_;
  (* src = "./riscv_decoder.v:218.22-218.62" *)
  wire _0660_;
  (* src = "./riscv_decoder.v:219.22-219.62" *)
  wire _0661_;
  (* src = "./riscv_decoder.v:221.22-221.57" *)
  wire _0662_;
  (* src = "./riscv_decoder.v:222.22-222.61" *)
  wire _0663_;
  (* src = "./riscv_decoder.v:223.22-223.61" *)
  wire _0664_;
  (* src = "./riscv_decoder.v:224.22-224.55" *)
  wire _0665_;
  (* src = "./riscv_decoder.v:225.22-225.55" *)
  wire _0666_;
  (* src = "./riscv_decoder.v:226.22-226.55" *)
  wire _0667_;
  (* src = "./riscv_decoder.v:227.22-227.55" *)
  wire _0668_;
  (* src = "./riscv_decoder.v:228.22-228.55" *)
  wire _0669_;
  (* src = "./riscv_decoder.v:229.22-229.55" *)
  wire _0670_;
  (* src = "./riscv_decoder.v:230.22-230.63" *)
  wire _0671_;
  (* src = "./riscv_decoder.v:231.22-231.52" *)
  wire _0672_;
  (* src = "./riscv_decoder.v:232.22-232.55" *)
  wire _0673_;
  (* src = "./riscv_decoder.v:233.22-233.63" *)
  wire _0674_;
  (* src = "./riscv_decoder.v:62.23-62.56" *)
  wire _0675_;
  (* src = "./riscv_decoder.v:63.22-63.53" *)
  wire _0676_;
  (* src = "./riscv_decoder.v:64.22-64.55" *)
  wire _0677_;
  (* src = "./riscv_decoder.v:65.22-65.55" *)
  wire _0678_;
  (* src = "./riscv_decoder.v:66.22-66.55" *)
  wire _0679_;
  (* src = "./riscv_decoder.v:67.22-67.55" *)
  wire _0680_;
  (* src = "./riscv_decoder.v:68.22-68.59" *)
  wire _0681_;
  (* src = "./riscv_decoder.v:69.22-69.59" *)
  wire _0682_;
  (* src = "./riscv_decoder.v:70.22-70.63" *)
  wire _0683_;
  (* src = "./riscv_decoder.v:71.22-71.51" *)
  wire _0684_;
  (* src = "./riscv_decoder.v:72.22-72.51" *)
  wire _0685_;
  (* src = "./riscv_decoder.v:73.22-73.57" *)
  wire _0686_;
  (* src = "./riscv_decoder.v:74.22-74.63" *)
  wire _0687_;
  (* src = "./riscv_decoder.v:75.22-75.59" *)
  wire _0688_;
  (* src = "./riscv_decoder.v:76.22-76.59" *)
  wire _0689_;
  (* src = "./riscv_decoder.v:77.22-77.59" *)
  wire _0690_;
  (* src = "./riscv_decoder.v:78.22-78.59" *)
  wire _0691_;
  (* src = "./riscv_decoder.v:79.22-79.59" *)
  wire _0692_;
  (* src = "./riscv_decoder.v:80.22-80.59" *)
  wire _0693_;
  (* src = "./riscv_decoder.v:81.22-81.59" *)
  wire _0694_;
  (* src = "./riscv_decoder.v:82.22-82.63" *)
  wire _0695_;
  (* src = "./riscv_decoder.v:83.22-83.51" *)
  wire _0696_;
  (* src = "./riscv_decoder.v:84.22-84.53" *)
  wire _0697_;
  (* src = "./riscv_decoder.v:85.22-85.53" *)
  wire _0698_;
  (* src = "./riscv_decoder.v:86.22-86.55" *)
  wire _0699_;
  (* src = "./riscv_decoder.v:87.22-87.55" *)
  wire _0700_;
  (* src = "./riscv_decoder.v:88.22-88.55" *)
  wire _0701_;
  (* src = "./riscv_decoder.v:89.22-89.55" *)
  wire _0702_;
  (* src = "./riscv_decoder.v:90.22-90.55" *)
  wire _0703_;
  (* src = "./riscv_decoder.v:91.22-91.52" *)
  wire _0704_;
  (* src = "./riscv_decoder.v:92.22-92.55" *)
  wire _0705_;
  (* src = "./riscv_decoder.v:93.22-93.55" *)
  wire _0706_;
  (* src = "./riscv_decoder.v:94.22-94.55" *)
  wire _0707_;
  (* src = "./riscv_decoder.v:95.22-95.55" *)
  wire _0708_;
  (* src = "./riscv_decoder.v:96.22-96.55" *)
  wire _0709_;
  (* src = "./riscv_decoder.v:97.22-97.53" *)
  wire _0710_;
  (* src = "./riscv_decoder.v:98.22-98.55" *)
  wire _0711_;
  (* src = "./riscv_decoder.v:99.22-99.55" *)
  wire _0712_;
  (* src = "./riscv_decoder.v:113.22-113.81" *)
  wire _0713_;
  (* src = "./riscv_decoder.v:114.22-114.81" *)
  wire _0714_;
  (* src = "./riscv_decoder.v:115.22-115.81" *)
  wire _0715_;
  (* src = "./riscv_decoder.v:116.22-116.81" *)
  wire _0716_;
  (* src = "./riscv_decoder.v:117.22-117.81" *)
  wire _0717_;
  (* src = "./riscv_decoder.v:118.22-118.81" *)
  wire _0718_;
  (* src = "./riscv_decoder.v:119.22-119.81" *)
  wire _0719_;
  (* src = "./riscv_decoder.v:120.22-120.81" *)
  wire _0720_;
  (* src = "./riscv_decoder.v:209.21-213.64" *)
  wire _0721_;
  (* src = "./riscv_decoder.v:215.21-219.64" *)
  wire _0722_;
  (* src = "./riscv_decoder.v:61.21-120.83" *)
  wire _0723_;
  (* src = "./riscv_decoder.v:124.21-125.52" *)
  wire _0724_;
  (* src = "./riscv_decoder.v:124.21-126.52" *)
  wire _0725_;
  (* src = "./riscv_decoder.v:124.21-127.52" *)
  wire _0726_;
  (* src = "./riscv_decoder.v:124.21-128.54" *)
  wire _0727_;
  (* src = "./riscv_decoder.v:124.21-129.60" *)
  wire _0728_;
  (* src = "./riscv_decoder.v:124.21-130.56" *)
  wire _0729_;
  (* src = "./riscv_decoder.v:124.21-131.56" *)
  wire _0730_;
  (* src = "./riscv_decoder.v:124.21-132.56" *)
  wire _0731_;
  (* src = "./riscv_decoder.v:124.21-133.60" *)
  wire _0732_;
  (* src = "./riscv_decoder.v:124.21-134.64" *)
  wire _0733_;
  (* src = "./riscv_decoder.v:124.21-135.56" *)
  wire _0734_;
  (* src = "./riscv_decoder.v:124.21-136.56" *)
  wire _0735_;
  (* src = "./riscv_decoder.v:124.21-137.58" *)
  wire _0736_;
  (* src = "./riscv_decoder.v:124.21-138.64" *)
  wire _0737_;
  (* src = "./riscv_decoder.v:124.21-139.60" *)
  wire _0738_;
  (* src = "./riscv_decoder.v:124.21-140.60" *)
  wire _0739_;
  (* src = "./riscv_decoder.v:124.21-141.60" *)
  wire _0740_;
  (* src = "./riscv_decoder.v:124.21-142.60" *)
  wire _0741_;
  (* src = "./riscv_decoder.v:124.21-143.60" *)
  wire _0742_;
  (* src = "./riscv_decoder.v:124.21-144.64" *)
  wire _0743_;
  (* src = "./riscv_decoder.v:124.21-145.60" *)
  wire _0744_;
  (* src = "./riscv_decoder.v:124.21-146.60" *)
  wire _0745_;
  (* src = "./riscv_decoder.v:124.21-147.53" *)
  wire _0746_;
  (* src = "./riscv_decoder.v:124.21-148.56" *)
  wire _0747_;
  (* src = "./riscv_decoder.v:124.21-149.56" *)
  wire _0748_;
  (* src = "./riscv_decoder.v:124.21-150.56" *)
  wire _0749_;
  (* src = "./riscv_decoder.v:124.21-151.56" *)
  wire _0750_;
  (* src = "./riscv_decoder.v:124.21-152.56" *)
  wire _0751_;
  (* src = "./riscv_decoder.v:124.21-153.63" *)
  wire _0752_;
  (* src = "./riscv_decoder.v:124.21-154.63" *)
  wire _0753_;
  (* src = "./riscv_decoder.v:124.21-155.63" *)
  wire _0754_;
  (* src = "./riscv_decoder.v:124.21-156.63" *)
  wire _0755_;
  (* src = "./riscv_decoder.v:124.21-157.63" *)
  wire _0756_;
  (* src = "./riscv_decoder.v:124.21-158.63" *)
  wire _0757_;
  (* src = "./riscv_decoder.v:124.21-159.63" *)
  wire _0758_;
  (* src = "./riscv_decoder.v:124.21-160.63" *)
  wire _0759_;
  (* src = "./riscv_decoder.v:124.21-161.56" *)
  wire _0760_;
  (* src = "./riscv_decoder.v:124.21-162.56" *)
  wire _0761_;
  (* src = "./riscv_decoder.v:124.21-163.56" *)
  wire _0762_;
  (* src = "./riscv_decoder.v:124.21-164.56" *)
  wire _0763_;
  (* src = "./riscv_decoder.v:124.21-165.56" *)
  wire _0764_;
  (* src = "./riscv_decoder.v:124.21-166.56" *)
  wire _0765_;
  (* src = "./riscv_decoder.v:168.21-169.54" *)
  wire _0766_;
  (* src = "./riscv_decoder.v:168.21-170.56" *)
  wire _0767_;
  (* src = "./riscv_decoder.v:168.21-171.56" *)
  wire _0768_;
  (* src = "./riscv_decoder.v:168.21-172.56" *)
  wire _0769_;
  (* src = "./riscv_decoder.v:168.21-173.56" *)
  wire _0770_;
  (* src = "./riscv_decoder.v:168.21-174.60" *)
  wire _0771_;
  (* src = "./riscv_decoder.v:168.21-175.60" *)
  wire _0772_;
  (* src = "./riscv_decoder.v:168.21-176.64" *)
  wire _0773_;
  (* src = "./riscv_decoder.v:168.21-177.52" *)
  wire _0774_;
  (* src = "./riscv_decoder.v:168.21-178.52" *)
  wire _0775_;
  (* src = "./riscv_decoder.v:168.21-179.58" *)
  wire _0776_;
  (* src = "./riscv_decoder.v:168.21-180.64" *)
  wire _0777_;
  (* src = "./riscv_decoder.v:168.21-181.60" *)
  wire _0778_;
  (* src = "./riscv_decoder.v:168.21-182.60" *)
  wire _0779_;
  (* src = "./riscv_decoder.v:168.21-183.60" *)
  wire _0780_;
  (* src = "./riscv_decoder.v:168.21-184.60" *)
  wire _0781_;
  (* src = "./riscv_decoder.v:168.21-185.60" *)
  wire _0782_;
  (* src = "./riscv_decoder.v:168.21-186.60" *)
  wire _0783_;
  (* src = "./riscv_decoder.v:168.21-187.60" *)
  wire _0784_;
  (* src = "./riscv_decoder.v:168.21-188.64" *)
  wire _0785_;
  (* src = "./riscv_decoder.v:190.21-191.56" *)
  wire _0786_;
  (* src = "./riscv_decoder.v:190.21-192.56" *)
  wire _0787_;
  (* src = "./riscv_decoder.v:190.21-193.56" *)
  wire _0788_;
  (* src = "./riscv_decoder.v:190.21-194.56" *)
  wire _0789_;
  (* src = "./riscv_decoder.v:190.21-195.56" *)
  wire _0790_;
  (* src = "./riscv_decoder.v:190.21-196.54" *)
  wire _0791_;
  (* src = "./riscv_decoder.v:190.21-197.56" *)
  wire _0792_;
  (* src = "./riscv_decoder.v:190.21-198.56" *)
  wire _0793_;
  (* src = "./riscv_decoder.v:200.21-201.54" *)
  wire _0794_;
  (* src = "./riscv_decoder.v:200.21-202.54" *)
  wire _0795_;
  (* src = "./riscv_decoder.v:200.21-203.56" *)
  wire _0796_;
  (* src = "./riscv_decoder.v:200.21-204.56" *)
  wire _0797_;
  (* src = "./riscv_decoder.v:200.21-205.56" *)
  wire _0798_;
  (* src = "./riscv_decoder.v:200.21-206.56" *)
  wire _0799_;
  (* src = "./riscv_decoder.v:200.21-207.56" *)
  wire _0800_;
  (* src = "./riscv_decoder.v:210.22-211.63" *)
  wire _0801_;
  (* src = "./riscv_decoder.v:210.22-212.63" *)
  wire _0802_;
  (* src = "./riscv_decoder.v:210.22-213.63" *)
  wire _0803_;
  (* src = "./riscv_decoder.v:216.22-217.63" *)
  wire _0804_;
  (* src = "./riscv_decoder.v:216.22-218.63" *)
  wire _0805_;
  (* src = "./riscv_decoder.v:216.22-219.63" *)
  wire _0806_;
  (* src = "./riscv_decoder.v:221.21-222.62" *)
  wire _0807_;
  (* src = "./riscv_decoder.v:221.21-223.62" *)
  wire _0808_;
  (* src = "./riscv_decoder.v:221.21-224.56" *)
  wire _0809_;
  (* src = "./riscv_decoder.v:221.21-225.56" *)
  wire _0810_;
  (* src = "./riscv_decoder.v:221.21-226.56" *)
  wire _0811_;
  (* src = "./riscv_decoder.v:221.21-227.56" *)
  wire _0812_;
  (* src = "./riscv_decoder.v:221.21-228.56" *)
  wire _0813_;
  (* src = "./riscv_decoder.v:221.21-229.56" *)
  wire _0814_;
  (* src = "./riscv_decoder.v:221.21-230.64" *)
  wire _0815_;
  (* src = "./riscv_decoder.v:221.21-231.53" *)
  wire _0816_;
  (* src = "./riscv_decoder.v:221.21-232.56" *)
  wire _0817_;
  (* src = "./riscv_decoder.v:221.21-233.64" *)
  wire _0818_;
  (* src = "./riscv_decoder.v:221.21-234.30" *)
  wire _0819_;
  (* src = "./riscv_decoder.v:221.21-234.47" *)
  wire _0820_;
  (* src = "./riscv_decoder.v:62.22-63.54" *)
  wire _0821_;
  (* src = "./riscv_decoder.v:62.22-64.56" *)
  wire _0822_;
  (* src = "./riscv_decoder.v:62.22-65.56" *)
  wire _0823_;
  (* src = "./riscv_decoder.v:62.22-66.56" *)
  wire _0824_;
  (* src = "./riscv_decoder.v:62.22-67.56" *)
  wire _0825_;
  (* src = "./riscv_decoder.v:62.22-68.60" *)
  wire _0826_;
  (* src = "./riscv_decoder.v:62.22-69.60" *)
  wire _0827_;
  (* src = "./riscv_decoder.v:62.22-70.64" *)
  wire _0828_;
  (* src = "./riscv_decoder.v:62.22-71.52" *)
  wire _0829_;
  (* src = "./riscv_decoder.v:62.22-72.52" *)
  wire _0830_;
  (* src = "./riscv_decoder.v:62.22-73.58" *)
  wire _0831_;
  (* src = "./riscv_decoder.v:62.22-74.64" *)
  wire _0832_;
  (* src = "./riscv_decoder.v:62.22-75.60" *)
  wire _0833_;
  (* src = "./riscv_decoder.v:62.22-76.60" *)
  wire _0834_;
  (* src = "./riscv_decoder.v:62.22-77.60" *)
  wire _0835_;
  (* src = "./riscv_decoder.v:62.22-78.60" *)
  wire _0836_;
  (* src = "./riscv_decoder.v:62.22-79.60" *)
  wire _0837_;
  (* src = "./riscv_decoder.v:62.22-80.60" *)
  wire _0838_;
  (* src = "./riscv_decoder.v:62.22-81.60" *)
  wire _0839_;
  (* src = "./riscv_decoder.v:62.22-82.64" *)
  wire _0840_;
  (* src = "./riscv_decoder.v:62.22-83.52" *)
  wire _0841_;
  (* src = "./riscv_decoder.v:62.22-84.54" *)
  wire _0842_;
  (* src = "./riscv_decoder.v:62.22-85.54" *)
  wire _0843_;
  (* src = "./riscv_decoder.v:62.22-86.56" *)
  wire _0844_;
  (* src = "./riscv_decoder.v:62.22-87.56" *)
  wire _0845_;
  (* src = "./riscv_decoder.v:62.22-88.56" *)
  wire _0846_;
  (* src = "./riscv_decoder.v:62.22-89.56" *)
  wire _0847_;
  (* src = "./riscv_decoder.v:62.22-90.56" *)
  wire _0848_;
  (* src = "./riscv_decoder.v:62.22-91.53" *)
  wire _0849_;
  (* src = "./riscv_decoder.v:62.22-92.56" *)
  wire _0850_;
  (* src = "./riscv_decoder.v:62.22-93.56" *)
  wire _0851_;
  (* src = "./riscv_decoder.v:62.22-94.56" *)
  wire _0852_;
  (* src = "./riscv_decoder.v:62.22-95.56" *)
  wire _0853_;
  (* src = "./riscv_decoder.v:62.22-96.56" *)
  wire _0854_;
  (* src = "./riscv_decoder.v:62.22-97.54" *)
  wire _0855_;
  (* src = "./riscv_decoder.v:62.22-98.56" *)
  wire _0856_;
  (* src = "./riscv_decoder.v:62.22-99.56" *)
  wire _0857_;
  (* src = "./riscv_decoder.v:62.22-100.58" *)
  wire _0858_;
  (* src = "./riscv_decoder.v:62.22-101.62" *)
  wire _0859_;
  (* src = "./riscv_decoder.v:62.22-102.62" *)
  wire _0860_;
  (* src = "./riscv_decoder.v:62.22-103.56" *)
  wire _0861_;
  (* src = "./riscv_decoder.v:62.22-104.56" *)
  wire _0862_;
  (* src = "./riscv_decoder.v:62.22-105.56" *)
  wire _0863_;
  (* src = "./riscv_decoder.v:62.22-106.56" *)
  wire _0864_;
  (* src = "./riscv_decoder.v:62.22-107.56" *)
  wire _0865_;
  (* src = "./riscv_decoder.v:62.22-108.56" *)
  wire _0866_;
  (* src = "./riscv_decoder.v:62.22-109.64" *)
  wire _0867_;
  (* src = "./riscv_decoder.v:62.22-110.53" *)
  wire _0868_;
  (* src = "./riscv_decoder.v:62.22-111.56" *)
  wire _0869_;
  (* src = "./riscv_decoder.v:62.22-112.64" *)
  wire _0870_;
  (* src = "./riscv_decoder.v:62.22-113.82" *)
  wire _0871_;
  (* src = "./riscv_decoder.v:62.22-114.82" *)
  wire _0872_;
  (* src = "./riscv_decoder.v:62.22-115.82" *)
  wire _0873_;
  (* src = "./riscv_decoder.v:62.22-116.82" *)
  wire _0874_;
  (* src = "./riscv_decoder.v:62.22-117.82" *)
  wire _0875_;
  (* src = "./riscv_decoder.v:62.22-118.82" *)
  wire _0876_;
  (* src = "./riscv_decoder.v:62.22-119.82" *)
  wire _0877_;
  (* src = "./riscv_decoder.v:62.22-120.82" *)
  wire _0878_;
  (* src = "./riscv_decoder.v:62.20-120.83" *)
  wire _0879_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg _0880_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg _0881_;
  (* src = "./riscv_divider.v:152.1-160.4" *)
  reg [31:0] _0882_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg [31:0] _0883_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg [62:0] _0884_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg _0885_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg [31:0] _0886_;
  (* src = "./riscv_divider.v:102.1-149.4" *)
  reg [31:0] _0887_;
  (* src = "./riscv_divider.v:162.1-166.31" *)
  reg _0888_;
  (* src = "./riscv_divider.v:168.1-172.33" *)
  reg [31:0] _0889_;
  (* src = "./riscv_divider.v:152.1-160.4" *)
  reg [31:0] _0890_;
  (* src = "./riscv_divider.v:100.23-100.48" *)
  wire _0891_;
  (* src = "./riscv_divider.v:129.25-129.55" *)
  wire [31:0] _0892_;
  (* src = "./riscv_divider.v:130.25-130.55" *)
  wire [31:0] _0893_;
  (* src = "./riscv_divider.v:78.28-78.58" *)
  wire [31:0] _0894_;
  (* src = "./riscv_divider.v:79.28-79.58" *)
  wire [31:0] _0895_;
  (* src = "./riscv_divider.v:80.28-80.58" *)
  wire [31:0] _0896_;
  (* src = "./riscv_divider.v:81.28-81.58" *)
  wire [31:0] _0897_;
  (* src = "./riscv_divider.v:83.29-83.59" *)
  wire [31:0] _0898_;
  (* src = "./riscv_divider.v:84.29-84.59" *)
  wire [31:0] _0899_;
  (* src = "./riscv_divider.v:85.29-85.59" *)
  wire [31:0] _0900_;
  (* src = "./riscv_divider.v:86.29-86.59" *)
  wire [31:0] _0901_;
  (* src = "./riscv_divider.v:88.29-88.59" *)
  wire [31:0] _0902_;
  (* src = "./riscv_divider.v:88.82-88.112" *)
  wire [31:0] _0903_;
  (* src = "./riscv_divider.v:89.29-89.59" *)
  wire [31:0] _0904_;
  (* src = "./riscv_divider.v:89.82-89.112" *)
  wire [31:0] _0905_;
  (* src = "./riscv_divider.v:99.23-99.54" *)
  wire _0906_;
  (* src = "./riscv_divider.v:129.24-129.71" *)
  wire _0907_;
  (* src = "./riscv_divider.v:130.24-130.71" *)
  wire _0908_;
  (* src = "./riscv_divider.v:78.27-78.74" *)
  wire _0909_;
  (* src = "./riscv_divider.v:79.27-79.74" *)
  wire _0910_;
  (* src = "./riscv_divider.v:80.27-80.74" *)
  wire _0911_;
  (* src = "./riscv_divider.v:81.27-81.74" *)
  wire _0912_;
  (* src = "./riscv_divider.v:83.28-83.75" *)
  wire _0913_;
  (* src = "./riscv_divider.v:84.28-84.75" *)
  wire _0914_;
  (* src = "./riscv_divider.v:85.28-85.75" *)
  wire _0915_;
  (* src = "./riscv_divider.v:86.28-86.75" *)
  wire _0916_;
  (* src = "./riscv_divider.v:88.28-88.75" *)
  wire _0917_;
  (* src = "./riscv_divider.v:88.81-88.128" *)
  wire _0918_;
  (* src = "./riscv_divider.v:89.28-89.75" *)
  wire _0919_;
  (* src = "./riscv_divider.v:89.81-89.128" *)
  wire _0920_;
  (* src = "./riscv_divider.v:141.9-141.41" *)
  wire _0921_;
  (* src = "./riscv_divider.v:119.9-119.54" *)
  wire _0922_;
  (* src = "./riscv_divider.v:124.9-124.54" *)
  wire _0923_;
  (* src = "./riscv_divider.v:129.23-129.128" *)
  wire _0924_;
  (* src = "./riscv_divider.v:129.23-129.152" *)
  wire _0925_;
  (* src = "./riscv_divider.v:130.23-130.99" *)
  wire _0926_;
  (* src = "./riscv_divider.v:100.23-100.35" *)
  wire _0927_;
  (* src = "./riscv_divider.v:129.22-130.100" *)
  wire _0928_;
  (* src = "./riscv_divider.v:83.27-84.76" *)
  wire _0929_;
  (* src = "./riscv_divider.v:83.27-85.76" *)
  wire _0930_;
  (* src = "./riscv_divider.v:83.27-86.76" *)
  wire _0931_;
  (* src = "./riscv_divider.v:88.27-88.129" *)
  wire _0932_;
  (* src = "./riscv_divider.v:89.27-89.129" *)
  wire _0933_;
  (* src = "./riscv_divider.v:129.77-129.127" *)
  wire _0934_;
  (* src = "./riscv_divider.v:120.23-120.43" *)
  wire [31:0] _0935_;
  (* src = "./riscv_divider.v:125.23-125.43" *)
  wire [31:0] _0936_;
  (* src = "./riscv_divider.v:157.39-157.50" *)
  wire [31:0] _0937_;
  (* src = "./riscv_divider.v:159.39-159.50" *)
  wire [31:0] _0938_;
  (* src = "./riscv_divider.v:144.23-144.44" *)
  wire [31:0] _0939_;
  (* src = "./riscv_divider.v:100.25-100.34" *)
  wire _0940_;
  (* src = "./riscv_divider.v:129.132-129.152" *)
  wire _0941_;
  (* src = "./riscv_divider.v:143.23-143.51" *)
  wire [31:0] _0942_;
  (* src = "./riscv_divider.v:157.24-157.63" *)
  wire [31:0] _0943_;
  (* src = "./riscv_divider.v:159.24-159.63" *)
  wire [31:0] _0944_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0945_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0946_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0947_;
  (* src = "./riscv_exec.v:89.1-96.4" *)
  reg [31:0] _0948_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg _0949_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0950_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg _0951_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0952_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg _0953_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0954_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg _0955_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0956_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg _0957_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0958_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0959_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0960_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0961_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0962_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0963_;
  (* src = "./riscv_exec.v:89.1-96.4" *)
  reg [31:0] _0964_;
  (* src = "./riscv_exec.v:89.1-96.4" *)
  reg [31:0] _0965_;
  (* src = "./riscv_exec.v:89.1-96.4" *)
  reg [31:0] _0966_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _0967_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0968_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0969_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _0970_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg [31:0] _0971_;
  (* src = "./riscv_exec.v:384.1-404.4" *)
  reg [31:0] _0972_;
  (* src = "./riscv_exec.v:261.1-265.25" *)
  reg [31:0] _0973_;
  (* src = "./riscv_exec.v:89.1-96.4" *)
  reg [4:0] _0974_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0975_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0976_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0977_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0978_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0979_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0980_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0981_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0982_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0983_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0984_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0985_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0986_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0987_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0988_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0989_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0990_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0991_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0992_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0993_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0994_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0995_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0996_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0997_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _0998_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _0999_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1000_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1001_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1002_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1003_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1004_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1005_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1006_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1007_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1008_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1009_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1010_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1011_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1012_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1013_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1014_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1015_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1016_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1017_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1018_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1019_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1020_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1021_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1022_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1023_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1024_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1025_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1026_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1027_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1028_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1029_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1030_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1031_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1032_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1033_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1034_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1035_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1036_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1037_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1038_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1039_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1040_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1041_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1042_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1043_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1044_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1045_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1046_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1047_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1048_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1049_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1050_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1051_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1052_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1053_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1054_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1055_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1056_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1057_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1058_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1059_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1060_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1061_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1062_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1063_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1064_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1065_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1066_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1067_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1068_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1069_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1070_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1071_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1072_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1073_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1074_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1075_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1076_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1077_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1078_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1079_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1080_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1081_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1082_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1083_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1084_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1085_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1086_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1087_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1088_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1089_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1090_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1091_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1092_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1093_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1094_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg [31:0] _1095_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1096_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1097_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1098_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1099_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1100_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1101_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1102_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1103_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1104_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1105_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1106_;
  (* src = "./riscv_exec.v:315.1-374.4" *)
  reg _1107_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [3:0] _1108_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1109_;
  (* src = "./riscv_exec.v:105.1-241.4" *)
  reg [31:0] _1110_;
  (* src = "./riscv_exec.v:324.23-324.43" *)
  wire [31:0] _1111_;
  (* src = "./riscv_exec.v:330.27-330.49" *)
  wire [31:0] _1112_;
  (* src = "./riscv_exec.v:338.31-338.60" *)
  wire [31:0] _1113_;
  (* src = "./riscv_exec.v:399.60-399.79" *)
  wire [31:0] _1114_;
  (* src = "./riscv_exec.v:111.10-111.40" *)
  wire [31:0] _1115_;
  (* src = "./riscv_exec.v:117.15-117.45" *)
  wire [31:0] _1116_;
  (* src = "./riscv_exec.v:123.15-123.45" *)
  wire [31:0] _1117_;
  (* src = "./riscv_exec.v:129.15-129.45" *)
  wire [31:0] _1118_;
  (* src = "./riscv_exec.v:135.15-135.45" *)
  wire [31:0] _1119_;
  (* src = "./riscv_exec.v:141.15-141.45" *)
  wire [31:0] _1120_;
  (* src = "./riscv_exec.v:147.15-147.45" *)
  wire [31:0] _1121_;
  (* src = "./riscv_exec.v:153.15-153.45" *)
  wire [31:0] _1122_;
  (* src = "./riscv_exec.v:159.15-159.45" *)
  wire [31:0] _1123_;
  (* src = "./riscv_exec.v:165.15-165.45" *)
  wire [31:0] _1124_;
  (* src = "./riscv_exec.v:171.15-171.41" *)
  wire [31:0] _1125_;
  (* src = "./riscv_exec.v:177.15-177.41" *)
  wire [31:0] _1126_;
  (* src = "./riscv_exec.v:183.15-183.41" *)
  wire [31:0] _1127_;
  (* src = "./riscv_exec.v:189.15-189.41" *)
  wire [31:0] _1128_;
  (* src = "./riscv_exec.v:195.15-195.41" *)
  wire [31:0] _1129_;
  (* src = "./riscv_exec.v:201.15-201.41" *)
  wire [31:0] _1130_;
  (* src = "./riscv_exec.v:207.15-207.45" *)
  wire [31:0] _1131_;
  (* src = "./riscv_exec.v:213.15-213.45" *)
  wire [31:0] _1132_;
  (* src = "./riscv_exec.v:219.15-219.45" *)
  wire [31:0] _1133_;
  (* src = "./riscv_exec.v:225.15-225.39" *)
  wire [31:0] _1134_;
  (* src = "./riscv_exec.v:229.15-229.39" *)
  wire [31:0] _1135_;
  (* src = "./riscv_exec.v:235.16-235.40" *)
  wire [31:0] _1136_;
  (* src = "./riscv_exec.v:235.58-235.84" *)
  wire [31:0] _1137_;
  (* src = "./riscv_exec.v:326.10-326.34" *)
  wire [31:0] _1138_;
  (* src = "./riscv_exec.v:334.15-334.41" *)
  wire [31:0] _1139_;
  (* src = "./riscv_exec.v:344.15-344.41" *)
  wire [31:0] _1140_;
  (* src = "./riscv_exec.v:349.15-349.41" *)
  wire [31:0] _1141_;
  (* src = "./riscv_exec.v:354.15-354.41" *)
  wire [31:0] _1142_;
  (* src = "./riscv_exec.v:359.15-359.41" *)
  wire [31:0] _1143_;
  (* src = "./riscv_exec.v:364.15-364.41" *)
  wire [31:0] _1144_;
  (* src = "./riscv_exec.v:369.15-369.41" *)
  wire [31:0] _1145_;
  (* src = "./riscv_exec.v:397.37-397.68" *)
  wire _1146_;
  (* src = "./riscv_exec.v:398.37-398.69" *)
  wire _1147_;
  (* src = "./riscv_exec.v:111.9-111.51" *)
  wire _1148_;
  (* src = "./riscv_exec.v:117.14-117.58" *)
  wire _1149_;
  (* src = "./riscv_exec.v:123.14-123.58" *)
  wire _1150_;
  (* src = "./riscv_exec.v:129.14-129.58" *)
  wire _1151_;
  (* src = "./riscv_exec.v:135.14-135.62" *)
  wire _1152_;
  (* src = "./riscv_exec.v:141.14-141.58" *)
  wire _1153_;
  (* src = "./riscv_exec.v:147.14-147.62" *)
  wire _1154_;
  (* src = "./riscv_exec.v:153.14-153.58" *)
  wire _1155_;
  (* src = "./riscv_exec.v:159.14-159.58" *)
  wire _1156_;
  (* src = "./riscv_exec.v:165.14-165.58" *)
  wire _1157_;
  (* src = "./riscv_exec.v:171.14-171.52" *)
  wire _1158_;
  (* src = "./riscv_exec.v:177.14-177.54" *)
  wire _1159_;
  (* src = "./riscv_exec.v:183.14-183.54" *)
  wire _1160_;
  (* src = "./riscv_exec.v:189.14-189.54" *)
  wire _1161_;
  (* src = "./riscv_exec.v:195.14-195.54" *)
  wire _1162_;
  (* src = "./riscv_exec.v:201.14-201.54" *)
  wire _1163_;
  (* src = "./riscv_exec.v:207.14-207.58" *)
  wire _1164_;
  (* src = "./riscv_exec.v:213.14-213.58" *)
  wire _1165_;
  (* src = "./riscv_exec.v:219.14-219.62" *)
  wire _1166_;
  (* src = "./riscv_exec.v:225.14-225.50" *)
  wire _1167_;
  (* src = "./riscv_exec.v:229.14-229.50" *)
  wire _1168_;
  (* src = "./riscv_exec.v:235.15-235.51" *)
  wire _1169_;
  (* src = "./riscv_exec.v:235.57-235.95" *)
  wire _1170_;
  (* src = "./riscv_exec.v:326.9-326.45" *)
  wire _1171_;
  (* src = "./riscv_exec.v:331.28-331.51" *)
  wire _1172_;
  (* src = "./riscv_exec.v:334.14-334.52" *)
  wire _1173_;
  (* src = "./riscv_exec.v:340.32-340.55" *)
  wire _1174_;
  (* src = "./riscv_exec.v:340.59-340.81" *)
  wire _1175_;
  (* src = "./riscv_exec.v:341.49-341.72" *)
  wire _1176_;
  (* src = "./riscv_exec.v:344.14-344.52" *)
  wire _1177_;
  (* src = "./riscv_exec.v:347.26-347.68" *)
  wire _1178_;
  (* src = "./riscv_exec.v:349.14-349.54" *)
  wire _1179_;
  (* src = "./riscv_exec.v:354.14-354.54" *)
  wire _1180_;
  (* src = "./riscv_exec.v:359.14-359.54" *)
  wire _1181_;
  (* src = "./riscv_exec.v:362.89-362.131" *)
  wire _1182_;
  (* src = "./riscv_exec.v:364.14-364.54" *)
  wire _1183_;
  (* src = "./riscv_exec.v:369.14-369.54" *)
  wire _1184_;
  (* src = "./riscv_exec.v:372.26-372.68" *)
  wire _1185_;
  (* src = "./riscv_exec.v:340.32-340.81" *)
  wire _1186_;
  (* src = "./riscv_exec.v:341.31-341.73" *)
  wire _1187_;
  (* src = "./riscv_exec.v:397.25-397.68" *)
  wire _1188_;
  (* src = "./riscv_exec.v:398.25-398.69" *)
  wire _1189_;
  (* src = "./riscv_exec.v:400.25-400.51" *)
  wire _1190_;
  (* src = "./riscv_exec.v:400.25-400.68" *)
  wire _1191_;
  (* src = "./riscv_exec.v:401.25-401.51" *)
  wire _1192_;
  (* src = "./riscv_exec.v:401.25-401.67" *)
  wire _1193_;
  (* src = "./riscv_exec.v:402.25-402.51" *)
  wire _1194_;
  (* src = "./riscv_exec.v:402.25-402.67" *)
  wire _1195_;
  (* src = "./riscv_exec.v:415.30-415.56" *)
  wire _1196_;
  (* src = "./riscv_exec.v:415.30-415.74" *)
  wire _1197_;
  (* src = "./riscv_exec.v:235.14-235.96" *)
  wire _1198_;
  (* src = "./riscv_exec.v:367.26-367.67" *)
  wire _1199_;
  (* src = "./riscv_exec.v:280.9-280.23" *)
  wire _1200_;
  (* src = "./riscv_exec.v:298.9-298.23" *)
  wire _1201_;
  (* src = "./riscv_exec.v:352.26-352.68" *)
  wire _1202_;
  (* src = "./riscv_exec.v:264.10-264.17" *)
  wire _1203_;
  (* src = "./riscv_exec.v:341.31-341.44" *)
  wire _1204_;
  (* src = "./riscv_exec.v:342.31-342.62" *)
  wire _1205_;
  (* src = "./riscv_exec.v:398.54-398.69" *)
  wire _1206_;
  (* src = "./riscv_exec.v:342.33-342.61" *)
  wire _1207_;
  (* src = "./riscv_exec.v:362.25-362.132" *)
  wire _1208_;
  (* src = "./riscv_exec.v:406.29-406.61" *)
  wire _1209_;
  (* src = "./riscv_exec.v:279.10-279.15" *)
  wire [31:0] _1210_;
  (* src = "./riscv_exec.v:297.10-297.15" *)
  wire [31:0] _1211_;
  (* src = "./riscv_exec.v:399.25-399.79" *)
  wire [31:0] _1212_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1213_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1214_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1215_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1216_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1217_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1218_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1219_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1220_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1221_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [15:0] _1222_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1223_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1224_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1225_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1226_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1227_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1228_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1229_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1230_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1231_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [15:0] _1232_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1233_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1234_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1235_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1236_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1237_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1238_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1239_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1240_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1241_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [15:0] _1242_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1243_;
  (* src = "./riscv_alu.v:78.1-203.4" *)
  reg [31:0] _1244_;
  (* src = "./riscv_alu.v:163.30-163.47" *)
  wire [31:0] _1245_;
  (* src = "./riscv_alu.v:174.30-174.47" *)
  wire [31:0] _1246_;
  (* src = "./riscv_alu.v:102.17-102.35" *)
  wire _1247_;
  (* src = "./riscv_alu.v:107.17-107.35" *)
  wire _1248_;
  (* src = "./riscv_alu.v:112.17-112.35" *)
  wire _1249_;
  (* src = "./riscv_alu.v:117.17-117.35" *)
  wire _1250_;
  (* src = "./riscv_alu.v:128.17-128.36" *)
  wire _1251_;
  (* src = "./riscv_alu.v:128.40-128.59" *)
  wire _1252_;
  (* src = "./riscv_alu.v:133.17-133.35" *)
  wire _1253_;
  (* src = "./riscv_alu.v:138.17-138.35" *)
  wire _1254_;
  (* src = "./riscv_alu.v:143.17-143.35" *)
  wire _1255_;
  (* src = "./riscv_alu.v:148.17-148.35" *)
  wire _1256_;
  (* src = "./riscv_alu.v:153.17-153.35" *)
  wire _1257_;
  (* src = "./riscv_alu.v:97.17-97.35" *)
  wire _1258_;
  (* src = "./riscv_alu.v:128.17-128.59" *)
  wire _1259_;
  (* src = "./riscv_alu.v:189.30-189.47" *)
  wire _1260_;
  (* src = "./riscv_alu.v:193.17-193.43" *)
  wire _1261_;
  (* src = "./riscv_alu.v:178.30-178.47" *)
  wire [31:0] _1262_;
  (* src = "./riscv_alu.v:73.29-73.46" *)
  wire [31:0] _1263_;
  (* src = "./riscv_alu.v:189.29-189.64" *)
  wire [31:0] _1264_;
  (* src = "./riscv_alu.v:194.29-194.56" *)
  wire [31:0] _1265_;
  (* src = "./riscv_alu.v:196.29-196.58" *)
  wire [31:0] _1266_;
  (* src = "./riscv_alu.v:182.30-182.47" *)
  wire [31:0] _1267_;
  (* src = "./riscv_fetch.v:131.1-135.25" *)
  reg _1268_;
  (* src = "./riscv_fetch.v:201.1-209.25" *)
  reg _1269_;
  (* src = "./riscv_fetch.v:103.1-120.4" *)
  reg [31:0] _1270_;
  (* src = "./riscv_fetch.v:103.1-120.4" *)
  reg [1:0] _1271_;
  (* src = "./riscv_fetch.v:103.1-120.4" *)
  reg _1272_;
  (* src = "./riscv_fetch.v:155.1-161.28" *)
  reg _1273_;
  (* src = "./riscv_fetch.v:163.1-169.33" *)
  reg _1274_;
  (* src = "./riscv_fetch.v:216.1-220.27" *)
  reg [31:0] _1275_;
  (* src = "./riscv_fetch.v:181.1-189.49" *)
  reg [31:0] _1276_;
  (* src = "./riscv_fetch.v:194.1-199.32" *)
  reg [1:0] _1277_;
  (* src = "./riscv_fetch.v:239.1-255.4" *)
  reg [65:0] _1278_;
  (* src = "./riscv_fetch.v:239.1-255.4" *)
  reg _1279_;
  (* src = "./riscv_fetch.v:142.1-146.27" *)
  reg _1280_;
  (* src = "./riscv_fetch.v:189.16-189.48" *)
  wire [31:0] _1281_;
  (* src = "./riscv_fetch.v:225.30-225.55" *)
  wire _1282_;
  (* src = "./riscv_fetch.v:225.30-225.72" *)
  wire _1283_;
  (* src = "./riscv_fetch.v:257.30-257.83" *)
  wire _1284_;
  (* src = "./riscv_fetch.v:116.10-116.40" *)
  wire _1285_;
  (* src = "./riscv_fetch.v:134.10-134.30" *)
  wire _1286_;
  (* src = "./riscv_fetch.v:158.10-158.40" *)
  wire _1287_;
  (* src = "./riscv_fetch.v:166.10-166.49" *)
  wire _1288_;
  (* src = "./riscv_fetch.v:185.10-185.30" *)
  wire _1289_;
  (* src = "./riscv_fetch.v:198.10-198.30" *)
  wire _1290_;
  (* src = "./riscv_fetch.v:205.10-205.30" *)
  wire _1291_;
  (* src = "./riscv_fetch.v:219.10-219.40" *)
  wire _1292_;
  (* src = "./riscv_fetch.v:231.31-231.64" *)
  wire _1293_;
  (* src = "./riscv_fetch.v:246.10-246.42" *)
  wire _1294_;
  (* src = "./riscv_fetch.v:166.33-166.49" *)
  wire _1295_;
  (* src = "./riscv_fetch.v:188.10-188.18" *)
  wire _1296_;
  (* src = "./riscv_fetch.v:208.10-208.18" *)
  wire _1297_;
  (* src = "./riscv_fetch.v:225.58-225.72" *)
  wire _1298_;
  (* src = "./riscv_fetch.v:231.49-231.64" *)
  wire _1299_;
  (* src = "./riscv_fetch.v:246.27-246.42" *)
  wire _1300_;
  (* src = "./riscv_fetch.v:257.65-257.83" *)
  wire _1301_;
  (* src = "./riscv_fetch.v:94.29-94.44" *)
  wire _1302_;
  (* src = "./riscv_fetch.v:94.65-94.81" *)
  wire _1303_;
  (* src = "./riscv_fetch.v:257.31-257.61" *)
  wire _1304_;
  (* src = "./riscv_fetch.v:94.29-94.61" *)
  wire _1305_;
  (* src = "./riscv_fetch.v:94.29-94.81" *)
  wire _1306_;
  (* src = "./riscv_fetch.v:134.22-134.30" *)
  wire _1307_;
  (* src = "./riscv_fetch.v:185.22-185.30" *)
  wire _1308_;
  (* src = "./riscv_fetch.v:198.22-198.30" *)
  wire _1309_;
  (* src = "./riscv_fetch.v:205.22-205.30" *)
  wire _1310_;
  (* src = "./riscv_fetch.v:213.28-213.49" *)
  wire _1311_;
  (* src = "./riscv_fetch.v:228.30-228.70" *)
  wire _1312_;
  (* src = "./riscv_fetch.v:258.30-258.87" *)
  wire [31:0] _1313_;
  (* src = "./riscv_fetch.v:259.30-259.81" *)
  wire [31:0] _1314_;
  (* src = "./riscv_fetch.v:262.30-262.79" *)
  wire _1315_;
  (* src = "./riscv_fetch.v:263.30-263.84" *)
  wire _1316_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1317_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1318_;
  (* src = "./riscv_issue.v:352.1-360.27" *)
  reg _1319_;
  (* src = "./riscv_issue.v:340.1-348.27" *)
  reg _1320_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1321_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1322_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1323_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1324_;
  (* src = "./riscv_issue.v:169.1-173.35" *)
  reg [1:0] _1325_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1326_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1327_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1328_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1329_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1330_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1331_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1332_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1333_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1334_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1335_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1336_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1337_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg _1338_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1339_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [4:0] _1340_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1341_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1342_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1343_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1344_;
  (* src = "./riscv_issue.v:464.1-493.4" *)
  reg [31:0] _1345_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1346_;
  (* src = "./riscv_issue.v:369.1-410.4" *)
  reg [31:0] _1347_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1348_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1349_;
  (* src = "./riscv_issue.v:178.23-178.48" *)
  wire _1350_;
  (* src = "./riscv_issue.v:178.23-178.72" *)
  wire _1351_;
  (* src = "./riscv_issue.v:412.31-412.65" *)
  wire _1352_;
  (* src = "./riscv_issue.v:414.31-414.63" *)
  wire _1353_;
  (* src = "./riscv_issue.v:415.31-415.63" *)
  wire _1354_;
  (* src = "./riscv_issue.v:418.49-418.84" *)
  wire _1355_;
  (* src = "./riscv_issue.v:525.35-525.69" *)
  wire _1356_;
  (* nosync = 32'd1 *)
  (* src = "./riscv_issue.v:0.0-0.0" *)
  reg [4:0] _1357_;
  (* nosync = 32'd1 *)
  (* src = "./riscv_issue.v:0.0-0.0" *)
  reg [4:0] _1358_;
  (* src = "./riscv_issue.v:471.9-471.39" *)
  wire _1359_;
  (* src = "./riscv_issue.v:473.9-473.39" *)
  wire _1360_;
  (* src = "./riscv_issue.v:477.9-477.39" *)
  wire _1361_;
  (* src = "./riscv_issue.v:479.9-479.39" *)
  wire _1362_;
  (* src = "./riscv_issue.v:483.9-483.39" *)
  wire _1363_;
  (* src = "./riscv_issue.v:485.9-485.39" *)
  wire _1364_;
  (* src = "./riscv_issue.v:489.9-489.31" *)
  wire _1365_;
  (* src = "./riscv_issue.v:491.9-491.31" *)
  wire _1366_;
  (* src = "./riscv_issue.v:345.10-345.43" *)
  wire _1367_;
  (* src = "./riscv_issue.v:357.10-357.43" *)
  wire _1368_;
  (* src = "./riscv_issue.v:392.9-392.91" *)
  wire _1369_;
  (* src = "./riscv_issue.v:399.14-402.40" *)
  wire _1370_;
  (* src = "./riscv_issue.v:407.13-407.48" *)
  wire _1371_;
  (* src = "./riscv_issue.v:407.13-407.69" *)
  wire _1372_;
  (* src = "./riscv_issue.v:533.35-533.68" *)
  wire _1373_;
  (* src = "./riscv_issue.v:400.9-402.40" *)
  wire _1374_;
  (* src = "./riscv_issue.v:388.9-388.40" *)
  wire _1375_;
  (* src = "./riscv_issue.v:392.10-392.43" *)
  wire _1376_;
  (* src = "./riscv_issue.v:392.49-392.75" *)
  wire _1377_;
  (* src = "./riscv_issue.v:392.49-392.90" *)
  wire _1378_;
  (* src = "./riscv_issue.v:396.9-396.31" *)
  wire _1379_;
  (* src = "./riscv_issue.v:396.9-396.48" *)
  wire _1380_;
  (* src = "./riscv_issue.v:396.9-396.65" *)
  wire _1381_;
  (* src = "./riscv_issue.v:400.11-401.39" *)
  wire _1382_;
  (* src = "./riscv_issue.v:400.11-402.39" *)
  wire _1383_;
  (* src = "./riscv_issue.v:416.31-416.59" *)
  wire _1384_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [5:0] _1385_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [5:0] _1386_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [5:0] _1387_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [5:0] _1388_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1389_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1390_;
  (* src = "./riscv_issue.v:178.39-178.48" *)
  wire _1391_;
  (* src = "./riscv_issue.v:178.51-178.72" *)
  wire _1392_;
  (* src = "./riscv_issue.v:412.48-412.65" *)
  wire _1393_;
  (* src = "./riscv_issue.v:418.67-418.84" *)
  wire _1394_;
  (* src = "./riscv_issue.v:525.52-525.69" *)
  wire _1395_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1396_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1397_;
  (* src = "./riscv_issue.v:181.31-181.77" *)
  wire _1398_;
  (* src = "./riscv_issue.v:407.53-407.68" *)
  wire _1399_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1400_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1401_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1402_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire [31:0] _1403_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire _1404_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire _1405_;
  (* src = "./riscv_issue.v:0.0-0.0" *)
  wire _1406_;
  (* src = "./riscv_issue.v:182.31-182.92" *)
  wire [31:0] _1407_;
  (* src = "./riscv_issue.v:183.31-183.82" *)
  wire [1:0] _1408_;
  (* src = "./riscv_issue.v:235.30-236.74" *)
  wire [5:0] _1409_;
  (* src = "./riscv_issue.v:236.41-236.74" *)
  wire [5:0] _1410_;
  (* src = "./riscv_issue.v:418.31-418.92" *)
  wire _1411_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1412_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1413_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg _1414_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg _1415_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [9:0] _1416_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [9:0] _1417_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [9:0] _1418_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [5:0] _1419_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [5:0] _1420_;
  (* src = "./riscv_pipe_ctrl.v:335.1-341.4" *)
  reg [5:0] _1421_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [5:0] _1422_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [31:0] _1423_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1424_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1425_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [31:0] _1426_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1427_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1428_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [31:0] _1429_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1430_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1431_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [31:0] _1432_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1433_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1434_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg [31:0] _1435_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1436_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1437_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg [31:0] _1438_;
  (* src = "./riscv_pipe_ctrl.v:314.1-323.4" *)
  reg [31:0] _1439_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg [31:0] _1440_;
  (* src = "./riscv_pipe_ctrl.v:347.1-351.38" *)
  reg _1441_;
  (* src = "./riscv_pipe_ctrl.v:166.1-214.4" *)
  reg _1442_;
  (* src = "./riscv_pipe_ctrl.v:244.1-308.4" *)
  reg _1443_;
  (* src = "./riscv_pipe_ctrl.v:370.1-439.4" *)
  reg _1444_;
  (* src = "./riscv_pipe_ctrl.v:335.1-341.4" *)
  reg [5:0] _1445_;
  (* src = "./riscv_pipe_ctrl.v:314.1-323.4" *)
  reg [31:0] _1446_;
  (* src = "./riscv_pipe_ctrl.v:314.1-323.4" *)
  reg [31:0] _1447_;
  (* src = "./riscv_pipe_ctrl.v:196.71-196.89" *)
  wire [31:0] _1448_;
  (* src = "./riscv_pipe_ctrl.v:185.25-185.56" *)
  wire _1449_;
  (* src = "./riscv_pipe_ctrl.v:185.25-185.76" *)
  wire _1450_;
  (* src = "./riscv_pipe_ctrl.v:186.24-186.55" *)
  wire _1451_;
  (* src = "./riscv_pipe_ctrl.v:186.24-186.75" *)
  wire _1452_;
  (* src = "./riscv_pipe_ctrl.v:187.26-187.57" *)
  wire _1453_;
  (* src = "./riscv_pipe_ctrl.v:188.26-188.57" *)
  wire _1454_;
  (* src = "./riscv_pipe_ctrl.v:189.26-189.57" *)
  wire _1455_;
  (* src = "./riscv_pipe_ctrl.v:190.23-190.57" *)
  wire _1456_;
  (* src = "./riscv_pipe_ctrl.v:191.21-191.57" *)
  wire _1457_;
  (* src = "./riscv_pipe_ctrl.v:223.26-223.63" *)
  wire [4:0] _1458_;
  (* src = "./riscv_pipe_ctrl.v:312.24-312.51" *)
  wire _1459_;
  (* src = "./riscv_pipe_ctrl.v:328.26-328.91" *)
  wire [4:0] _1460_;
  (* src = "./riscv_pipe_ctrl.v:332.64-332.111" *)
  wire _1461_;
  (* src = "./riscv_pipe_ctrl.v:422.28-422.49" *)
  wire [31:0] _1462_;
  (* src = "./riscv_pipe_ctrl.v:442.26-442.55" *)
  wire _1463_;
  (* src = "./riscv_pipe_ctrl.v:444.26-444.53" *)
  wire _1464_;
  (* src = "./riscv_pipe_ctrl.v:445.26-445.55" *)
  wire _1465_;
  (* src = "./riscv_pipe_ctrl.v:446.26-446.91" *)
  wire [4:0] _1466_;
  (* src = "./riscv_pipe_ctrl.v:138.29-138.87" *)
  wire _1467_;
  (* src = "./riscv_pipe_ctrl.v:181.11-181.42" *)
  wire _1468_;
  (* src = "./riscv_pipe_ctrl.v:181.10-181.82" *)
  wire _1469_;
  (* src = "./riscv_pipe_ctrl.v:319.9-319.42" *)
  wire _1470_;
  (* src = "./riscv_pipe_ctrl.v:319.9-319.76" *)
  wire _1471_;
  (* src = "./riscv_pipe_ctrl.v:321.14-321.46" *)
  wire _1472_;
  (* src = "./riscv_pipe_ctrl.v:321.14-321.62" *)
  wire _1473_;
  (* src = "./riscv_pipe_ctrl.v:328.30-328.56" *)
  wire _1474_;
  (* src = "./riscv_pipe_ctrl.v:328.30-328.68" *)
  wire _1475_;
  (* src = "./riscv_pipe_ctrl.v:332.27-332.58" *)
  wire _1476_;
  (* src = "./riscv_pipe_ctrl.v:337.9-337.53" *)
  wire _1477_;
  (* src = "./riscv_pipe_ctrl.v:337.9-337.71" *)
  wire _1478_;
  (* src = "./riscv_pipe_ctrl.v:433.9-433.53" *)
  wire _1479_;
  (* src = "./riscv_pipe_ctrl.v:435.14-435.40" *)
  wire _1480_;
  (* src = "./riscv_pipe_ctrl.v:446.30-446.56" *)
  wire _1481_;
  (* src = "./riscv_pipe_ctrl.v:446.30-446.68" *)
  wire _1482_;
  (* src = "./riscv_pipe_ctrl.v:181.49-181.81" *)
  wire _1483_;
  (* src = "./riscv_pipe_ctrl.v:263.10-263.42" *)
  wire _1484_;
  (* src = "./riscv_pipe_ctrl.v:319.47-319.75" *)
  wire _1485_;
  (* src = "./riscv_pipe_ctrl.v:332.26-332.112" *)
  wire _1486_;
  (* src = "./riscv_pipe_ctrl.v:337.24-337.52" *)
  wire _1487_;
  (* src = "./riscv_pipe_ctrl.v:433.24-433.52" *)
  wire _1488_;
  (* src = "./riscv_pipe_ctrl.v:138.53-138.87" *)
  wire _1489_;
  (* src = "./riscv_pipe_ctrl.v:181.47-181.82" *)
  wire _1490_;
  (* src = "./riscv_pipe_ctrl.v:184.26-184.82" *)
  wire _1491_;
  (* src = "./riscv_pipe_ctrl.v:185.59-185.76" *)
  wire _1492_;
  (* src = "./riscv_pipe_ctrl.v:186.38-186.55" *)
  wire _1493_;
  (* src = "./riscv_pipe_ctrl.v:186.58-186.75" *)
  wire _1494_;
  (* src = "./riscv_pipe_ctrl.v:187.40-187.57" *)
  wire _1495_;
  (* src = "./riscv_pipe_ctrl.v:188.40-188.57" *)
  wire _1496_;
  (* src = "./riscv_pipe_ctrl.v:189.40-189.57" *)
  wire _1497_;
  (* src = "./riscv_pipe_ctrl.v:190.40-190.57" *)
  wire _1498_;
  (* src = "./riscv_pipe_ctrl.v:191.40-191.57" *)
  wire _1499_;
  (* src = "./riscv_pipe_ctrl.v:312.37-312.51" *)
  wire _1500_;
  (* src = "./riscv_pipe_ctrl.v:328.60-328.68" *)
  wire _1501_;
  (* src = "./riscv_pipe_ctrl.v:332.43-332.58" *)
  wire _1502_;
  (* src = "./riscv_pipe_ctrl.v:332.96-332.111" *)
  wire _1503_;
  (* src = "./riscv_pipe_ctrl.v:350.10-350.24" *)
  wire _1504_;
  (* src = "./riscv_pipe_ctrl.v:442.41-442.55" *)
  wire _1505_;
  (* src = "./riscv_pipe_ctrl.v:444.39-444.53" *)
  wire _1506_;
  (* src = "./riscv_pipe_ctrl.v:445.41-445.55" *)
  wire _1507_;
  (* src = "./riscv_pipe_ctrl.v:446.60-446.68" *)
  wire _1508_;
  (* src = "./riscv_pipe_ctrl.v:184.28-184.53" *)
  wire _1509_;
  (* src = "./riscv_pipe_ctrl.v:184.28-184.67" *)
  wire _1510_;
  (* src = "./riscv_pipe_ctrl.v:184.28-184.81" *)
  wire _1511_;
  (* src = "./riscv_pipe_ctrl.v:325.26-325.53" *)
  wire _1512_;
  (* src = "./riscv_pipe_ctrl.v:332.65-332.92" *)
  wire _1513_;
  (* src = "./riscv_pipe_ctrl.v:353.25-353.56" *)
  wire _1514_;
  (* src = "./riscv_pipe_ctrl.v:200.25-200.43" *)
  wire _1515_;
  (* src = "./riscv_pipe_ctrl.v:294.14-294.29" *)
  wire _1516_;
  (* src = "./riscv_pipe_ctrl.v:343.25-343.40" *)
  wire _1517_;
  (* src = "./riscv_pipe_ctrl.v:421.9-421.24" *)
  wire _1518_;
  (* src = "./riscv_pipe_ctrl.v:196.24-196.89" *)
  wire [31:0] _1519_;
  (* src = "./riscv_pipe_ctrl.v:200.24-201.59" *)
  wire [5:0] _1520_;
  (* src = "./riscv_pipe_ctrl.v:201.24-201.59" *)
  wire [5:0] _1521_;
  (* src = "./riscv_regfile.v:239.5-310.8" *)
  reg [31:0] _1522_;
  (* src = "./riscv_regfile.v:239.5-310.8" *)
  reg [31:0] _1523_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1524_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1525_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1526_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1527_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1528_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1529_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1530_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1531_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1532_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1533_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1534_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1535_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1536_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1537_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1538_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1539_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1540_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1541_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1542_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1543_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1544_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1545_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1546_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1547_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1548_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1549_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1550_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1551_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1552_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1553_;
  (* src = "./riscv_regfile.v:164.5-232.8" *)
  reg [31:0] _1554_;
  (* src = "./riscv_regfile.v:239.5-310.8" *)
  reg [31:0] _1555_;
  (* src = "./riscv_regfile.v:239.5-310.8" *)
  reg [31:0] _1556_;
  (* src = "./riscv_regfile.v:201.18-201.31" *)
  wire _1557_;
  (* src = "./riscv_regfile.v:202.18-202.31" *)
  wire _1558_;
  (* src = "./riscv_regfile.v:203.18-203.31" *)
  wire _1559_;
  (* src = "./riscv_regfile.v:204.18-204.31" *)
  wire _1560_;
  (* src = "./riscv_regfile.v:205.18-205.31" *)
  wire _1561_;
  (* src = "./riscv_regfile.v:206.18-206.31" *)
  wire _1562_;
  (* src = "./riscv_regfile.v:207.18-207.31" *)
  wire _1563_;
  (* src = "./riscv_regfile.v:208.18-208.31" *)
  wire _1564_;
  (* src = "./riscv_regfile.v:209.18-209.31" *)
  wire _1565_;
  (* src = "./riscv_regfile.v:210.18-210.32" *)
  wire _1566_;
  (* src = "./riscv_regfile.v:211.18-211.32" *)
  wire _1567_;
  (* src = "./riscv_regfile.v:212.18-212.32" *)
  wire _1568_;
  (* src = "./riscv_regfile.v:213.18-213.32" *)
  wire _1569_;
  (* src = "./riscv_regfile.v:214.18-214.32" *)
  wire _1570_;
  (* src = "./riscv_regfile.v:215.18-215.32" *)
  wire _1571_;
  (* src = "./riscv_regfile.v:216.18-216.32" *)
  wire _1572_;
  (* src = "./riscv_regfile.v:217.18-217.32" *)
  wire _1573_;
  (* src = "./riscv_regfile.v:218.18-218.32" *)
  wire _1574_;
  (* src = "./riscv_regfile.v:219.18-219.32" *)
  wire _1575_;
  (* src = "./riscv_regfile.v:220.18-220.32" *)
  wire _1576_;
  (* src = "./riscv_regfile.v:221.18-221.32" *)
  wire _1577_;
  (* src = "./riscv_regfile.v:222.18-222.32" *)
  wire _1578_;
  (* src = "./riscv_regfile.v:223.18-223.32" *)
  wire _1579_;
  (* src = "./riscv_regfile.v:224.18-224.32" *)
  wire _1580_;
  (* src = "./riscv_regfile.v:225.18-225.32" *)
  wire _1581_;
  (* src = "./riscv_regfile.v:226.18-226.32" *)
  wire _1582_;
  (* src = "./riscv_regfile.v:227.18-227.32" *)
  wire _1583_;
  (* src = "./riscv_regfile.v:228.18-228.32" *)
  wire _1584_;
  (* src = "./riscv_regfile.v:229.18-229.32" *)
  wire _1585_;
  (* src = "./riscv_regfile.v:230.18-230.32" *)
  wire _1586_;
  (* src = "./riscv_regfile.v:231.18-231.32" *)
  wire _1587_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [1:0] _1588_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg _1589_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg _1590_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg _1591_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg [31:0] _1592_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1593_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1594_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1595_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg [31:0] _1596_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1597_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1598_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1599_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1600_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1601_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg _1602_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1603_;
  (* src = "./riscv_lsu.v:139.1-143.64" *)
  reg _1604_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg _1605_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg [3:0] _1606_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1607_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1608_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1609_;
  (* src = "./riscv_lsu.v:261.1-324.4" *)
  reg _1610_;
  (* src = "./riscv_lsu.v:125.1-131.30" *)
  reg _1611_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1612_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1613_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1614_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg _1615_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1616_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1617_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1618_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1619_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg _1620_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1621_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1622_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1623_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1624_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1625_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1626_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1627_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1628_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [31:0] _1629_;
  (* src = "./riscv_lsu.v:180.1-251.4" *)
  reg [3:0] _1630_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1631_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1632_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1633_;
  (* src = "./riscv_lsu.v:374.1-415.4" *)
  reg [31:0] _1634_;
  (* src = "./riscv_lsu.v:191.22-191.95" *)
  wire [31:0] _1635_;
  (* src = "./riscv_lsu.v:193.22-193.118" *)
  wire [31:0] _1636_;
  (* src = "./riscv_lsu.v:122.26-122.50" *)
  wire _1637_;
  (* src = "./riscv_lsu.v:123.26-123.49" *)
  wire _1638_;
  (* src = "./riscv_lsu.v:143.27-143.63" *)
  wire _1639_;
  (* src = "./riscv_lsu.v:149.23-149.49" *)
  wire [31:0] _1640_;
  (* src = "./riscv_lsu.v:150.23-150.49" *)
  wire [31:0] _1641_;
  (* src = "./riscv_lsu.v:151.23-151.49" *)
  wire [31:0] _1642_;
  (* src = "./riscv_lsu.v:152.23-152.49" *)
  wire [31:0] _1643_;
  (* src = "./riscv_lsu.v:153.23-153.49" *)
  wire [31:0] _1644_;
  (* src = "./riscv_lsu.v:154.23-154.49" *)
  wire [31:0] _1645_;
  (* src = "./riscv_lsu.v:156.30-156.56" *)
  wire [31:0] _1646_;
  (* src = "./riscv_lsu.v:157.30-157.56" *)
  wire [31:0] _1647_;
  (* src = "./riscv_lsu.v:158.30-158.56" *)
  wire [31:0] _1648_;
  (* src = "./riscv_lsu.v:160.24-160.50" *)
  wire [31:0] _1649_;
  (* src = "./riscv_lsu.v:161.24-161.50" *)
  wire [31:0] _1650_;
  (* src = "./riscv_lsu.v:162.24-162.50" *)
  wire [31:0] _1651_;
  (* src = "./riscv_lsu.v:164.19-164.45" *)
  wire [31:0] _1652_;
  (* src = "./riscv_lsu.v:164.62-164.88" *)
  wire [31:0] _1653_;
  (* src = "./riscv_lsu.v:165.19-165.45" *)
  wire [31:0] _1654_;
  (* src = "./riscv_lsu.v:165.65-165.91" *)
  wire [31:0] _1655_;
  (* src = "./riscv_lsu.v:166.19-166.45" *)
  wire [31:0] _1656_;
  (* src = "./riscv_lsu.v:166.65-166.91" *)
  wire [31:0] _1657_;
  (* src = "./riscv_lsu.v:167.19-167.45" *)
  wire [31:0] _1658_;
  (* src = "./riscv_lsu.v:168.19-168.45" *)
  wire [31:0] _1659_;
  (* src = "./riscv_lsu.v:169.19-169.45" *)
  wire [31:0] _1660_;
  (* src = "./riscv_lsu.v:171.22-171.48" *)
  wire [31:0] _1661_;
  (* src = "./riscv_lsu.v:171.68-171.94" *)
  wire [31:0] _1662_;
  (* src = "./riscv_lsu.v:171.114-171.140" *)
  wire [31:0] _1663_;
  (* src = "./riscv_lsu.v:172.22-172.48" *)
  wire [31:0] _1664_;
  (* src = "./riscv_lsu.v:172.68-172.94" *)
  wire [31:0] _1665_;
  (* src = "./riscv_lsu.v:172.114-172.140" *)
  wire [31:0] _1666_;
  (* src = "./riscv_lsu.v:188.29-188.55" *)
  wire [31:0] _1667_;
  (* src = "./riscv_lsu.v:202.29-202.55" *)
  wire [31:0] _1668_;
  (* src = "./riscv_lsu.v:207.34-207.60" *)
  wire [31:0] _1669_;
  (* src = "./riscv_lsu.v:222.34-222.60" *)
  wire [31:0] _1670_;
  (* src = "./riscv_lsu.v:253.30-253.56" *)
  wire [31:0] _1671_;
  (* src = "./riscv_lsu.v:254.30-254.56" *)
  wire [31:0] _1672_;
  (* src = "./riscv_lsu.v:255.30-255.56" *)
  wire [31:0] _1673_;
  (* src = "./riscv_lsu.v:320.25-320.61" *)
  wire _1674_;
  (* src = "./riscv_lsu.v:321.25-321.60" *)
  wire _1675_;
  (* src = "./riscv_lsu.v:322.25-322.56" *)
  wire _1676_;
  (* src = "./riscv_lsu.v:328.27-328.53" *)
  wire _1677_;
  (* src = "./riscv_lsu.v:329.27-329.58" *)
  wire [3:0] _1678_;
  (* src = "./riscv_lsu.v:420.31-420.63" *)
  wire _1679_;
  (* src = "./riscv_lsu.v:421.31-421.64" *)
  wire _1680_;
  (* src = "./riscv_lsu.v:149.22-149.59" *)
  wire _1681_;
  (* src = "./riscv_lsu.v:150.22-150.62" *)
  wire _1682_;
  (* src = "./riscv_lsu.v:151.22-151.62" *)
  wire _1683_;
  (* src = "./riscv_lsu.v:152.22-152.62" *)
  wire _1684_;
  (* src = "./riscv_lsu.v:153.22-153.62" *)
  wire _1685_;
  (* src = "./riscv_lsu.v:154.22-154.62" *)
  wire _1686_;
  (* src = "./riscv_lsu.v:156.29-156.66" *)
  wire _1687_;
  (* src = "./riscv_lsu.v:157.29-157.69" *)
  wire _1688_;
  (* src = "./riscv_lsu.v:158.29-158.69" *)
  wire _1689_;
  (* src = "./riscv_lsu.v:160.23-160.61" *)
  wire _1690_;
  (* src = "./riscv_lsu.v:161.23-161.63" *)
  wire _1691_;
  (* src = "./riscv_lsu.v:162.23-162.63" *)
  wire _1692_;
  (* src = "./riscv_lsu.v:164.18-164.55" *)
  wire _1693_;
  (* src = "./riscv_lsu.v:164.61-164.101" *)
  wire _1694_;
  (* src = "./riscv_lsu.v:165.18-165.58" *)
  wire _1695_;
  (* src = "./riscv_lsu.v:165.64-165.104" *)
  wire _1696_;
  (* src = "./riscv_lsu.v:166.18-166.58" *)
  wire _1697_;
  (* src = "./riscv_lsu.v:166.64-166.104" *)
  wire _1698_;
  (* src = "./riscv_lsu.v:167.18-167.56" *)
  wire _1699_;
  (* src = "./riscv_lsu.v:168.18-168.58" *)
  wire _1700_;
  (* src = "./riscv_lsu.v:169.18-169.58" *)
  wire _1701_;
  (* src = "./riscv_lsu.v:171.21-171.61" *)
  wire _1702_;
  (* src = "./riscv_lsu.v:171.67-171.107" *)
  wire _1703_;
  (* src = "./riscv_lsu.v:171.113-171.153" *)
  wire _1704_;
  (* src = "./riscv_lsu.v:172.21-172.61" *)
  wire _1705_;
  (* src = "./riscv_lsu.v:172.67-172.107" *)
  wire _1706_;
  (* src = "./riscv_lsu.v:172.113-172.153" *)
  wire _1707_;
  (* src = "./riscv_lsu.v:188.28-188.68" *)
  wire _1708_;
  (* src = "./riscv_lsu.v:202.28-202.68" *)
  wire _1709_;
  (* src = "./riscv_lsu.v:207.33-207.73" *)
  wire _1710_;
  (* src = "./riscv_lsu.v:222.33-222.71" *)
  wire _1711_;
  (* src = "./riscv_lsu.v:253.29-253.69" *)
  wire _1712_;
  (* src = "./riscv_lsu.v:253.75-253.108" *)
  wire _1713_;
  (* src = "./riscv_lsu.v:254.29-254.69" *)
  wire _1714_;
  (* src = "./riscv_lsu.v:254.75-254.108" *)
  wire _1715_;
  (* src = "./riscv_lsu.v:255.29-255.69" *)
  wire _1716_;
  (* src = "./riscv_lsu.v:255.75-255.108" *)
  wire _1717_;
  (* src = "./riscv_lsu.v:315.26-315.58" *)
  wire _1718_;
  (* src = "./riscv_lsu.v:315.62-315.94" *)
  wire _1719_;
  (* src = "./riscv_lsu.v:121.26-121.121" *)
  wire _1720_;
  (* src = "./riscv_lsu.v:134.23-134.60" *)
  wire _1721_;
  (* src = "./riscv_lsu.v:188.9-188.69" *)
  wire _1722_;
  (* src = "./riscv_lsu.v:190.14-190.43" *)
  wire _1723_;
  (* src = "./riscv_lsu.v:195.9-195.38" *)
  wire _1724_;
  (* src = "./riscv_lsu.v:197.14-197.43" *)
  wire _1725_;
  (* src = "./riscv_lsu.v:200.17-200.46" *)
  wire _1726_;
  (* src = "./riscv_lsu.v:200.17-200.66" *)
  wire _1727_;
  (* src = "./riscv_lsu.v:202.9-202.69" *)
  wire _1728_;
  (* src = "./riscv_lsu.v:202.9-202.89" *)
  wire _1729_;
  (* src = "./riscv_lsu.v:207.14-207.74" *)
  wire _1730_;
  (* src = "./riscv_lsu.v:207.14-207.94" *)
  wire _1731_;
  (* src = "./riscv_lsu.v:222.14-222.72" *)
  wire _1732_;
  (* src = "./riscv_lsu.v:253.28-253.123" *)
  wire _1733_;
  (* src = "./riscv_lsu.v:254.28-254.123" *)
  wire _1734_;
  (* src = "./riscv_lsu.v:255.28-255.123" *)
  wire _1735_;
  (* src = "./riscv_lsu.v:295.10-295.75" *)
  wire _1736_;
  (* src = "./riscv_lsu.v:297.12-297.113" *)
  wire _1737_;
  (* src = "./riscv_lsu.v:308.27-308.56" *)
  wire _1738_;
  (* src = "./riscv_lsu.v:315.26-315.94" *)
  wire _1739_;
  (* src = "./riscv_lsu.v:316.26-316.105" *)
  wire _1740_;
  (* src = "./riscv_lsu.v:337.28-337.129" *)
  wire _1741_;
  (* src = "./riscv_lsu.v:356.15-356.110" *)
  wire _1742_;
  (* src = "./riscv_lsu.v:356.116-356.153" *)
  wire _1743_;
  (* src = "./riscv_lsu.v:385.10-385.34" *)
  wire _1744_;
  (* src = "./riscv_lsu.v:388.14-388.38" *)
  wire _1745_;
  (* src = "./riscv_lsu.v:399.17-399.48" *)
  wire _1746_;
  (* src = "./riscv_lsu.v:409.17-409.49" *)
  wire _1747_;
  (* src = "./riscv_lsu.v:422.31-422.58" *)
  wire _1748_;
  (* src = "./riscv_lsu.v:423.31-423.58" *)
  wire _1749_;
  (* src = "./riscv_lsu.v:424.31-424.62" *)
  wire _1750_;
  (* src = "./riscv_lsu.v:425.31-425.63" *)
  wire _1751_;
  (* src = "./riscv_lsu.v:134.43-134.60" *)
  wire _1752_;
  (* src = "./riscv_lsu.v:200.50-200.66" *)
  wire _1753_;
  (* src = "./riscv_lsu.v:202.73-202.89" *)
  wire _1754_;
  (* src = "./riscv_lsu.v:207.78-207.94" *)
  wire _1755_;
  (* src = "./riscv_lsu.v:297.100-297.113" *)
  wire _1756_;
  (* src = "./riscv_lsu.v:297.10-297.114" *)
  wire _1757_;
  (* src = "./riscv_lsu.v:337.116-337.129" *)
  wire _1758_;
  (* src = "./riscv_lsu.v:121.27-121.50" *)
  wire _1759_;
  (* src = "./riscv_lsu.v:121.27-121.69" *)
  wire _1760_;
  (* src = "./riscv_lsu.v:121.27-121.89" *)
  wire _1761_;
  (* src = "./riscv_lsu.v:121.27-121.104" *)
  wire _1762_;
  (* src = "./riscv_lsu.v:130.10-130.47" *)
  wire _1763_;
  (* src = "./riscv_lsu.v:149.21-150.63" *)
  wire _1764_;
  (* src = "./riscv_lsu.v:149.21-151.63" *)
  wire _1765_;
  (* src = "./riscv_lsu.v:149.21-152.63" *)
  wire _1766_;
  (* src = "./riscv_lsu.v:149.21-153.63" *)
  wire _1767_;
  (* src = "./riscv_lsu.v:149.21-154.63" *)
  wire _1768_;
  (* src = "./riscv_lsu.v:156.28-157.70" *)
  wire _1769_;
  (* src = "./riscv_lsu.v:156.28-158.70" *)
  wire _1770_;
  (* src = "./riscv_lsu.v:160.22-161.64" *)
  wire _1771_;
  (* src = "./riscv_lsu.v:160.22-162.64" *)
  wire _1772_;
  (* src = "./riscv_lsu.v:164.17-164.102" *)
  wire _1773_;
  (* src = "./riscv_lsu.v:165.17-165.105" *)
  wire _1774_;
  (* src = "./riscv_lsu.v:166.17-166.105" *)
  wire _1775_;
  (* src = "./riscv_lsu.v:171.20-171.108" *)
  wire _1776_;
  (* src = "./riscv_lsu.v:171.20-171.154" *)
  wire _1777_;
  (* src = "./riscv_lsu.v:172.20-172.108" *)
  wire _1778_;
  (* src = "./riscv_lsu.v:172.20-172.154" *)
  wire _1779_;
  (* src = "./riscv_lsu.v:279.10-279.49" *)
  wire _1780_;
  (* src = "./riscv_lsu.v:295.11-295.34" *)
  wire _1781_;
  (* src = "./riscv_lsu.v:295.11-295.56" *)
  wire _1782_;
  (* src = "./riscv_lsu.v:297.13-297.48" *)
  wire _1783_;
  (* src = "./riscv_lsu.v:297.13-297.63" *)
  wire _1784_;
  (* src = "./riscv_lsu.v:297.13-297.75" *)
  wire _1785_;
  (* src = "./riscv_lsu.v:297.13-297.95" *)
  wire _1786_;
  (* src = "./riscv_lsu.v:315.25-316.106" *)
  wire _1787_;
  (* src = "./riscv_lsu.v:316.45-316.86" *)
  wire _1788_;
  (* src = "./riscv_lsu.v:316.45-316.104" *)
  wire _1789_;
  (* src = "./riscv_lsu.v:337.29-337.64" *)
  wire _1790_;
  (* src = "./riscv_lsu.v:337.29-337.79" *)
  wire _1791_;
  (* src = "./riscv_lsu.v:337.29-337.91" *)
  wire _1792_;
  (* src = "./riscv_lsu.v:337.29-337.111" *)
  wire _1793_;
  (* src = "./riscv_lsu.v:337.27-337.148" *)
  wire _1794_;
  (* src = "./riscv_lsu.v:337.27-337.170" *)
  wire _1795_;
  (* src = "./riscv_lsu.v:356.16-356.39" *)
  wire _1796_;
  (* src = "./riscv_lsu.v:356.16-356.58" *)
  wire _1797_;
  (* src = "./riscv_lsu.v:356.16-356.78" *)
  wire _1798_;
  (* src = "./riscv_lsu.v:356.16-356.93" *)
  wire _1799_;
  (* src = "./riscv_lsu.v:356.14-356.154" *)
  wire _1800_;
  (* src = "./riscv_lsu.v:362.13-362.44" *)
  wire _1801_;
  (* src = "./riscv_lsu.v:385.9-385.57" *)
  wire _1802_;
  (* src = "./riscv_lsu.v:196.28-196.51" *)
  wire _1803_;
  (* src = "./riscv_lsu.v:297.79-297.95" *)
  wire _1804_;
  (* src = "./riscv_lsu.v:337.95-337.111" *)
  wire _1805_;
  (* src = "./riscv_lsu.v:122.38-122.50" *)
  wire _1806_;
  (* src = "./riscv_lsu.v:143.48-143.63" *)
  wire _1807_;
  (* src = "./riscv_lsu.v:328.38-328.53" *)
  wire _1808_;
  (* src = "./riscv_lsu.v:329.38-329.58" *)
  wire [3:0] _1809_;
  (* src = "./riscv_lsu.v:356.138-356.153" *)
  wire _1810_;
  (* src = "./riscv_lsu.v:421.52-421.64" *)
  wire _1811_;
  (* src = "./riscv_lsu.v:423.46-423.58" *)
  wire _1812_;
  (* src = "./riscv_lsu.v:309.27-309.46" *)
  wire _1813_;
  (* src = "./riscv_lsu.v:310.27-310.46" *)
  wire _1814_;
  (* src = "./riscv_lsu.v:417.31-417.61" *)
  wire _1815_;
  (* src = "./riscv_lsu.v:121.40-121.49" *)
  wire _1816_;
  (* src = "./riscv_lsu.v:295.24-295.33" *)
  wire _1817_;
  (* src = "./riscv_lsu.v:356.29-356.38" *)
  wire _1818_;
  (* src = "./riscv_lsu.v:428.40-434.44" *)
  wire [5:0] _1819_;
  (* src = "./riscv_lsu.v:429.40-434.44" *)
  wire [5:0] _1820_;
  (* src = "./riscv_lsu.v:430.40-434.44" *)
  wire [5:0] _1821_;
  (* src = "./riscv_lsu.v:431.40-434.44" *)
  wire [5:0] _1822_;
  (* src = "./riscv_lsu.v:432.40-434.44" *)
  wire [5:0] _1823_;
  (* src = "./riscv_lsu.v:433.40-434.44" *)
  wire [5:0] _1824_;
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  reg [35:0] _1825_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg _1826_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [35:0] _1827_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [1:0] _1828_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [31:0] _1829_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [35:0] _1830_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [35:0] _1831_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg _1832_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg _1833_;
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  reg [35:0] _1834_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg _1835_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [35:0] _1836_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [31:0] _1837_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg _1838_;
  (* src = "./riscv_lsu.v:482.1-513.4" *)
  reg [35:0] _1839_;
  (* src = "./riscv_lsu.v:500.28-500.40" *)
  wire [31:0] _1840_;
  (* src = "./riscv_lsu.v:505.26-505.38" *)
  wire [31:0] _1841_;
  (* src = "./riscv_lsu.v:509.20-509.31" *)
  wire [31:0] _1842_;
  (* src = "./riscv_lsu.v:497.9-497.26" *)
  wire _1843_;
  (* src = "./riscv_lsu.v:504.9-504.24" *)
  wire _1844_;
  (* src = "./riscv_lsu.v:508.10-508.27" *)
  wire _1845_;
  (* src = "./riscv_lsu.v:508.33-508.48" *)
  wire _1846_;
  (* src = "./riscv_lsu.v:508.9-508.49" *)
  wire _1847_;
  (* src = "./riscv_lsu.v:511.16-511.33" *)
  wire _1848_;
  (* src = "./riscv_lsu.v:511.38-511.53" *)
  wire _1849_;
  (* src = "./riscv_lsu.v:511.14-511.54" *)
  wire _1850_;
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  wire _1851_;
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  reg [35:0] _1852_;
  (* nosync = 32'd1 *)
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  reg _1853_;
  (* nosync = 32'd1 *)
  (* src = "./riscv_lsu.v:0.0-0.0" *)
  reg [35:0] _1854_;
  (* src = "./riscv_lsu.v:519.25-519.37" *)
  wire _1855_;
  (* src = "./riscv_lsu.v:520.25-520.41" *)
  wire _1856_;
  (* src = "./riscv_lsu.v:508.31-508.49" *)
  wire _1857_;
  (* src = "./riscv_lsu.v:511.14-511.34" *)
  wire _1858_;
  (* src = "./riscv_lsu.v:512.20-512.31" *)
  wire [31:0] _1859_;
  (* src = "./riscv_multiplier.v:117.1-137.4" *)
  reg _1860_;
  (* src = "./riscv_multiplier.v:117.1-137.4" *)
  reg [32:0] _1861_;
  (* src = "./riscv_multiplier.v:95.1-103.4" *)
  reg [32:0] _1862_;
  (* src = "./riscv_multiplier.v:117.1-137.4" *)
  reg [32:0] _1863_;
  (* src = "./riscv_multiplier.v:105.1-113.4" *)
  reg [32:0] _1864_;
  (* src = "./riscv_multiplier.v:146.1-150.29" *)
  reg [31:0] _1865_;
  (* src = "./riscv_multiplier.v:152.1-156.32" *)
  reg [31:0] _1866_;
  (* src = "./riscv_multiplier.v:141.1-144.4" *)
  reg [31:0] _1867_;
  (* src = "./riscv_multiplier.v:95.1-103.4" *)
  reg [32:0] _1868_;
  (* src = "./riscv_multiplier.v:105.1-113.4" *)
  reg [32:0] _1869_;
  (* src = "./riscv_multiplier.v:95.1-103.4" *)
  reg [32:0] _1870_;
  (* src = "./riscv_multiplier.v:105.1-113.4" *)
  reg [32:0] _1871_;
  (* src = "./riscv_multiplier.v:107.10-107.40" *)
  wire [31:0] _1872_;
  (* src = "./riscv_multiplier.v:109.15-109.45" *)
  wire [31:0] _1873_;
  (* src = "./riscv_multiplier.v:130.26-130.56" *)
  wire [31:0] _1874_;
  (* src = "./riscv_multiplier.v:89.25-89.55" *)
  wire [31:0] _1875_;
  (* src = "./riscv_multiplier.v:90.25-90.55" *)
  wire [31:0] _1876_;
  (* src = "./riscv_multiplier.v:91.25-91.55" *)
  wire [31:0] _1877_;
  (* src = "./riscv_multiplier.v:92.25-92.55" *)
  wire [31:0] _1878_;
  (* src = "./riscv_multiplier.v:97.10-97.40" *)
  wire [31:0] _1879_;
  (* src = "./riscv_multiplier.v:99.15-99.45" *)
  wire [31:0] _1880_;
  (* src = "./riscv_multiplier.v:107.9-107.56" *)
  wire _1881_;
  (* src = "./riscv_multiplier.v:109.14-109.61" *)
  wire _1882_;
  (* src = "./riscv_multiplier.v:130.25-130.72" *)
  wire _1883_;
  (* src = "./riscv_multiplier.v:89.24-89.71" *)
  wire _1884_;
  (* src = "./riscv_multiplier.v:90.24-90.71" *)
  wire _1885_;
  (* src = "./riscv_multiplier.v:91.24-91.71" *)
  wire _1886_;
  (* src = "./riscv_multiplier.v:92.24-92.71" *)
  wire _1887_;
  (* src = "./riscv_multiplier.v:97.9-97.56" *)
  wire _1888_;
  (* src = "./riscv_multiplier.v:99.14-99.61" *)
  wire _1889_;
  (* src = "./riscv_multiplier.v:126.10-126.39" *)
  wire _1890_;
  (* src = "./riscv_multiplier.v:89.23-90.72" *)
  wire _1891_;
  (* src = "./riscv_multiplier.v:89.23-91.72" *)
  wire _1892_;
  (* src = "./riscv_multiplier.v:89.23-92.72" *)
  wire _1893_;
  (* src = "./riscv_multiplier.v:139.24-139.113" *)
  wire [64:0] _1894_;
  (* src = "./riscv_multiplier.v:130.23-130.73" *)
  wire _1895_;
  (* src = "./riscv_multiplier.v:149.10-149.17" *)
  wire _1896_;
  (* src = "./riscv_multiplier.v:155.10-155.17" *)
  wire _1897_;
  (* src = "./riscv_multiplier.v:143.16-143.75" *)
  wire [31:0] _1898_;
  (* src = "./riscv_core.v:124.16-124.31" *)
  wire [31:0] branch_csr_pc_w;
  (* src = "./riscv_core.v:157.16-157.33" *)
  wire [1:0] branch_csr_priv_w;
  (* src = "./riscv_core.v:104.16-104.36" *)
  wire branch_csr_request_w;
  (* src = "./riscv_core.v:195.16-195.34" *)
  wire [31:0] branch_d_exec_pc_w;
  (* src = "./riscv_core.v:111.16-111.36" *)
  wire [1:0] branch_d_exec_priv_w;
  (* src = "./riscv_core.v:143.16-143.39" *)
  wire branch_d_exec_request_w;
  (* src = "./riscv_core.v:221.16-221.37" *)
  wire branch_exec_is_call_w;
  (* src = "./riscv_core.v:198.16-198.36" *)
  wire branch_exec_is_jmp_w;
  (* src = "./riscv_core.v:139.16-139.42" *)
  wire branch_exec_is_not_taken_w;
  (* src = "./riscv_core.v:116.16-116.36" *)
  wire branch_exec_is_ret_w;
  (* src = "./riscv_core.v:145.16-145.38" *)
  wire branch_exec_is_taken_w;
  (* src = "./riscv_core.v:140.16-140.32" *)
  wire [31:0] branch_exec_pc_w;
  (* src = "./riscv_core.v:158.16-158.37" *)
  wire branch_exec_request_w;
  (* src = "./riscv_core.v:100.16-100.36" *)
  wire [31:0] branch_exec_source_w;
  (* src = "./riscv_core.v:135.16-135.27" *)
  wire [31:0] branch_pc_w;
  (* src = "./riscv_core.v:161.16-161.29" *)
  wire [1:0] branch_priv_w;
  (* src = "./riscv_core.v:120.16-120.32" *)
  wire branch_request_w;
  (* src = "./riscv_core.v:62.22-62.27" *)
  input clk_i;
  wire clk_i;
  (* src = "./riscv_core.v:75.22-75.30" *)
  input [31:0] cpu_id_i;
  wire [31:0] cpu_id_i;
  (* src = "./riscv_core.v:113.16-113.36" *)
  wire csr_opcode_invalid_w;
  (* src = "./riscv_core.v:204.16-204.35" *)
  wire [31:0] csr_opcode_opcode_w;
  (* src = "./riscv_core.v:121.16-121.31" *)
  wire [31:0] csr_opcode_pc_w;
  (* src = "./riscv_core.v:187.16-187.35" *)
  wire [4:0] csr_opcode_ra_idx_w;
  (* src = "./riscv_core.v:170.16-170.39" *)
  wire [31:0] csr_opcode_ra_operand_w;
  (* src = "./riscv_core.v:137.16-137.35" *)
  wire [4:0] csr_opcode_rb_idx_w;
  (* src = "./riscv_core.v:101.16-101.39" *)
  wire [31:0] csr_opcode_rb_operand_w;
  (* src = "./riscv_core.v:99.16-99.35" *)
  wire [4:0] csr_opcode_rd_idx_w;
  (* src = "./riscv_core.v:103.16-103.34" *)
  wire csr_opcode_valid_w;
  (* src = "./riscv_core.v:123.16-123.41" *)
  wire [5:0] csr_result_e1_exception_w;
  (* src = "./riscv_core.v:194.16-194.37" *)
  wire [31:0] csr_result_e1_value_w;
  (* src = "./riscv_core.v:183.16-183.37" *)
  wire [31:0] csr_result_e1_wdata_w;
  (* src = "./riscv_core.v:203.16-203.37" *)
  wire csr_result_e1_write_w;
  (* src = "./riscv_core.v:117.16-117.46" *)
  wire [31:0] csr_writeback_exception_addr_w;
  (* src = "./riscv_core.v:219.16-219.44" *)
  wire [31:0] csr_writeback_exception_pc_w;
  (* src = "./riscv_core.v:114.16-114.41" *)
  wire [5:0] csr_writeback_exception_w;
  (* src = "./riscv_core.v:197.16-197.37" *)
  wire [11:0] csr_writeback_waddr_w;
  (* src = "./riscv_core.v:191.16-191.37" *)
  wire [31:0] csr_writeback_wdata_w;
  (* src = "./riscv_core.v:192.16-192.37" *)
  wire csr_writeback_write_w;
  (* src = "./riscv_core.v:160.16-160.34" *)
  wire div_opcode_valid_w;
  (* src = "./riscv_core.v:133.16-133.27" *)
  wire exec_hold_w;
  (* src = "./riscv_core.v:210.16-210.35" *)
  wire exec_opcode_valid_w;
  (* src = "./riscv_core.v:98.16-98.30" *)
  wire fetch_accept_w;
  (* src = "./riscv_core.v:186.16-186.34" *)
  wire fetch_dec_accept_w;
  (* src = "./riscv_core.v:146.16-146.39" *)
  wire fetch_dec_fault_fetch_w;
  (* src = "./riscv_core.v:131.16-131.38" *)
  wire fetch_dec_fault_page_w;
  (* src = "./riscv_core.v:202.16-202.33" *)
  wire [31:0] fetch_dec_instr_w;
  (* src = "./riscv_core.v:163.16-163.30" *)
  wire [31:0] fetch_dec_pc_w;
  (* src = "./riscv_core.v:147.16-147.33" *)
  wire fetch_dec_valid_w;
  (* src = "./riscv_core.v:148.16-148.35" *)
  wire fetch_fault_fetch_w;
  (* src = "./riscv_core.v:126.16-126.34" *)
  wire fetch_fault_page_w;
  (* src = "./riscv_core.v:119.16-119.32" *)
  wire fetch_in_fault_w;
  (* src = "./riscv_core.v:94.16-94.31" *)
  wire [1:0] fetch_in_priv_w;
  (* src = "./riscv_core.v:175.16-175.36" *)
  wire fetch_instr_branch_w;
  (* src = "./riscv_core.v:200.16-200.33" *)
  wire fetch_instr_csr_w;
  (* src = "./riscv_core.v:205.16-205.33" *)
  wire fetch_instr_div_w;
  (* src = "./riscv_core.v:189.16-189.34" *)
  wire fetch_instr_exec_w;
  (* src = "./riscv_core.v:134.16-134.37" *)
  wire fetch_instr_invalid_w;
  (* src = "./riscv_core.v:167.16-167.33" *)
  wire fetch_instr_lsu_w;
  (* src = "./riscv_core.v:115.16-115.33" *)
  wire fetch_instr_mul_w;
  (* src = "./riscv_core.v:208.16-208.38" *)
  wire fetch_instr_rd_valid_w;
  (* src = "./riscv_core.v:206.16-206.29" *)
  wire [31:0] fetch_instr_w;
  (* src = "./riscv_core.v:154.16-154.26" *)
  wire [31:0] fetch_pc_w;
  (* src = "./riscv_core.v:196.16-196.29" *)
  wire fetch_valid_w;
  (* src = "./riscv_core.v:188.16-188.24" *)
  wire ifence_w;
  (* src = "./riscv_core.v:164.16-164.35" *)
  wire interrupt_inhibit_w;
  (* src = "./riscv_core.v:73.22-73.28" *)
  input intr_i;
  wire intr_i;
  (* src = "./riscv_core.v:149.16-149.36" *)
  wire lsu_opcode_invalid_w;
  (* src = "./riscv_core.v:180.16-180.35" *)
  wire [31:0] lsu_opcode_opcode_w;
  (* src = "./riscv_core.v:97.16-97.31" *)
  wire [31:0] lsu_opcode_pc_w;
  (* src = "./riscv_core.v:218.16-218.35" *)
  wire [4:0] lsu_opcode_ra_idx_w;
  (* src = "./riscv_core.v:159.16-159.39" *)
  wire [31:0] lsu_opcode_ra_operand_w;
  (* src = "./riscv_core.v:213.16-213.35" *)
  wire [4:0] lsu_opcode_rb_idx_w;
  (* src = "./riscv_core.v:215.16-215.39" *)
  wire [31:0] lsu_opcode_rb_operand_w;
  (* src = "./riscv_core.v:179.16-179.35" *)
  wire [4:0] lsu_opcode_rd_idx_w;
  (* src = "./riscv_core.v:201.16-201.34" *)
  wire lsu_opcode_valid_w;
  (* src = "./riscv_core.v:138.16-138.27" *)
  wire lsu_stall_w;
  (* src = "./riscv_core.v:65.22-65.36" *)
  input mem_d_accept_i;
  wire mem_d_accept_i;
  (* src = "./riscv_core.v:66.22-66.33" *)
  input mem_d_ack_i;
  wire mem_d_ack_i;
  (* src = "./riscv_core.v:78.22-78.34" *)
  output [31:0] mem_d_addr_o;
  wire [31:0] mem_d_addr_o;
  (* src = "./riscv_core.v:82.22-82.39" *)
  output mem_d_cacheable_o;
  wire mem_d_cacheable_o;
  (* src = "./riscv_core.v:64.22-64.37" *)
  input [31:0] mem_d_data_rd_i;
  wire [31:0] mem_d_data_rd_i;
  (* src = "./riscv_core.v:79.22-79.37" *)
  output [31:0] mem_d_data_wr_o;
  wire [31:0] mem_d_data_wr_o;
  (* src = "./riscv_core.v:67.22-67.35" *)
  input mem_d_error_i;
  wire mem_d_error_i;
  (* src = "./riscv_core.v:86.22-86.35" *)
  output mem_d_flush_o;
  wire mem_d_flush_o;
  (* src = "./riscv_core.v:84.22-84.40" *)
  output mem_d_invalidate_o;
  wire mem_d_invalidate_o;
  (* src = "./riscv_core.v:80.22-80.32" *)
  output mem_d_rd_o;
  wire mem_d_rd_o;
  (* src = "./riscv_core.v:83.22-83.37" *)
  output [10:0] mem_d_req_tag_o;
  wire [10:0] mem_d_req_tag_o;
  (* src = "./riscv_core.v:68.22-68.38" *)
  input [10:0] mem_d_resp_tag_i;
  wire [10:0] mem_d_resp_tag_i;
  (* src = "./riscv_core.v:81.22-81.32" *)
  output [3:0] mem_d_wr_o;
  wire [3:0] mem_d_wr_o;
  (* src = "./riscv_core.v:85.22-85.39" *)
  output mem_d_writeback_o;
  wire mem_d_writeback_o;
  (* src = "./riscv_core.v:69.22-69.36" *)
  input mem_i_accept_i;
  wire mem_i_accept_i;
  (* src = "./riscv_core.v:71.22-71.35" *)
  input mem_i_error_i;
  wire mem_i_error_i;
  (* src = "./riscv_core.v:88.22-88.35" *)
  output mem_i_flush_o;
  wire mem_i_flush_o;
  (* src = "./riscv_core.v:72.22-72.34" *)
  input [31:0] mem_i_inst_i;
  wire [31:0] mem_i_inst_i;
  (* src = "./riscv_core.v:89.22-89.40" *)
  output mem_i_invalidate_o;
  wire mem_i_invalidate_o;
  (* src = "./riscv_core.v:90.22-90.32" *)
  output [31:0] mem_i_pc_o;
  wire [31:0] mem_i_pc_o;
  (* src = "./riscv_core.v:87.22-87.32" *)
  output mem_i_rd_o;
  wire mem_i_rd_o;
  (* src = "./riscv_core.v:70.22-70.35" *)
  input mem_i_valid_i;
  wire mem_i_valid_i;
  (* src = "./riscv_core.v:96.16-96.27" *)
  wire mmu_flush_w;
  (* src = "./riscv_core.v:152.16-152.35" *)
  wire mmu_ifetch_accept_w;
  (* src = "./riscv_core.v:165.16-165.34" *)
  wire mmu_ifetch_error_w;
  (* src = "./riscv_core.v:178.16-178.34" *)
  wire mmu_ifetch_flush_w;
  (* src = "./riscv_core.v:105.16-105.33" *)
  wire [31:0] mmu_ifetch_inst_w;
  (* src = "./riscv_core.v:155.16-155.39" *)
  wire mmu_ifetch_invalidate_w;
  (* src = "./riscv_core.v:176.16-176.31" *)
  wire [31:0] mmu_ifetch_pc_w;
  (* src = "./riscv_core.v:177.16-177.31" *)
  wire mmu_ifetch_rd_w;
  (* src = "./riscv_core.v:112.16-112.34" *)
  wire mmu_ifetch_valid_w;
  (* src = "./riscv_core.v:181.16-181.32" *)
  wire mmu_load_fault_w;
  (* src = "./riscv_core.v:214.16-214.32" *)
  wire mmu_lsu_accept_w;
  (* src = "./riscv_core.v:153.16-153.29" *)
  wire mmu_lsu_ack_w;
  (* src = "./riscv_core.v:150.16-150.30" *)
  wire [31:0] mmu_lsu_addr_w;
  (* src = "./riscv_core.v:199.16-199.35" *)
  wire mmu_lsu_cacheable_w;
  (* src = "./riscv_core.v:209.16-209.33" *)
  wire [31:0] mmu_lsu_data_rd_w;
  (* src = "./riscv_core.v:125.16-125.33" *)
  wire [31:0] mmu_lsu_data_wr_w;
  (* src = "./riscv_core.v:108.16-108.31" *)
  wire mmu_lsu_error_w;
  (* src = "./riscv_core.v:212.16-212.31" *)
  wire mmu_lsu_flush_w;
  (* src = "./riscv_core.v:185.16-185.36" *)
  wire mmu_lsu_invalidate_w;
  (* src = "./riscv_core.v:162.16-162.28" *)
  wire mmu_lsu_rd_w;
  (* src = "./riscv_core.v:128.16-128.33" *)
  wire [10:0] mmu_lsu_req_tag_w;
  (* src = "./riscv_core.v:127.16-127.34" *)
  wire [10:0] mmu_lsu_resp_tag_w;
  (* src = "./riscv_core.v:118.16-118.28" *)
  wire [3:0] mmu_lsu_wr_w;
  (* src = "./riscv_core.v:93.16-93.35" *)
  wire mmu_lsu_writeback_w;
  (* src = "./riscv_core.v:110.16-110.25" *)
  wire mmu_mxr_w;
  (* src = "./riscv_core.v:168.16-168.28" *)
  wire [1:0] mmu_priv_d_w;
  (* src = "./riscv_core.v:182.16-182.26" *)
  wire [31:0] mmu_satp_w;
  (* src = "./riscv_core.v:220.16-220.33" *)
  wire mmu_store_fault_w;
  (* src = "./riscv_core.v:216.16-216.25" *)
  wire mmu_sum_w;
  (* src = "./riscv_core.v:151.16-151.26" *)
  wire mul_hold_w;
  (* src = "./riscv_core.v:207.16-207.36" *)
  wire mul_opcode_invalid_w;
  (* src = "./riscv_core.v:132.16-132.35" *)
  wire [31:0] mul_opcode_opcode_w;
  (* src = "./riscv_core.v:142.16-142.31" *)
  wire [31:0] mul_opcode_pc_w;
  (* src = "./riscv_core.v:136.16-136.35" *)
  wire [4:0] mul_opcode_ra_idx_w;
  (* src = "./riscv_core.v:144.16-144.39" *)
  wire [31:0] mul_opcode_ra_operand_w;
  (* src = "./riscv_core.v:173.16-173.35" *)
  wire [4:0] mul_opcode_rb_idx_w;
  (* src = "./riscv_core.v:156.16-156.39" *)
  wire [31:0] mul_opcode_rb_operand_w;
  (* src = "./riscv_core.v:95.16-95.35" *)
  wire [4:0] mul_opcode_rd_idx_w;
  (* src = "./riscv_core.v:109.16-109.34" *)
  wire mul_opcode_valid_w;
  (* src = "./riscv_core.v:174.16-174.32" *)
  wire opcode_invalid_w;
  (* src = "./riscv_core.v:141.16-141.31" *)
  wire [31:0] opcode_opcode_w;
  (* src = "./riscv_core.v:106.16-106.27" *)
  wire [31:0] opcode_pc_w;
  (* src = "./riscv_core.v:169.16-169.31" *)
  wire [4:0] opcode_ra_idx_w;
  (* src = "./riscv_core.v:129.16-129.35" *)
  wire [31:0] opcode_ra_operand_w;
  (* src = "./riscv_core.v:107.16-107.31" *)
  wire [4:0] opcode_rb_idx_w;
  (* src = "./riscv_core.v:184.16-184.35" *)
  wire [31:0] opcode_rb_operand_w;
  (* src = "./riscv_core.v:190.16-190.31" *)
  wire [4:0] opcode_rd_idx_w;
  (* src = "./riscv_core.v:74.22-74.36" *)
  input [31:0] reset_vector_i;
  wire [31:0] reset_vector_i;
  (* src = "./riscv_core.v:63.22-63.27" *)
  input rst_i;
  wire rst_i;
  (* src = "./riscv_core.v:130.16-130.31" *)
  wire squash_decode_w;
  (* src = "./riscv_core.v:193.16-193.32" *)
  wire take_interrupt_w;
  (* hdlname = "u_csr branch_csr_pc_o" *)
  (* src = "./riscv_csr.v:83.22-83.37" *)
  wire [31:0] \u_csr.branch_csr_pc_o ;
  (* hdlname = "u_csr branch_csr_priv_o" *)
  (* src = "./riscv_csr.v:84.22-84.39" *)
  wire [1:0] \u_csr.branch_csr_priv_o ;
  (* hdlname = "u_csr branch_csr_request_o" *)
  (* src = "./riscv_csr.v:82.22-82.42" *)
  wire \u_csr.branch_csr_request_o ;
  (* hdlname = "u_csr branch_q" *)
  (* src = "./riscv_csr.v:317.12-317.20" *)
  reg \u_csr.branch_q ;
  (* hdlname = "u_csr branch_target_q" *)
  (* src = "./riscv_csr.v:318.12-318.27" *)
  reg [31:0] \u_csr.branch_target_q ;
  (* hdlname = "u_csr clk_i" *)
  (* src = "./riscv_csr.v:55.22-55.27" *)
  wire \u_csr.clk_i ;
  (* hdlname = "u_csr clr_r" *)
  (* src = "./riscv_csr.v:127.13-127.18" *)
  reg \u_csr.clr_r ;
  (* hdlname = "u_csr cpu_id_i" *)
  (* src = "./riscv_csr.v:73.22-73.30" *)
  wire [31:0] \u_csr.cpu_id_i ;
  (* hdlname = "u_csr csr_branch_w" *)
  (* src = "./riscv_csr.v:161.13-161.25" *)
  wire \u_csr.csr_branch_w ;
  (* hdlname = "u_csr csr_fault_r" *)
  (* src = "./riscv_csr.v:128.13-128.24" *)
  reg \u_csr.csr_fault_r ;
  (* hdlname = "u_csr csr_priv_r" *)
  (* src = "./riscv_csr.v:123.13-123.23" *)
  reg [1:0] \u_csr.csr_priv_r ;
  (* hdlname = "u_csr csr_rdata_w" *)
  (* src = "./riscv_csr.v:159.13-159.24" *)
  wire [31:0] \u_csr.csr_rdata_w ;
  (* hdlname = "u_csr csr_readonly_r" *)
  (* src = "./riscv_csr.v:124.13-124.27" *)
  reg \u_csr.csr_readonly_r ;
  (* hdlname = "u_csr csr_result_e1_exception_o" *)
  (* src = "./riscv_csr.v:81.22-81.47" *)
  wire [5:0] \u_csr.csr_result_e1_exception_o ;
  (* hdlname = "u_csr csr_result_e1_value_o" *)
  (* src = "./riscv_csr.v:78.22-78.43" *)
  wire [31:0] \u_csr.csr_result_e1_value_o ;
  (* hdlname = "u_csr csr_result_e1_wdata_o" *)
  (* src = "./riscv_csr.v:80.22-80.43" *)
  wire [31:0] \u_csr.csr_result_e1_wdata_o ;
  (* hdlname = "u_csr csr_result_e1_write_o" *)
  (* src = "./riscv_csr.v:79.22-79.43" *)
  wire \u_csr.csr_result_e1_write_o ;
  (* hdlname = "u_csr csr_target_w" *)
  (* src = "./riscv_csr.v:162.13-162.25" *)
  wire [31:0] \u_csr.csr_target_w ;
  (* hdlname = "u_csr csr_wdata_e1_q" *)
  (* src = "./riscv_csr.v:213.25-213.39" *)
  reg [31:0] \u_csr.csr_wdata_e1_q ;
  (* hdlname = "u_csr csr_write_r" *)
  (* src = "./riscv_csr.v:125.13-125.24" *)
  reg \u_csr.csr_write_r ;
  (* hdlname = "u_csr csr_writeback_exception_addr_i" *)
  (* src = "./riscv_csr.v:72.22-72.52" *)
  wire [31:0] \u_csr.csr_writeback_exception_addr_i ;
  (* hdlname = "u_csr csr_writeback_exception_i" *)
  (* src = "./riscv_csr.v:70.22-70.47" *)
  wire [5:0] \u_csr.csr_writeback_exception_i ;
  (* hdlname = "u_csr csr_writeback_exception_pc_i" *)
  (* src = "./riscv_csr.v:71.22-71.50" *)
  wire [31:0] \u_csr.csr_writeback_exception_pc_i ;
  (* hdlname = "u_csr csr_writeback_waddr_i" *)
  (* src = "./riscv_csr.v:68.22-68.43" *)
  wire [11:0] \u_csr.csr_writeback_waddr_i ;
  (* hdlname = "u_csr csr_writeback_wdata_i" *)
  (* src = "./riscv_csr.v:69.22-69.43" *)
  wire [31:0] \u_csr.csr_writeback_wdata_i ;
  (* hdlname = "u_csr csr_writeback_write_i" *)
  (* src = "./riscv_csr.v:67.22-67.43" *)
  wire \u_csr.csr_writeback_write_i ;
  (* hdlname = "u_csr csrrc_w" *)
  (* src = "./riscv_csr.v:110.6-110.13" *)
  wire \u_csr.csrrc_w ;
  (* hdlname = "u_csr csrrci_w" *)
  (* src = "./riscv_csr.v:113.6-113.14" *)
  wire \u_csr.csrrci_w ;
  (* hdlname = "u_csr csrrs_w" *)
  (* src = "./riscv_csr.v:109.6-109.13" *)
  wire \u_csr.csrrs_w ;
  (* hdlname = "u_csr csrrsi_w" *)
  (* src = "./riscv_csr.v:112.6-112.14" *)
  wire \u_csr.csrrsi_w ;
  (* hdlname = "u_csr csrrw_w" *)
  (* src = "./riscv_csr.v:108.6-108.13" *)
  wire \u_csr.csrrw_w ;
  (* hdlname = "u_csr csrrwi_w" *)
  (* src = "./riscv_csr.v:111.6-111.14" *)
  wire \u_csr.csrrwi_w ;
  (* hdlname = "u_csr current_priv_w" *)
  (* src = "./riscv_csr.v:122.13-122.27" *)
  wire [1:0] \u_csr.current_priv_w ;
  (* hdlname = "u_csr data_r" *)
  (* src = "./riscv_csr.v:130.13-130.19" *)
  reg [31:0] \u_csr.data_r ;
  (* hdlname = "u_csr ebreak_w" *)
  (* src = "./riscv_csr.v:105.6-105.14" *)
  wire \u_csr.ebreak_w ;
  (* hdlname = "u_csr ecall_w" *)
  (* src = "./riscv_csr.v:104.6-104.13" *)
  wire \u_csr.ecall_w ;
  (* hdlname = "u_csr eret_fault_w" *)
  (* src = "./riscv_csr.v:217.25-217.37" *)
  wire \u_csr.eret_fault_w ;
  (* hdlname = "u_csr eret_priv_w" *)
  (* src = "./riscv_csr.v:107.12-107.23" *)
  wire [1:0] \u_csr.eret_priv_w ;
  (* hdlname = "u_csr eret_w" *)
  (* src = "./riscv_csr.v:106.6-106.12" *)
  wire \u_csr.eret_w ;
  (* hdlname = "u_csr exception_e1_q" *)
  (* src = "./riscv_csr.v:214.14-214.28" *)
  reg [5:0] \u_csr.exception_e1_q ;
  (* hdlname = "u_csr fence_w" *)
  (* src = "./riscv_csr.v:115.6-115.13" *)
  wire \u_csr.fence_w ;
  (* hdlname = "u_csr ifence_o" *)
  (* src = "./riscv_csr.v:86.22-86.30" *)
  wire \u_csr.ifence_o ;
  (* hdlname = "u_csr ifence_q" *)
  (* src = "./riscv_csr.v:304.5-304.13" *)
  reg \u_csr.ifence_q ;
  (* hdlname = "u_csr ifence_w" *)
  (* src = "./riscv_csr.v:117.6-117.14" *)
  wire \u_csr.ifence_w ;
  (* hdlname = "u_csr interrupt_inhibit_i" *)
  (* src = "./riscv_csr.v:75.22-75.41" *)
  wire \u_csr.interrupt_inhibit_i ;
  (* hdlname = "u_csr interrupt_w" *)
  (* src = "./riscv_csr.v:164.13-164.24" *)
  wire [31:0] \u_csr.interrupt_w ;
  (* hdlname = "u_csr intr_i" *)
  (* src = "./riscv_csr.v:57.22-57.28" *)
  wire \u_csr.intr_i ;
  (* hdlname = "u_csr misa_w" *)
  (* src = "./riscv_csr.v:157.13-157.19" *)
  wire [31:0] \u_csr.misa_w ;
  (* hdlname = "u_csr mmu_flush_o" *)
  (* src = "./riscv_csr.v:90.22-90.33" *)
  wire \u_csr.mmu_flush_o ;
  (* hdlname = "u_csr mmu_mxr_o" *)
  (* src = "./riscv_csr.v:89.22-89.31" *)
  wire \u_csr.mmu_mxr_o ;
  (* hdlname = "u_csr mmu_priv_d_o" *)
  (* src = "./riscv_csr.v:87.22-87.34" *)
  wire [1:0] \u_csr.mmu_priv_d_o ;
  (* hdlname = "u_csr mmu_satp_o" *)
  (* src = "./riscv_csr.v:91.22-91.32" *)
  wire [31:0] \u_csr.mmu_satp_o ;
  (* hdlname = "u_csr mmu_sum_o" *)
  (* src = "./riscv_csr.v:88.22-88.31" *)
  wire \u_csr.mmu_sum_o ;
  (* hdlname = "u_csr opcode_invalid_i" *)
  (* src = "./riscv_csr.v:61.22-61.38" *)
  wire \u_csr.opcode_invalid_i ;
  (* hdlname = "u_csr opcode_opcode_i" *)
  (* src = "./riscv_csr.v:59.22-59.37" *)
  wire [31:0] \u_csr.opcode_opcode_i ;
  (* hdlname = "u_csr opcode_pc_i" *)
  (* src = "./riscv_csr.v:60.22-60.33" *)
  wire [31:0] \u_csr.opcode_pc_i ;
  (* hdlname = "u_csr opcode_ra_idx_i" *)
  (* src = "./riscv_csr.v:63.22-63.37" *)
  wire [4:0] \u_csr.opcode_ra_idx_i ;
  (* hdlname = "u_csr opcode_ra_operand_i" *)
  (* src = "./riscv_csr.v:65.22-65.41" *)
  wire [31:0] \u_csr.opcode_ra_operand_i ;
  (* hdlname = "u_csr opcode_rb_idx_i" *)
  (* src = "./riscv_csr.v:64.22-64.37" *)
  wire [4:0] \u_csr.opcode_rb_idx_i ;
  (* hdlname = "u_csr opcode_rb_operand_i" *)
  (* src = "./riscv_csr.v:66.22-66.41" *)
  wire [31:0] \u_csr.opcode_rb_operand_i ;
  (* hdlname = "u_csr opcode_rd_idx_i" *)
  (* src = "./riscv_csr.v:62.22-62.37" *)
  wire [4:0] \u_csr.opcode_rd_idx_i ;
  (* hdlname = "u_csr opcode_valid_i" *)
  (* src = "./riscv_csr.v:58.22-58.36" *)
  wire \u_csr.opcode_valid_i ;
  (* hdlname = "u_csr rd_result_e1_q" *)
  (* src = "./riscv_csr.v:212.25-212.39" *)
  reg [31:0] \u_csr.rd_result_e1_q ;
  (* hdlname = "u_csr rd_valid_e1_q" *)
  (* src = "./riscv_csr.v:211.25-211.38" *)
  reg \u_csr.rd_valid_e1_q ;
  (* hdlname = "u_csr reset_q" *)
  (* src = "./riscv_csr.v:319.12-319.19" *)
  reg \u_csr.reset_q ;
  (* hdlname = "u_csr reset_vector_i" *)
  (* src = "./riscv_csr.v:74.22-74.36" *)
  wire [31:0] \u_csr.reset_vector_i ;
  (* hdlname = "u_csr rst_i" *)
  (* src = "./riscv_csr.v:56.22-56.27" *)
  wire \u_csr.rst_i ;
  (* hdlname = "u_csr satp_reg_w" *)
  (* src = "./riscv_csr.v:166.13-166.23" *)
  wire [31:0] \u_csr.satp_reg_w ;
  (* hdlname = "u_csr satp_update_w" *)
  (* src = "./riscv_csr.v:150.6-150.19" *)
  wire \u_csr.satp_update_w ;
  (* hdlname = "u_csr set_r" *)
  (* src = "./riscv_csr.v:126.13-126.18" *)
  reg \u_csr.set_r ;
  (* hdlname = "u_csr sfence_w" *)
  (* src = "./riscv_csr.v:116.6-116.14" *)
  wire \u_csr.sfence_w ;
  (* hdlname = "u_csr status_reg_w" *)
  (* src = "./riscv_csr.v:165.13-165.25" *)
  wire [31:0] \u_csr.status_reg_w ;
  (* hdlname = "u_csr take_interrupt_o" *)
  (* src = "./riscv_csr.v:85.22-85.38" *)
  wire \u_csr.take_interrupt_o ;
  (* hdlname = "u_csr take_interrupt_q" *)
  (* src = "./riscv_csr.v:280.5-280.21" *)
  reg \u_csr.take_interrupt_q ;
  (* hdlname = "u_csr timer_irq_w" *)
  (* src = "./riscv_csr.v:155.6-155.17" *)
  wire \u_csr.timer_irq_w ;
  (* hdlname = "u_csr tlb_flush_q" *)
  (* src = "./riscv_csr.v:293.5-293.16" *)
  reg \u_csr.tlb_flush_q ;
  (* hdlname = "u_csr u_csrfile branch_r" *)
  (* src = "./riscv_csr_regfile.v:582.12-582.20" *)
  reg \u_csr.u_csrfile.branch_r ;
  (* hdlname = "u_csr u_csrfile branch_target_r" *)
  (* src = "./riscv_csr_regfile.v:583.12-583.27" *)
  reg [31:0] \u_csr.u_csrfile.branch_target_r ;
  (* hdlname = "u_csr u_csrfile buffer_mip_w" *)
  (* src = "./riscv_csr_regfile.v:172.6-172.18" *)
  wire \u_csr.u_csrfile.buffer_mip_w ;
  (* hdlname = "u_csr u_csrfile clk_i" *)
  (* src = "./riscv_csr_regfile.v:53.22-53.27" *)
  wire \u_csr.u_csrfile.clk_i ;
  (* hdlname = "u_csr u_csrfile cpu_id_i" *)
  (* src = "./riscv_csr_regfile.v:59.22-59.30" *)
  wire [31:0] \u_csr.u_csrfile.cpu_id_i ;
  (* hdlname = "u_csr u_csrfile csr_branch_o" *)
  (* src = "./riscv_csr_regfile.v:75.22-75.34" *)
  wire \u_csr.u_csrfile.csr_branch_o ;
  (* hdlname = "u_csr u_csrfile csr_mcause_q" *)
  (* src = "./riscv_csr_regfile.v:97.13-97.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcause_q ;
  (* hdlname = "u_csr u_csrfile csr_mcause_r" *)
  (* src = "./riscv_csr_regfile.v:225.13-225.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcause_r ;
  (* hdlname = "u_csr u_csrfile csr_mcycle_h_q" *)
  (* src = "./riscv_csr_regfile.v:104.13-104.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_h_q ;
  (* hdlname = "u_csr u_csrfile csr_mcycle_q" *)
  (* src = "./riscv_csr_regfile.v:103.13-103.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_q ;
  (* hdlname = "u_csr u_csrfile csr_mcycle_r" *)
  (* src = "./riscv_csr_regfile.v:232.13-232.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_r ;
  (* hdlname = "u_csr u_csrfile csr_medeleg_q" *)
  (* src = "./riscv_csr_regfile.v:109.13-109.26" *)
  reg [31:0] \u_csr.u_csrfile.csr_medeleg_q ;
  (* hdlname = "u_csr u_csrfile csr_medeleg_r" *)
  (* src = "./riscv_csr_regfile.v:236.13-236.26" *)
  reg [31:0] \u_csr.u_csrfile.csr_medeleg_r ;
  (* hdlname = "u_csr u_csrfile csr_mepc_q" *)
  (* src = "./riscv_csr_regfile.v:96.13-96.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_mepc_q ;
  (* hdlname = "u_csr u_csrfile csr_mepc_r" *)
  (* src = "./riscv_csr_regfile.v:224.13-224.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_mepc_r ;
  (* hdlname = "u_csr u_csrfile csr_mideleg_q" *)
  (* src = "./riscv_csr_regfile.v:110.13-110.26" *)
  reg [31:0] \u_csr.u_csrfile.csr_mideleg_q ;
  (* hdlname = "u_csr u_csrfile csr_mideleg_r" *)
  (* src = "./riscv_csr_regfile.v:237.13-237.26" *)
  reg [31:0] \u_csr.u_csrfile.csr_mideleg_r ;
  (* hdlname = "u_csr u_csrfile csr_mie_q" *)
  (* src = "./riscv_csr_regfile.v:101.13-101.22" *)
  reg [31:0] \u_csr.u_csrfile.csr_mie_q ;
  (* hdlname = "u_csr u_csrfile csr_mie_r" *)
  (* src = "./riscv_csr_regfile.v:230.13-230.22" *)
  reg [31:0] \u_csr.u_csrfile.csr_mie_r ;
  (* hdlname = "u_csr u_csrfile csr_mip_next_q" *)
  (* src = "./riscv_csr_regfile.v:239.13-239.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_next_q ;
  (* hdlname = "u_csr u_csrfile csr_mip_next_r" *)
  (* src = "./riscv_csr_regfile.v:240.13-240.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_next_r ;
  (* hdlname = "u_csr u_csrfile csr_mip_q" *)
  (* src = "./riscv_csr_regfile.v:100.13-100.22" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_q ;
  (* hdlname = "u_csr u_csrfile csr_mip_r" *)
  (* src = "./riscv_csr_regfile.v:229.13-229.22" *)
  reg [31:0] \u_csr.u_csrfile.csr_mip_r ;
  (* hdlname = "u_csr u_csrfile csr_mip_upd_q" *)
  (* src = "./riscv_csr_regfile.v:162.5-162.18" *)
  reg \u_csr.u_csrfile.csr_mip_upd_q ;
  (* hdlname = "u_csr u_csrfile csr_mpriv_q" *)
  (* src = "./riscv_csr_regfile.v:102.13-102.24" *)
  reg [1:0] \u_csr.u_csrfile.csr_mpriv_q ;
  (* hdlname = "u_csr u_csrfile csr_mpriv_r" *)
  (* src = "./riscv_csr_regfile.v:231.13-231.24" *)
  reg [1:0] \u_csr.u_csrfile.csr_mpriv_r ;
  (* hdlname = "u_csr u_csrfile csr_mscratch_q" *)
  (* src = "./riscv_csr_regfile.v:105.13-105.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mscratch_q ;
  (* hdlname = "u_csr u_csrfile csr_mscratch_r" *)
  (* src = "./riscv_csr_regfile.v:233.13-233.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mscratch_r ;
  (* hdlname = "u_csr u_csrfile csr_mtime_ie_q" *)
  (* src = "./riscv_csr_regfile.v:108.13-108.27" *)
  reg \u_csr.u_csrfile.csr_mtime_ie_q ;
  (* hdlname = "u_csr u_csrfile csr_mtime_ie_r" *)
  (* src = "./riscv_csr_regfile.v:235.13-235.27" *)
  reg \u_csr.u_csrfile.csr_mtime_ie_r ;
  (* hdlname = "u_csr u_csrfile csr_mtimecmp_q" *)
  (* src = "./riscv_csr_regfile.v:107.13-107.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtimecmp_q ;
  (* hdlname = "u_csr u_csrfile csr_mtimecmp_r" *)
  (* src = "./riscv_csr_regfile.v:234.13-234.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtimecmp_r ;
  (* hdlname = "u_csr u_csrfile csr_mtval_q" *)
  (* src = "./riscv_csr_regfile.v:106.13-106.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtval_q ;
  (* hdlname = "u_csr u_csrfile csr_mtval_r" *)
  (* src = "./riscv_csr_regfile.v:226.13-226.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtval_r ;
  (* hdlname = "u_csr u_csrfile csr_mtvec_q" *)
  (* src = "./riscv_csr_regfile.v:99.13-99.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtvec_q ;
  (* hdlname = "u_csr u_csrfile csr_mtvec_r" *)
  (* src = "./riscv_csr_regfile.v:228.13-228.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_mtvec_r ;
  (* hdlname = "u_csr u_csrfile csr_raddr_i" *)
  (* src = "./riscv_csr_regfile.v:68.22-68.33" *)
  wire [11:0] \u_csr.u_csrfile.csr_raddr_i ;
  (* hdlname = "u_csr u_csrfile csr_rdata_o" *)
  (* src = "./riscv_csr_regfile.v:69.22-69.33" *)
  wire [31:0] \u_csr.u_csrfile.csr_rdata_o ;
  (* hdlname = "u_csr u_csrfile csr_ren_i" *)
  (* src = "./riscv_csr_regfile.v:67.22-67.31" *)
  wire \u_csr.u_csrfile.csr_ren_i ;
  (* hdlname = "u_csr u_csrfile csr_satp_q" *)
  (* src = "./riscv_csr_regfile.v:117.13-117.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_satp_q ;
  (* hdlname = "u_csr u_csrfile csr_satp_r" *)
  (* src = "./riscv_csr_regfile.v:247.13-247.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_satp_r ;
  (* hdlname = "u_csr u_csrfile csr_scause_q" *)
  (* src = "./riscv_csr_regfile.v:115.13-115.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_scause_q ;
  (* hdlname = "u_csr u_csrfile csr_scause_r" *)
  (* src = "./riscv_csr_regfile.v:245.13-245.25" *)
  reg [31:0] \u_csr.u_csrfile.csr_scause_r ;
  (* hdlname = "u_csr u_csrfile csr_sepc_q" *)
  (* src = "./riscv_csr_regfile.v:113.13-113.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_sepc_q ;
  (* hdlname = "u_csr u_csrfile csr_sepc_r" *)
  (* src = "./riscv_csr_regfile.v:243.13-243.23" *)
  reg [31:0] \u_csr.u_csrfile.csr_sepc_r ;
  (* hdlname = "u_csr u_csrfile csr_sr_q" *)
  (* src = "./riscv_csr_regfile.v:98.13-98.21" *)
  reg [31:0] \u_csr.u_csrfile.csr_sr_q ;
  (* hdlname = "u_csr u_csrfile csr_sr_r" *)
  (* src = "./riscv_csr_regfile.v:227.13-227.21" *)
  reg [31:0] \u_csr.u_csrfile.csr_sr_r ;
  (* hdlname = "u_csr u_csrfile csr_sscratch_q" *)
  (* src = "./riscv_csr_regfile.v:118.13-118.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_sscratch_q ;
  (* hdlname = "u_csr u_csrfile csr_sscratch_r" *)
  (* src = "./riscv_csr_regfile.v:248.13-248.27" *)
  reg [31:0] \u_csr.u_csrfile.csr_sscratch_r ;
  (* hdlname = "u_csr u_csrfile csr_stval_q" *)
  (* src = "./riscv_csr_regfile.v:116.13-116.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_stval_q ;
  (* hdlname = "u_csr u_csrfile csr_stval_r" *)
  (* src = "./riscv_csr_regfile.v:246.13-246.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_stval_r ;
  (* hdlname = "u_csr u_csrfile csr_stvec_q" *)
  (* src = "./riscv_csr_regfile.v:114.13-114.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_stvec_q ;
  (* hdlname = "u_csr u_csrfile csr_stvec_r" *)
  (* src = "./riscv_csr_regfile.v:244.13-244.24" *)
  reg [31:0] \u_csr.u_csrfile.csr_stvec_r ;
  (* hdlname = "u_csr u_csrfile csr_target_o" *)
  (* src = "./riscv_csr_regfile.v:76.22-76.34" *)
  wire [31:0] \u_csr.u_csrfile.csr_target_o ;
  (* hdlname = "u_csr u_csrfile csr_waddr_i" *)
  (* src = "./riscv_csr_regfile.v:72.22-72.33" *)
  wire [11:0] \u_csr.u_csrfile.csr_waddr_i ;
  (* hdlname = "u_csr u_csrfile csr_wdata_i" *)
  (* src = "./riscv_csr_regfile.v:73.22-73.33" *)
  wire [31:0] \u_csr.u_csrfile.csr_wdata_i ;
  (* hdlname = "u_csr u_csrfile exception_addr_i" *)
  (* src = "./riscv_csr_regfile.v:64.22-64.38" *)
  wire [31:0] \u_csr.u_csrfile.exception_addr_i ;
  (* hdlname = "u_csr u_csrfile exception_i" *)
  (* src = "./riscv_csr_regfile.v:62.22-62.33" *)
  wire [5:0] \u_csr.u_csrfile.exception_i ;
  (* hdlname = "u_csr u_csrfile exception_pc_i" *)
  (* src = "./riscv_csr_regfile.v:63.22-63.36" *)
  wire [31:0] \u_csr.u_csrfile.exception_pc_i ;
  (* hdlname = "u_csr u_csrfile exception_s_w" *)
  (* src = "./riscv_csr_regfile.v:251.6-251.19" *)
  wire \u_csr.u_csrfile.exception_s_w ;
  (* hdlname = "u_csr u_csrfile ext_intr_i" *)
  (* src = "./riscv_csr_regfile.v:56.22-56.32" *)
  wire \u_csr.u_csrfile.ext_intr_i ;
  (* hdlname = "u_csr u_csrfile interrupt_o" *)
  (* src = "./riscv_csr_regfile.v:84.22-84.33" *)
  wire [31:0] \u_csr.u_csrfile.interrupt_o ;
  (* hdlname = "u_csr u_csrfile irq_masked_r" *)
  (* src = "./riscv_csr_regfile.v:124.12-124.24" *)
  reg [31:0] \u_csr.u_csrfile.irq_masked_r ;
  (* hdlname = "u_csr u_csrfile irq_pending_r" *)
  (* src = "./riscv_csr_regfile.v:123.12-123.25" *)
  reg [31:0] \u_csr.u_csrfile.irq_pending_r ;
  (* hdlname = "u_csr u_csrfile irq_priv_q" *)
  (* src = "./riscv_csr_regfile.v:152.11-152.21" *)
  reg [1:0] \u_csr.u_csrfile.irq_priv_q ;
  (* hdlname = "u_csr u_csrfile irq_priv_r" *)
  (* src = "./riscv_csr_regfile.v:125.12-125.22" *)
  reg [1:0] \u_csr.u_csrfile.irq_priv_r ;
  (* hdlname = "u_csr u_csrfile is_exception_w" *)
  (* src = "./riscv_csr_regfile.v:250.6-250.20" *)
  wire \u_csr.u_csrfile.is_exception_w ;
  (* hdlname = "u_csr u_csrfile m_enabled_r" *)
  (* src = "./riscv_csr_regfile.v:127.12-127.23" *)
  wire \u_csr.u_csrfile.m_enabled_r ;
  (* hdlname = "u_csr u_csrfile m_interrupts_r" *)
  (* src = "./riscv_csr_regfile.v:128.12-128.26" *)
  wire [31:0] \u_csr.u_csrfile.m_interrupts_r ;
  (* hdlname = "u_csr u_csrfile misa_i" *)
  (* src = "./riscv_csr_regfile.v:60.22-60.28" *)
  wire [31:0] \u_csr.u_csrfile.misa_i ;
  (* hdlname = "u_csr u_csrfile priv_o" *)
  (* src = "./riscv_csr_regfile.v:79.22-79.28" *)
  wire [1:0] \u_csr.u_csrfile.priv_o ;
  (* hdlname = "u_csr u_csrfile rdata_r" *)
  (* src = "./riscv_csr_regfile.v:177.12-177.19" *)
  reg [31:0] \u_csr.u_csrfile.rdata_r ;
  (* hdlname = "u_csr u_csrfile rst_i" *)
  (* src = "./riscv_csr_regfile.v:54.22-54.27" *)
  wire \u_csr.u_csrfile.rst_i ;
  (* hdlname = "u_csr u_csrfile s_enabled_r" *)
  (* src = "./riscv_csr_regfile.v:129.12-129.23" *)
  wire \u_csr.u_csrfile.s_enabled_r ;
  (* hdlname = "u_csr u_csrfile s_interrupts_r" *)
  (* src = "./riscv_csr_regfile.v:130.12-130.26" *)
  wire [31:0] \u_csr.u_csrfile.s_interrupts_r ;
  (* hdlname = "u_csr u_csrfile satp_o" *)
  (* src = "./riscv_csr_regfile.v:81.22-81.28" *)
  wire [31:0] \u_csr.u_csrfile.satp_o ;
  (* hdlname = "u_csr u_csrfile status_o" *)
  (* src = "./riscv_csr_regfile.v:80.22-80.30" *)
  wire [31:0] \u_csr.u_csrfile.status_o ;
  (* hdlname = "u_csr u_csrfile timer_intr_i" *)
  (* src = "./riscv_csr_regfile.v:57.22-57.34" *)
  wire \u_csr.u_csrfile.timer_intr_i ;
  (* hdlname = "u_csr wfi_w" *)
  (* src = "./riscv_csr.v:114.6-114.11" *)
  wire \u_csr.wfi_w ;
  (* hdlname = "u_decode clk_i" *)
  (* src = "./riscv_decode.v:55.22-55.27" *)
  wire \u_decode.clk_i ;
  (* hdlname = "u_decode enable_muldiv_w" *)
  (* src = "./riscv_decode.v:84.13-84.28" *)
  wire \u_decode.enable_muldiv_w ;
  (* hdlname = "u_decode fetch_in_accept_o" *)
  (* src = "./riscv_decode.v:66.22-66.39" *)
  wire \u_decode.fetch_in_accept_o ;
  (* hdlname = "u_decode fetch_in_fault_fetch_i" *)
  (* src = "./riscv_decode.v:60.22-60.44" *)
  wire \u_decode.fetch_in_fault_fetch_i ;
  (* hdlname = "u_decode fetch_in_fault_page_i" *)
  (* src = "./riscv_decode.v:61.22-61.43" *)
  wire \u_decode.fetch_in_fault_page_i ;
  (* hdlname = "u_decode fetch_in_instr_i" *)
  (* src = "./riscv_decode.v:58.22-58.38" *)
  wire [31:0] \u_decode.fetch_in_instr_i ;
  (* hdlname = "u_decode fetch_in_pc_i" *)
  (* src = "./riscv_decode.v:59.22-59.35" *)
  wire [31:0] \u_decode.fetch_in_pc_i ;
  (* hdlname = "u_decode fetch_in_valid_i" *)
  (* src = "./riscv_decode.v:57.22-57.38" *)
  wire \u_decode.fetch_in_valid_i ;
  (* hdlname = "u_decode fetch_out_accept_i" *)
  (* src = "./riscv_decode.v:62.22-62.40" *)
  wire \u_decode.fetch_out_accept_i ;
  (* hdlname = "u_decode fetch_out_fault_fetch_o" *)
  (* src = "./riscv_decode.v:70.22-70.45" *)
  wire \u_decode.fetch_out_fault_fetch_o ;
  (* hdlname = "u_decode fetch_out_fault_page_o" *)
  (* src = "./riscv_decode.v:71.22-71.44" *)
  wire \u_decode.fetch_out_fault_page_o ;
  (* hdlname = "u_decode fetch_out_instr_branch_o" *)
  (* src = "./riscv_decode.v:74.22-74.46" *)
  wire \u_decode.fetch_out_instr_branch_o ;
  (* hdlname = "u_decode fetch_out_instr_csr_o" *)
  (* src = "./riscv_decode.v:77.22-77.43" *)
  wire \u_decode.fetch_out_instr_csr_o ;
  (* hdlname = "u_decode fetch_out_instr_div_o" *)
  (* src = "./riscv_decode.v:76.22-76.43" *)
  wire \u_decode.fetch_out_instr_div_o ;
  (* hdlname = "u_decode fetch_out_instr_exec_o" *)
  (* src = "./riscv_decode.v:72.22-72.44" *)
  wire \u_decode.fetch_out_instr_exec_o ;
  (* hdlname = "u_decode fetch_out_instr_invalid_o" *)
  (* src = "./riscv_decode.v:79.22-79.47" *)
  wire \u_decode.fetch_out_instr_invalid_o ;
  (* hdlname = "u_decode fetch_out_instr_lsu_o" *)
  (* src = "./riscv_decode.v:73.22-73.43" *)
  wire \u_decode.fetch_out_instr_lsu_o ;
  (* hdlname = "u_decode fetch_out_instr_mul_o" *)
  (* src = "./riscv_decode.v:75.22-75.43" *)
  wire \u_decode.fetch_out_instr_mul_o ;
  (* hdlname = "u_decode fetch_out_instr_o" *)
  (* src = "./riscv_decode.v:68.22-68.39" *)
  wire [31:0] \u_decode.fetch_out_instr_o ;
  (* hdlname = "u_decode fetch_out_instr_rd_valid_o" *)
  (* src = "./riscv_decode.v:78.22-78.48" *)
  wire \u_decode.fetch_out_instr_rd_valid_o ;
  (* hdlname = "u_decode fetch_out_pc_o" *)
  (* src = "./riscv_decode.v:69.22-69.36" *)
  wire [31:0] \u_decode.fetch_out_pc_o ;
  (* hdlname = "u_decode fetch_out_valid_o" *)
  (* src = "./riscv_decode.v:67.22-67.39" *)
  wire \u_decode.fetch_out_valid_o ;
  (* hdlname = "u_decode genblk1.fetch_in_instr_w" *)
  (* src = "./riscv_decode.v:134.17-134.33" *)
  wire [31:0] \u_decode.genblk1.fetch_in_instr_w ;
  (* hdlname = "u_decode genblk1.u_dec branch_o" *)
  (* src = "./riscv_decoder.v:53.35-53.43" *)
  wire \u_decode.genblk1.u_dec.branch_o ;
  (* hdlname = "u_decode genblk1.u_dec csr_o" *)
  (* src = "./riscv_decoder.v:56.35-56.40" *)
  wire \u_decode.genblk1.u_dec.csr_o ;
  (* hdlname = "u_decode genblk1.u_dec div_o" *)
  (* src = "./riscv_decoder.v:55.35-55.40" *)
  wire \u_decode.genblk1.u_dec.div_o ;
  (* hdlname = "u_decode genblk1.u_dec enable_muldiv_i" *)
  (* src = "./riscv_decoder.v:47.35-47.50" *)
  wire \u_decode.genblk1.u_dec.enable_muldiv_i ;
  (* hdlname = "u_decode genblk1.u_dec exec_o" *)
  (* src = "./riscv_decoder.v:51.35-51.41" *)
  wire \u_decode.genblk1.u_dec.exec_o ;
  (* hdlname = "u_decode genblk1.u_dec fetch_fault_i" *)
  (* src = "./riscv_decoder.v:46.35-46.48" *)
  wire \u_decode.genblk1.u_dec.fetch_fault_i ;
  (* hdlname = "u_decode genblk1.u_dec invalid_o" *)
  (* src = "./riscv_decoder.v:50.35-50.44" *)
  wire \u_decode.genblk1.u_dec.invalid_o ;
  (* hdlname = "u_decode genblk1.u_dec invalid_w" *)
  (* src = "./riscv_decoder.v:61.6-61.15" *)
  wire \u_decode.genblk1.u_dec.invalid_w ;
  (* hdlname = "u_decode genblk1.u_dec lsu_o" *)
  (* src = "./riscv_decoder.v:52.35-52.40" *)
  wire \u_decode.genblk1.u_dec.lsu_o ;
  (* hdlname = "u_decode genblk1.u_dec mul_o" *)
  (* src = "./riscv_decoder.v:54.35-54.40" *)
  wire \u_decode.genblk1.u_dec.mul_o ;
  (* hdlname = "u_decode genblk1.u_dec opcode_i" *)
  (* src = "./riscv_decoder.v:48.35-48.43" *)
  wire [31:0] \u_decode.genblk1.u_dec.opcode_i ;
  (* hdlname = "u_decode genblk1.u_dec rd_valid_o" *)
  (* src = "./riscv_decoder.v:57.35-57.45" *)
  wire \u_decode.genblk1.u_dec.rd_valid_o ;
  (* hdlname = "u_decode genblk1.u_dec valid_i" *)
  (* src = "./riscv_decoder.v:45.35-45.42" *)
  wire \u_decode.genblk1.u_dec.valid_i ;
  (* hdlname = "u_decode rst_i" *)
  (* src = "./riscv_decode.v:56.22-56.27" *)
  wire \u_decode.rst_i ;
  (* hdlname = "u_decode squash_decode_i" *)
  (* src = "./riscv_decode.v:63.22-63.37" *)
  wire \u_decode.squash_decode_i ;
  (* hdlname = "u_div clk_i" *)
  (* src = "./riscv_divider.v:45.22-45.27" *)
  wire \u_div.clk_i ;
  (* hdlname = "u_div div_busy_q" *)
  (* src = "./riscv_divider.v:96.12-96.22" *)
  reg \u_div.div_busy_q ;
  (* hdlname = "u_div div_complete_w" *)
  (* src = "./riscv_divider.v:100.6-100.20" *)
  wire \u_div.div_complete_w ;
  (* hdlname = "u_div div_inst_q" *)
  (* src = "./riscv_divider.v:95.12-95.22" *)
  reg \u_div.div_inst_q ;
  (* hdlname = "u_div div_operation_w" *)
  (* src = "./riscv_divider.v:89.6-89.21" *)
  wire \u_div.div_operation_w ;
  (* hdlname = "u_div div_rem_inst_w" *)
  (* src = "./riscv_divider.v:83.6-83.20" *)
  wire \u_div.div_rem_inst_w ;
  (* hdlname = "u_div div_result_r" *)
  (* src = "./riscv_divider.v:151.12-151.24" *)
  reg [31:0] \u_div.div_result_r ;
  (* hdlname = "u_div div_start_w" *)
  (* src = "./riscv_divider.v:99.6-99.17" *)
  wire \u_div.div_start_w ;
  (* hdlname = "u_div dividend_q" *)
  (* src = "./riscv_divider.v:91.12-91.22" *)
  reg [31:0] \u_div.dividend_q ;
  (* hdlname = "u_div divisor_q" *)
  (* src = "./riscv_divider.v:92.12-92.21" *)
  reg [62:0] \u_div.divisor_q ;
  (* hdlname = "u_div inst_div_w" *)
  (* src = "./riscv_divider.v:78.6-78.16" *)
  wire \u_div.inst_div_w ;
  (* hdlname = "u_div inst_divu_w" *)
  (* src = "./riscv_divider.v:79.6-79.17" *)
  wire \u_div.inst_divu_w ;
  (* hdlname = "u_div inst_rem_w" *)
  (* src = "./riscv_divider.v:80.6-80.16" *)
  wire \u_div.inst_rem_w ;
  (* hdlname = "u_div inst_remu_w" *)
  (* src = "./riscv_divider.v:81.6-81.17" *)
  wire \u_div.inst_remu_w ;
  (* hdlname = "u_div invert_res_q" *)
  (* src = "./riscv_divider.v:97.12-97.24" *)
  reg \u_div.invert_res_q ;
  (* hdlname = "u_div opcode_invalid_i" *)
  (* src = "./riscv_divider.v:50.22-50.38" *)
  wire \u_div.opcode_invalid_i ;
  (* hdlname = "u_div opcode_opcode_i" *)
  (* src = "./riscv_divider.v:48.22-48.37" *)
  wire [31:0] \u_div.opcode_opcode_i ;
  (* hdlname = "u_div opcode_pc_i" *)
  (* src = "./riscv_divider.v:49.22-49.33" *)
  wire [31:0] \u_div.opcode_pc_i ;
  (* hdlname = "u_div opcode_ra_idx_i" *)
  (* src = "./riscv_divider.v:52.22-52.37" *)
  wire [4:0] \u_div.opcode_ra_idx_i ;
  (* hdlname = "u_div opcode_ra_operand_i" *)
  (* src = "./riscv_divider.v:54.22-54.41" *)
  wire [31:0] \u_div.opcode_ra_operand_i ;
  (* hdlname = "u_div opcode_rb_idx_i" *)
  (* src = "./riscv_divider.v:53.22-53.37" *)
  wire [4:0] \u_div.opcode_rb_idx_i ;
  (* hdlname = "u_div opcode_rb_operand_i" *)
  (* src = "./riscv_divider.v:55.22-55.41" *)
  wire [31:0] \u_div.opcode_rb_operand_i ;
  (* hdlname = "u_div opcode_rd_idx_i" *)
  (* src = "./riscv_divider.v:51.22-51.37" *)
  wire [4:0] \u_div.opcode_rd_idx_i ;
  (* hdlname = "u_div opcode_valid_i" *)
  (* src = "./riscv_divider.v:47.22-47.36" *)
  wire \u_div.opcode_valid_i ;
  (* hdlname = "u_div q_mask_q" *)
  (* src = "./riscv_divider.v:94.12-94.20" *)
  reg [31:0] \u_div.q_mask_q ;
  (* hdlname = "u_div quotient_q" *)
  (* src = "./riscv_divider.v:93.12-93.22" *)
  reg [31:0] \u_div.quotient_q ;
  (* hdlname = "u_div rst_i" *)
  (* src = "./riscv_divider.v:46.22-46.27" *)
  wire \u_div.rst_i ;
  (* hdlname = "u_div signed_operation_w" *)
  (* src = "./riscv_divider.v:88.6-88.24" *)
  wire \u_div.signed_operation_w ;
  (* hdlname = "u_div valid_q" *)
  (* src = "./riscv_divider.v:72.14-72.21" *)
  reg \u_div.valid_q ;
  (* hdlname = "u_div wb_result_q" *)
  (* src = "./riscv_divider.v:73.14-73.25" *)
  reg [31:0] \u_div.wb_result_q ;
  (* hdlname = "u_div writeback_valid_o" *)
  (* src = "./riscv_divider.v:58.22-58.39" *)
  wire \u_div.writeback_valid_o ;
  (* hdlname = "u_div writeback_value_o" *)
  (* src = "./riscv_divider.v:59.22-59.39" *)
  wire [31:0] \u_div.writeback_value_o ;
  (* hdlname = "u_exec alu_func_r" *)
  (* src = "./riscv_exec.v:101.12-101.22" *)
  reg [3:0] \u_exec.alu_func_r ;
  (* hdlname = "u_exec alu_input_a_r" *)
  (* src = "./riscv_exec.v:102.12-102.25" *)
  reg [31:0] \u_exec.alu_input_a_r ;
  (* hdlname = "u_exec alu_input_b_r" *)
  (* src = "./riscv_exec.v:103.12-103.25" *)
  reg [31:0] \u_exec.alu_input_b_r ;
  (* hdlname = "u_exec alu_p_w" *)
  (* src = "./riscv_exec.v:247.14-247.21" *)
  wire [31:0] \u_exec.alu_p_w ;
  (* hdlname = "u_exec bimm_r" *)
  (* src = "./riscv_exec.v:85.13-85.19" *)
  reg [31:0] \u_exec.bimm_r ;
  (* hdlname = "u_exec branch_call_q" *)
  (* src = "./riscv_exec.v:380.12-380.25" *)
  reg \u_exec.branch_call_q ;
  (* hdlname = "u_exec branch_call_r" *)
  (* src = "./riscv_exec.v:311.12-311.25" *)
  reg \u_exec.branch_call_r ;
  (* hdlname = "u_exec branch_d_pc_o" *)
  (* src = "./riscv_exec.v:68.22-68.35" *)
  wire [31:0] \u_exec.branch_d_pc_o ;
  (* hdlname = "u_exec branch_d_priv_o" *)
  (* src = "./riscv_exec.v:69.22-69.37" *)
  wire [1:0] \u_exec.branch_d_priv_o ;
  (* hdlname = "u_exec branch_d_request_o" *)
  (* src = "./riscv_exec.v:67.22-67.40" *)
  wire \u_exec.branch_d_request_o ;
  (* hdlname = "u_exec branch_is_call_o" *)
  (* src = "./riscv_exec.v:63.22-63.38" *)
  wire \u_exec.branch_is_call_o ;
  (* hdlname = "u_exec branch_is_jmp_o" *)
  (* src = "./riscv_exec.v:65.22-65.37" *)
  wire \u_exec.branch_is_jmp_o ;
  (* hdlname = "u_exec branch_is_not_taken_o" *)
  (* src = "./riscv_exec.v:61.22-61.43" *)
  wire \u_exec.branch_is_not_taken_o ;
  (* hdlname = "u_exec branch_is_ret_o" *)
  (* src = "./riscv_exec.v:64.22-64.37" *)
  wire \u_exec.branch_is_ret_o ;
  (* hdlname = "u_exec branch_is_taken_o" *)
  (* src = "./riscv_exec.v:60.22-60.39" *)
  wire \u_exec.branch_is_taken_o ;
  (* hdlname = "u_exec branch_jmp_q" *)
  (* src = "./riscv_exec.v:382.12-382.24" *)
  reg \u_exec.branch_jmp_q ;
  (* hdlname = "u_exec branch_jmp_r" *)
  (* src = "./riscv_exec.v:313.12-313.24" *)
  reg \u_exec.branch_jmp_r ;
  (* hdlname = "u_exec branch_ntaken_q" *)
  (* src = "./riscv_exec.v:377.12-377.27" *)
  reg \u_exec.branch_ntaken_q ;
  (* hdlname = "u_exec branch_pc_o" *)
  (* src = "./riscv_exec.v:66.22-66.33" *)
  wire [31:0] \u_exec.branch_pc_o ;
  (* hdlname = "u_exec branch_r" *)
  (* src = "./riscv_exec.v:308.12-308.20" *)
  reg \u_exec.branch_r ;
  (* hdlname = "u_exec branch_request_o" *)
  (* src = "./riscv_exec.v:59.22-59.38" *)
  wire \u_exec.branch_request_o ;
  (* hdlname = "u_exec branch_ret_q" *)
  (* src = "./riscv_exec.v:381.12-381.24" *)
  reg \u_exec.branch_ret_q ;
  (* hdlname = "u_exec branch_ret_r" *)
  (* src = "./riscv_exec.v:312.12-312.24" *)
  reg \u_exec.branch_ret_r ;
  (* hdlname = "u_exec branch_source_o" *)
  (* src = "./riscv_exec.v:62.22-62.37" *)
  wire [31:0] \u_exec.branch_source_o ;
  (* hdlname = "u_exec branch_taken_q" *)
  (* src = "./riscv_exec.v:376.12-376.26" *)
  reg \u_exec.branch_taken_q ;
  (* hdlname = "u_exec branch_taken_r" *)
  (* src = "./riscv_exec.v:309.12-309.26" *)
  reg \u_exec.branch_taken_r ;
  (* hdlname = "u_exec branch_target_r" *)
  (* src = "./riscv_exec.v:310.12-310.27" *)
  reg [31:0] \u_exec.branch_target_r ;
  (* hdlname = "u_exec clk_i" *)
  (* src = "./riscv_exec.v:45.22-45.27" *)
  wire \u_exec.clk_i ;
  (* hdlname = "u_exec greater_than_signed$func$./riscv_exec.v:362$770.$result" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:0.0-0.0" *)
  reg \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
  (* hdlname = "u_exec greater_than_signed$func$./riscv_exec.v:362$770.v" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:295.16-295.17" *)
  reg [31:0] \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
  (* hdlname = "u_exec greater_than_signed$func$./riscv_exec.v:362$770.x" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:293.19-293.20" *)
  reg [31:0] \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
  (* hdlname = "u_exec greater_than_signed$func$./riscv_exec.v:362$770.y" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:294.19-294.20" *)
  reg [31:0] \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
  (* hdlname = "u_exec hold_i" *)
  (* src = "./riscv_exec.v:56.22-56.28" *)
  wire \u_exec.hold_i ;
  (* hdlname = "u_exec imm12_r" *)
  (* src = "./riscv_exec.v:84.13-84.20" *)
  reg [31:0] \u_exec.imm12_r ;
  (* hdlname = "u_exec imm20_r" *)
  (* src = "./riscv_exec.v:83.13-83.20" *)
  reg [31:0] \u_exec.imm20_r ;
  (* hdlname = "u_exec jimm20_r" *)
  (* src = "./riscv_exec.v:86.13-86.21" *)
  reg [31:0] \u_exec.jimm20_r ;
  (* hdlname = "u_exec less_than_signed$func$./riscv_exec.v:357$769.$result" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:0.0-0.0" *)
  reg \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
  (* hdlname = "u_exec less_than_signed$func$./riscv_exec.v:357$769.v" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:277.16-277.17" *)
  reg [31:0] \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
  (* hdlname = "u_exec less_than_signed$func$./riscv_exec.v:357$769.x" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:275.19-275.20" *)
  reg [31:0] \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
  (* hdlname = "u_exec less_than_signed$func$./riscv_exec.v:357$769.y" *)
  (* nosync = 32'd1 *)
  (* src = "./riscv_exec.v:276.19-276.20" *)
  reg [31:0] \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
  (* hdlname = "u_exec opcode_invalid_i" *)
  (* src = "./riscv_exec.v:50.22-50.38" *)
  wire \u_exec.opcode_invalid_i ;
  (* hdlname = "u_exec opcode_opcode_i" *)
  (* src = "./riscv_exec.v:48.22-48.37" *)
  wire [31:0] \u_exec.opcode_opcode_i ;
  (* hdlname = "u_exec opcode_pc_i" *)
  (* src = "./riscv_exec.v:49.22-49.33" *)
  wire [31:0] \u_exec.opcode_pc_i ;
  (* hdlname = "u_exec opcode_ra_idx_i" *)
  (* src = "./riscv_exec.v:52.22-52.37" *)
  wire [4:0] \u_exec.opcode_ra_idx_i ;
  (* hdlname = "u_exec opcode_ra_operand_i" *)
  (* src = "./riscv_exec.v:54.22-54.41" *)
  wire [31:0] \u_exec.opcode_ra_operand_i ;
  (* hdlname = "u_exec opcode_rb_idx_i" *)
  (* src = "./riscv_exec.v:53.22-53.37" *)
  wire [4:0] \u_exec.opcode_rb_idx_i ;
  (* hdlname = "u_exec opcode_rb_operand_i" *)
  (* src = "./riscv_exec.v:55.22-55.41" *)
  wire [31:0] \u_exec.opcode_rb_operand_i ;
  (* hdlname = "u_exec opcode_rd_idx_i" *)
  (* src = "./riscv_exec.v:51.22-51.37" *)
  wire [4:0] \u_exec.opcode_rd_idx_i ;
  (* hdlname = "u_exec opcode_valid_i" *)
  (* src = "./riscv_exec.v:47.22-47.36" *)
  wire \u_exec.opcode_valid_i ;
  (* hdlname = "u_exec pc_m_q" *)
  (* src = "./riscv_exec.v:379.12-379.18" *)
  reg [31:0] \u_exec.pc_m_q ;
  (* hdlname = "u_exec pc_x_q" *)
  (* src = "./riscv_exec.v:378.12-378.18" *)
  reg [31:0] \u_exec.pc_x_q ;
  (* hdlname = "u_exec result_q" *)
  (* src = "./riscv_exec.v:260.12-260.20" *)
  reg [31:0] \u_exec.result_q ;
  (* hdlname = "u_exec rst_i" *)
  (* src = "./riscv_exec.v:46.22-46.27" *)
  wire \u_exec.rst_i ;
  (* hdlname = "u_exec shamt_r" *)
  (* src = "./riscv_exec.v:87.13-87.20" *)
  reg [4:0] \u_exec.shamt_r ;
  (* hdlname = "u_exec u_alu alu_a_i" *)
  (* src = "./riscv_alu.v:45.22-45.29" *)
  wire [31:0] \u_exec.u_alu.alu_a_i ;
  (* hdlname = "u_exec u_alu alu_b_i" *)
  (* src = "./riscv_alu.v:46.22-46.29" *)
  wire [31:0] \u_exec.u_alu.alu_b_i ;
  (* hdlname = "u_exec u_alu alu_op_i" *)
  (* src = "./riscv_alu.v:44.22-44.30" *)
  wire [3:0] \u_exec.u_alu.alu_op_i ;
  (* hdlname = "u_exec u_alu alu_p_o" *)
  (* src = "./riscv_alu.v:49.22-49.29" *)
  wire [31:0] \u_exec.u_alu.alu_p_o ;
  (* hdlname = "u_exec u_alu result_r" *)
  (* src = "./riscv_alu.v:60.17-60.25" *)
  reg [31:0] \u_exec.u_alu.result_r ;
  (* hdlname = "u_exec u_alu shift_left_1_r" *)
  (* src = "./riscv_alu.v:68.17-68.31" *)
  reg [31:0] \u_exec.u_alu.shift_left_1_r ;
  (* hdlname = "u_exec u_alu shift_left_2_r" *)
  (* src = "./riscv_alu.v:69.17-69.31" *)
  reg [31:0] \u_exec.u_alu.shift_left_2_r ;
  (* hdlname = "u_exec u_alu shift_left_4_r" *)
  (* src = "./riscv_alu.v:70.17-70.31" *)
  reg [31:0] \u_exec.u_alu.shift_left_4_r ;
  (* hdlname = "u_exec u_alu shift_left_8_r" *)
  (* src = "./riscv_alu.v:71.17-71.31" *)
  reg [31:0] \u_exec.u_alu.shift_left_8_r ;
  (* hdlname = "u_exec u_alu shift_right_1_r" *)
  (* src = "./riscv_alu.v:63.17-63.32" *)
  reg [31:0] \u_exec.u_alu.shift_right_1_r ;
  (* hdlname = "u_exec u_alu shift_right_2_r" *)
  (* src = "./riscv_alu.v:64.17-64.32" *)
  reg [31:0] \u_exec.u_alu.shift_right_2_r ;
  (* hdlname = "u_exec u_alu shift_right_4_r" *)
  (* src = "./riscv_alu.v:65.17-65.32" *)
  reg [31:0] \u_exec.u_alu.shift_right_4_r ;
  (* hdlname = "u_exec u_alu shift_right_8_r" *)
  (* src = "./riscv_alu.v:66.17-66.32" *)
  reg [31:0] \u_exec.u_alu.shift_right_8_r ;
  (* hdlname = "u_exec u_alu shift_right_fill_r" *)
  (* src = "./riscv_alu.v:62.17-62.35" *)
  reg [31:16] \u_exec.u_alu.shift_right_fill_r ;
  (* hdlname = "u_exec u_alu sub_res_w" *)
  (* src = "./riscv_alu.v:73.17-73.26" *)
  wire [31:0] \u_exec.u_alu.sub_res_w ;
  (* hdlname = "u_exec writeback_value_o" *)
  (* src = "./riscv_exec.v:70.22-70.39" *)
  wire [31:0] \u_exec.writeback_value_o ;
  (* hdlname = "u_fetch active_q" *)
  (* src = "./riscv_fetch.v:91.13-91.21" *)
  reg \u_fetch.active_q ;
  (* hdlname = "u_fetch branch_d_q" *)
  (* src = "./riscv_fetch.v:192.11-192.21" *)
  reg \u_fetch.branch_d_q ;
  (* hdlname = "u_fetch branch_pc_i" *)
  (* src = "./riscv_fetch.v:64.22-64.33" *)
  wire [31:0] \u_fetch.branch_pc_i ;
  (* hdlname = "u_fetch branch_pc_q" *)
  (* src = "./riscv_fetch.v:100.13-100.24" *)
  reg [31:0] \u_fetch.branch_pc_q ;
  (* hdlname = "u_fetch branch_pc_w" *)
  (* src = "./riscv_fetch.v:123.13-123.24" *)
  wire [31:0] \u_fetch.branch_pc_w ;
  (* hdlname = "u_fetch branch_priv_i" *)
  (* src = "./riscv_fetch.v:65.22-65.35" *)
  wire [1:0] \u_fetch.branch_priv_i ;
  (* hdlname = "u_fetch branch_priv_q" *)
  (* src = "./riscv_fetch.v:101.13-101.26" *)
  reg [1:0] \u_fetch.branch_priv_q ;
  (* hdlname = "u_fetch branch_priv_w" *)
  (* src = "./riscv_fetch.v:124.13-124.26" *)
  wire [1:0] \u_fetch.branch_priv_w ;
  (* hdlname = "u_fetch branch_q" *)
  (* src = "./riscv_fetch.v:99.13-99.21" *)
  reg \u_fetch.branch_q ;
  (* hdlname = "u_fetch branch_request_i" *)
  (* src = "./riscv_fetch.v:63.22-63.38" *)
  wire \u_fetch.branch_request_i ;
  (* hdlname = "u_fetch branch_w" *)
  (* src = "./riscv_fetch.v:122.13-122.21" *)
  wire \u_fetch.branch_w ;
  (* hdlname = "u_fetch clk_i" *)
  (* src = "./riscv_fetch.v:54.22-54.27" *)
  wire \u_fetch.clk_i ;
  (* hdlname = "u_fetch fetch_accept_i" *)
  (* src = "./riscv_fetch.v:56.22-56.36" *)
  wire \u_fetch.fetch_accept_i ;
  (* hdlname = "u_fetch fetch_fault_fetch_o" *)
  (* src = "./riscv_fetch.v:71.22-71.41" *)
  wire \u_fetch.fetch_fault_fetch_o ;
  (* hdlname = "u_fetch fetch_fault_page_o" *)
  (* src = "./riscv_fetch.v:72.22-72.40" *)
  wire \u_fetch.fetch_fault_page_o ;
  (* hdlname = "u_fetch fetch_instr_o" *)
  (* src = "./riscv_fetch.v:69.22-69.35" *)
  wire [31:0] \u_fetch.fetch_instr_o ;
  (* hdlname = "u_fetch fetch_invalidate_i" *)
  (* src = "./riscv_fetch.v:62.22-62.40" *)
  wire \u_fetch.fetch_invalidate_i ;
  (* hdlname = "u_fetch fetch_pc_o" *)
  (* src = "./riscv_fetch.v:70.22-70.32" *)
  wire [31:0] \u_fetch.fetch_pc_o ;
  (* hdlname = "u_fetch fetch_resp_drop_w" *)
  (* src = "./riscv_fetch.v:179.13-179.30" *)
  wire \u_fetch.fetch_resp_drop_w ;
  (* hdlname = "u_fetch fetch_valid_o" *)
  (* src = "./riscv_fetch.v:68.22-68.35" *)
  wire \u_fetch.fetch_valid_o ;
  (* hdlname = "u_fetch icache_accept_i" *)
  (* src = "./riscv_fetch.v:57.22-57.37" *)
  wire \u_fetch.icache_accept_i ;
  (* hdlname = "u_fetch icache_busy_w" *)
  (* src = "./riscv_fetch.v:93.13-93.26" *)
  wire \u_fetch.icache_busy_w ;
  (* hdlname = "u_fetch icache_error_i" *)
  (* src = "./riscv_fetch.v:59.22-59.36" *)
  wire \u_fetch.icache_error_i ;
  (* hdlname = "u_fetch icache_fetch_q" *)
  (* src = "./riscv_fetch.v:151.5-151.19" *)
  reg \u_fetch.icache_fetch_q ;
  (* hdlname = "u_fetch icache_flush_o" *)
  (* src = "./riscv_fetch.v:74.22-74.36" *)
  wire \u_fetch.icache_flush_o ;
  (* hdlname = "u_fetch icache_inst_i" *)
  (* src = "./riscv_fetch.v:60.22-60.35" *)
  wire [31:0] \u_fetch.icache_inst_i ;
  (* hdlname = "u_fetch icache_invalidate_o" *)
  (* src = "./riscv_fetch.v:75.22-75.41" *)
  wire \u_fetch.icache_invalidate_o ;
  (* hdlname = "u_fetch icache_invalidate_q" *)
  (* src = "./riscv_fetch.v:152.5-152.24" *)
  reg \u_fetch.icache_invalidate_q ;
  (* hdlname = "u_fetch icache_page_fault_i" *)
  (* src = "./riscv_fetch.v:61.22-61.41" *)
  wire \u_fetch.icache_page_fault_i ;
  (* hdlname = "u_fetch icache_pc_o" *)
  (* src = "./riscv_fetch.v:76.22-76.33" *)
  wire [31:0] \u_fetch.icache_pc_o ;
  (* hdlname = "u_fetch icache_pc_w" *)
  (* src = "./riscv_fetch.v:177.13-177.24" *)
  wire [31:0] \u_fetch.icache_pc_w ;
  (* hdlname = "u_fetch icache_priv_o" *)
  (* src = "./riscv_fetch.v:77.22-77.35" *)
  wire [1:0] \u_fetch.icache_priv_o ;
  (* hdlname = "u_fetch icache_priv_w" *)
  (* src = "./riscv_fetch.v:178.13-178.26" *)
  wire [1:0] \u_fetch.icache_priv_w ;
  (* hdlname = "u_fetch icache_rd_o" *)
  (* src = "./riscv_fetch.v:73.22-73.33" *)
  wire \u_fetch.icache_rd_o ;
  (* hdlname = "u_fetch icache_valid_i" *)
  (* src = "./riscv_fetch.v:58.22-58.36" *)
  wire \u_fetch.icache_valid_i ;
  (* hdlname = "u_fetch pc_d_q" *)
  (* src = "./riscv_fetch.v:175.13-175.19" *)
  reg [31:0] \u_fetch.pc_d_q ;
  (* hdlname = "u_fetch pc_f_q" *)
  (* src = "./riscv_fetch.v:174.13-174.19" *)
  reg [31:0] \u_fetch.pc_f_q ;
  (* hdlname = "u_fetch priv_f_q" *)
  (* src = "./riscv_fetch.v:191.11-191.19" *)
  reg [1:0] \u_fetch.priv_f_q ;
  (* hdlname = "u_fetch rst_i" *)
  (* src = "./riscv_fetch.v:55.22-55.27" *)
  wire \u_fetch.rst_i ;
  (* hdlname = "u_fetch skid_buffer_q" *)
  (* src = "./riscv_fetch.v:236.13-236.26" *)
  reg [65:0] \u_fetch.skid_buffer_q ;
  (* hdlname = "u_fetch skid_valid_q" *)
  (* src = "./riscv_fetch.v:237.13-237.25" *)
  reg \u_fetch.skid_valid_q ;
  (* hdlname = "u_fetch squash_decode_o" *)
  (* src = "./riscv_fetch.v:78.22-78.37" *)
  wire \u_fetch.squash_decode_o ;
  (* hdlname = "u_fetch stall_q" *)
  (* src = "./riscv_fetch.v:140.5-140.12" *)
  reg \u_fetch.stall_q ;
  (* hdlname = "u_fetch stall_w" *)
  (* src = "./riscv_fetch.v:94.13-94.20" *)
  wire \u_fetch.stall_w ;
  (* hdlname = "u_issue branch_csr_pc_i" *)
  (* src = "./riscv_issue.v:85.22-85.37" *)
  wire [31:0] \u_issue.branch_csr_pc_i ;
  (* hdlname = "u_issue branch_csr_priv_i" *)
  (* src = "./riscv_issue.v:86.22-86.39" *)
  wire [1:0] \u_issue.branch_csr_priv_i ;
  (* hdlname = "u_issue branch_csr_request_i" *)
  (* src = "./riscv_issue.v:84.22-84.42" *)
  wire \u_issue.branch_csr_request_i ;
  (* hdlname = "u_issue branch_d_exec_pc_i" *)
  (* src = "./riscv_issue.v:82.22-82.40" *)
  wire [31:0] \u_issue.branch_d_exec_pc_i ;
  (* hdlname = "u_issue branch_d_exec_priv_i" *)
  (* src = "./riscv_issue.v:83.22-83.42" *)
  wire [1:0] \u_issue.branch_d_exec_priv_i ;
  (* hdlname = "u_issue branch_d_exec_request_i" *)
  (* src = "./riscv_issue.v:81.22-81.45" *)
  wire \u_issue.branch_d_exec_request_i ;
  (* hdlname = "u_issue branch_exec_is_call_i" *)
  (* src = "./riscv_issue.v:77.22-77.43" *)
  wire \u_issue.branch_exec_is_call_i ;
  (* hdlname = "u_issue branch_exec_is_jmp_i" *)
  (* src = "./riscv_issue.v:79.22-79.42" *)
  wire \u_issue.branch_exec_is_jmp_i ;
  (* hdlname = "u_issue branch_exec_is_not_taken_i" *)
  (* src = "./riscv_issue.v:75.22-75.48" *)
  wire \u_issue.branch_exec_is_not_taken_i ;
  (* hdlname = "u_issue branch_exec_is_ret_i" *)
  (* src = "./riscv_issue.v:78.22-78.42" *)
  wire \u_issue.branch_exec_is_ret_i ;
  (* hdlname = "u_issue branch_exec_is_taken_i" *)
  (* src = "./riscv_issue.v:74.22-74.44" *)
  wire \u_issue.branch_exec_is_taken_i ;
  (* hdlname = "u_issue branch_exec_pc_i" *)
  (* src = "./riscv_issue.v:80.22-80.38" *)
  wire [31:0] \u_issue.branch_exec_pc_i ;
  (* hdlname = "u_issue branch_exec_request_i" *)
  (* src = "./riscv_issue.v:73.22-73.43" *)
  wire \u_issue.branch_exec_request_i ;
  (* hdlname = "u_issue branch_exec_source_i" *)
  (* src = "./riscv_issue.v:76.22-76.42" *)
  wire [31:0] \u_issue.branch_exec_source_i ;
  (* hdlname = "u_issue branch_pc_o" *)
  (* src = "./riscv_issue.v:104.22-104.33" *)
  wire [31:0] \u_issue.branch_pc_o ;
  (* hdlname = "u_issue branch_priv_o" *)
  (* src = "./riscv_issue.v:105.22-105.35" *)
  wire [1:0] \u_issue.branch_priv_o ;
  (* hdlname = "u_issue branch_request_o" *)
  (* src = "./riscv_issue.v:103.22-103.38" *)
  wire \u_issue.branch_request_o ;
  (* hdlname = "u_issue clk_i" *)
  (* src = "./riscv_issue.v:58.22-58.27" *)
  wire \u_issue.clk_i ;
  (* hdlname = "u_issue csr_opcode_invalid_o" *)
  (* src = "./riscv_issue.v:137.22-137.42" *)
  wire \u_issue.csr_opcode_invalid_o ;
  (* hdlname = "u_issue csr_opcode_opcode_o" *)
  (* src = "./riscv_issue.v:135.22-135.41" *)
  wire [31:0] \u_issue.csr_opcode_opcode_o ;
  (* hdlname = "u_issue csr_opcode_pc_o" *)
  (* src = "./riscv_issue.v:136.22-136.37" *)
  wire [31:0] \u_issue.csr_opcode_pc_o ;
  (* hdlname = "u_issue csr_opcode_ra_idx_o" *)
  (* src = "./riscv_issue.v:139.22-139.41" *)
  wire [4:0] \u_issue.csr_opcode_ra_idx_o ;
  (* hdlname = "u_issue csr_opcode_ra_operand_o" *)
  (* src = "./riscv_issue.v:141.22-141.45" *)
  wire [31:0] \u_issue.csr_opcode_ra_operand_o ;
  (* hdlname = "u_issue csr_opcode_rb_idx_o" *)
  (* src = "./riscv_issue.v:140.22-140.41" *)
  wire [4:0] \u_issue.csr_opcode_rb_idx_o ;
  (* hdlname = "u_issue csr_opcode_rb_operand_o" *)
  (* src = "./riscv_issue.v:142.22-142.45" *)
  wire [31:0] \u_issue.csr_opcode_rb_operand_o ;
  (* hdlname = "u_issue csr_opcode_rd_idx_o" *)
  (* src = "./riscv_issue.v:138.22-138.41" *)
  wire [4:0] \u_issue.csr_opcode_rd_idx_o ;
  (* hdlname = "u_issue csr_opcode_valid_o" *)
  (* src = "./riscv_issue.v:108.22-108.40" *)
  wire \u_issue.csr_opcode_valid_o ;
  (* hdlname = "u_issue csr_pending_q" *)
  (* src = "./riscv_issue.v:336.5-336.18" *)
  reg \u_issue.csr_pending_q ;
  (* hdlname = "u_issue csr_result_e1_exception_i" *)
  (* src = "./riscv_issue.v:97.22-97.47" *)
  wire [5:0] \u_issue.csr_result_e1_exception_i ;
  (* hdlname = "u_issue csr_result_e1_value_i" *)
  (* src = "./riscv_issue.v:94.22-94.43" *)
  wire [31:0] \u_issue.csr_result_e1_value_i ;
  (* hdlname = "u_issue csr_result_e1_wdata_i" *)
  (* src = "./riscv_issue.v:96.22-96.43" *)
  wire [31:0] \u_issue.csr_result_e1_wdata_i ;
  (* hdlname = "u_issue csr_result_e1_write_i" *)
  (* src = "./riscv_issue.v:95.22-95.43" *)
  wire \u_issue.csr_result_e1_write_i ;
  (* hdlname = "u_issue csr_writeback_exception_addr_o" *)
  (* src = "./riscv_issue.v:148.22-148.52" *)
  wire [31:0] \u_issue.csr_writeback_exception_addr_o ;
  (* hdlname = "u_issue csr_writeback_exception_o" *)
  (* src = "./riscv_issue.v:146.22-146.47" *)
  wire [5:0] \u_issue.csr_writeback_exception_o ;
  (* hdlname = "u_issue csr_writeback_exception_pc_o" *)
  (* src = "./riscv_issue.v:147.22-147.50" *)
  wire [31:0] \u_issue.csr_writeback_exception_pc_o ;
  (* hdlname = "u_issue csr_writeback_waddr_o" *)
  (* src = "./riscv_issue.v:144.22-144.43" *)
  wire [11:0] \u_issue.csr_writeback_waddr_o ;
  (* hdlname = "u_issue csr_writeback_wdata_o" *)
  (* src = "./riscv_issue.v:145.22-145.43" *)
  wire [31:0] \u_issue.csr_writeback_wdata_o ;
  (* hdlname = "u_issue csr_writeback_write_o" *)
  (* src = "./riscv_issue.v:143.22-143.43" *)
  wire \u_issue.csr_writeback_write_o ;
  (* hdlname = "u_issue div_opcode_valid_o" *)
  (* src = "./riscv_issue.v:110.22-110.40" *)
  wire \u_issue.div_opcode_valid_o ;
  (* hdlname = "u_issue div_pending_q" *)
  (* src = "./riscv_issue.v:335.5-335.18" *)
  reg \u_issue.div_pending_q ;
  (* hdlname = "u_issue enable_mul_bypass_w" *)
  (* src = "./riscv_issue.v:159.6-159.25" *)
  wire \u_issue.enable_mul_bypass_w ;
  (* hdlname = "u_issue enable_muldiv_w" *)
  (* src = "./riscv_issue.v:158.6-158.21" *)
  wire \u_issue.enable_muldiv_w ;
  (* hdlname = "u_issue exec_hold_o" *)
  (* src = "./riscv_issue.v:149.22-149.33" *)
  wire \u_issue.exec_hold_o ;
  (* hdlname = "u_issue exec_opcode_valid_o" *)
  (* src = "./riscv_issue.v:106.22-106.41" *)
  wire \u_issue.exec_opcode_valid_o ;
  (* hdlname = "u_issue fetch_accept_o" *)
  (* src = "./riscv_issue.v:102.22-102.36" *)
  wire \u_issue.fetch_accept_o ;
  (* hdlname = "u_issue fetch_fault_fetch_i" *)
  (* src = "./riscv_issue.v:63.22-63.41" *)
  wire \u_issue.fetch_fault_fetch_i ;
  (* hdlname = "u_issue fetch_fault_page_i" *)
  (* src = "./riscv_issue.v:64.22-64.40" *)
  wire \u_issue.fetch_fault_page_i ;
  (* hdlname = "u_issue fetch_instr_branch_i" *)
  (* src = "./riscv_issue.v:67.22-67.42" *)
  wire \u_issue.fetch_instr_branch_i ;
  (* hdlname = "u_issue fetch_instr_csr_i" *)
  (* src = "./riscv_issue.v:70.22-70.39" *)
  wire \u_issue.fetch_instr_csr_i ;
  (* hdlname = "u_issue fetch_instr_div_i" *)
  (* src = "./riscv_issue.v:69.22-69.39" *)
  wire \u_issue.fetch_instr_div_i ;
  (* hdlname = "u_issue fetch_instr_exec_i" *)
  (* src = "./riscv_issue.v:65.22-65.40" *)
  wire \u_issue.fetch_instr_exec_i ;
  (* hdlname = "u_issue fetch_instr_i" *)
  (* src = "./riscv_issue.v:61.22-61.35" *)
  wire [31:0] \u_issue.fetch_instr_i ;
  (* hdlname = "u_issue fetch_instr_invalid_i" *)
  (* src = "./riscv_issue.v:72.22-72.43" *)
  wire \u_issue.fetch_instr_invalid_i ;
  (* hdlname = "u_issue fetch_instr_lsu_i" *)
  (* src = "./riscv_issue.v:66.22-66.39" *)
  wire \u_issue.fetch_instr_lsu_i ;
  (* hdlname = "u_issue fetch_instr_mul_i" *)
  (* src = "./riscv_issue.v:68.22-68.39" *)
  wire \u_issue.fetch_instr_mul_i ;
  (* hdlname = "u_issue fetch_instr_rd_valid_i" *)
  (* src = "./riscv_issue.v:71.22-71.44" *)
  wire \u_issue.fetch_instr_rd_valid_i ;
  (* hdlname = "u_issue fetch_pc_i" *)
  (* src = "./riscv_issue.v:62.22-62.32" *)
  wire [31:0] \u_issue.fetch_pc_i ;
  (* hdlname = "u_issue fetch_valid_i" *)
  (* src = "./riscv_issue.v:60.22-60.35" *)
  wire \u_issue.fetch_valid_i ;
  (* hdlname = "u_issue interrupt_inhibit_o" *)
  (* src = "./riscv_issue.v:151.22-151.41" *)
  wire \u_issue.interrupt_inhibit_o ;
  (* hdlname = "u_issue issue_b_ra_value_w" *)
  (* src = "./riscv_issue.v:427.13-427.31" *)
  wire [31:0] \u_issue.issue_b_ra_value_w ;
  (* hdlname = "u_issue issue_b_rb_value_w" *)
  (* src = "./riscv_issue.v:428.13-428.31" *)
  wire [31:0] \u_issue.issue_b_rb_value_w ;
  (* hdlname = "u_issue issue_branch_w" *)
  (* src = "./riscv_issue.v:194.12-194.26" *)
  wire \u_issue.issue_branch_w ;
  (* hdlname = "u_issue issue_csr_w" *)
  (* src = "./riscv_issue.v:197.12-197.23" *)
  wire \u_issue.issue_csr_w ;
  (* hdlname = "u_issue issue_div_w" *)
  (* src = "./riscv_issue.v:196.12-196.23" *)
  wire \u_issue.issue_div_w ;
  (* hdlname = "u_issue issue_exec_w" *)
  (* src = "./riscv_issue.v:192.12-192.24" *)
  wire \u_issue.issue_exec_w ;
  (* hdlname = "u_issue issue_fault_w" *)
  (* src = "./riscv_issue.v:235.14-235.27" *)
  wire [5:0] \u_issue.issue_fault_w ;
  (* hdlname = "u_issue issue_invalid_w" *)
  (* src = "./riscv_issue.v:198.12-198.27" *)
  wire \u_issue.issue_invalid_w ;
  (* hdlname = "u_issue issue_lsu_w" *)
  (* src = "./riscv_issue.v:193.12-193.23" *)
  wire \u_issue.issue_lsu_w ;
  (* hdlname = "u_issue issue_mul_w" *)
  (* src = "./riscv_issue.v:195.12-195.23" *)
  wire \u_issue.issue_mul_w ;
  (* hdlname = "u_issue issue_ra_idx_w" *)
  (* src = "./riscv_issue.v:188.12-188.26" *)
  wire [4:0] \u_issue.issue_ra_idx_w ;
  (* hdlname = "u_issue issue_ra_value_r" *)
  (* src = "./riscv_issue.v:461.12-461.28" *)
  reg [31:0] \u_issue.issue_ra_value_r ;
  (* hdlname = "u_issue issue_ra_value_w" *)
  (* src = "./riscv_issue.v:425.13-425.29" *)
  wire [31:0] \u_issue.issue_ra_value_w ;
  (* hdlname = "u_issue issue_rb_idx_w" *)
  (* src = "./riscv_issue.v:189.12-189.26" *)
  wire [4:0] \u_issue.issue_rb_idx_w ;
  (* hdlname = "u_issue issue_rb_value_r" *)
  (* src = "./riscv_issue.v:462.12-462.28" *)
  reg [31:0] \u_issue.issue_rb_value_r ;
  (* hdlname = "u_issue issue_rb_value_w" *)
  (* src = "./riscv_issue.v:426.13-426.29" *)
  wire [31:0] \u_issue.issue_rb_value_w ;
  (* hdlname = "u_issue issue_rd_idx_w" *)
  (* src = "./riscv_issue.v:190.12-190.26" *)
  wire [4:0] \u_issue.issue_rd_idx_w ;
  (* hdlname = "u_issue issue_sb_alloc_w" *)
  (* src = "./riscv_issue.v:191.12-191.28" *)
  wire \u_issue.issue_sb_alloc_w ;
  (* hdlname = "u_issue lsu_opcode_invalid_o" *)
  (* src = "./riscv_issue.v:121.22-121.42" *)
  wire \u_issue.lsu_opcode_invalid_o ;
  (* hdlname = "u_issue lsu_opcode_opcode_o" *)
  (* src = "./riscv_issue.v:119.22-119.41" *)
  wire [31:0] \u_issue.lsu_opcode_opcode_o ;
  (* hdlname = "u_issue lsu_opcode_pc_o" *)
  (* src = "./riscv_issue.v:120.22-120.37" *)
  wire [31:0] \u_issue.lsu_opcode_pc_o ;
  (* hdlname = "u_issue lsu_opcode_ra_idx_o" *)
  (* src = "./riscv_issue.v:123.22-123.41" *)
  wire [4:0] \u_issue.lsu_opcode_ra_idx_o ;
  (* hdlname = "u_issue lsu_opcode_ra_operand_o" *)
  (* src = "./riscv_issue.v:125.22-125.45" *)
  wire [31:0] \u_issue.lsu_opcode_ra_operand_o ;
  (* hdlname = "u_issue lsu_opcode_rb_idx_o" *)
  (* src = "./riscv_issue.v:124.22-124.41" *)
  wire [4:0] \u_issue.lsu_opcode_rb_idx_o ;
  (* hdlname = "u_issue lsu_opcode_rb_operand_o" *)
  (* src = "./riscv_issue.v:126.22-126.45" *)
  wire [31:0] \u_issue.lsu_opcode_rb_operand_o ;
  (* hdlname = "u_issue lsu_opcode_rd_idx_o" *)
  (* src = "./riscv_issue.v:122.22-122.41" *)
  wire [4:0] \u_issue.lsu_opcode_rd_idx_o ;
  (* hdlname = "u_issue lsu_opcode_valid_o" *)
  (* src = "./riscv_issue.v:107.22-107.40" *)
  wire \u_issue.lsu_opcode_valid_o ;
  (* hdlname = "u_issue lsu_stall_i" *)
  (* src = "./riscv_issue.v:98.22-98.33" *)
  wire \u_issue.lsu_stall_i ;
  (* hdlname = "u_issue mul_hold_o" *)
  (* src = "./riscv_issue.v:150.22-150.32" *)
  wire \u_issue.mul_hold_o ;
  (* hdlname = "u_issue mul_opcode_invalid_o" *)
  (* src = "./riscv_issue.v:129.22-129.42" *)
  wire \u_issue.mul_opcode_invalid_o ;
  (* hdlname = "u_issue mul_opcode_opcode_o" *)
  (* src = "./riscv_issue.v:127.22-127.41" *)
  wire [31:0] \u_issue.mul_opcode_opcode_o ;
  (* hdlname = "u_issue mul_opcode_pc_o" *)
  (* src = "./riscv_issue.v:128.22-128.37" *)
  wire [31:0] \u_issue.mul_opcode_pc_o ;
  (* hdlname = "u_issue mul_opcode_ra_idx_o" *)
  (* src = "./riscv_issue.v:131.22-131.41" *)
  wire [4:0] \u_issue.mul_opcode_ra_idx_o ;
  (* hdlname = "u_issue mul_opcode_ra_operand_o" *)
  (* src = "./riscv_issue.v:133.22-133.45" *)
  wire [31:0] \u_issue.mul_opcode_ra_operand_o ;
  (* hdlname = "u_issue mul_opcode_rb_idx_o" *)
  (* src = "./riscv_issue.v:132.22-132.41" *)
  wire [4:0] \u_issue.mul_opcode_rb_idx_o ;
  (* hdlname = "u_issue mul_opcode_rb_operand_o" *)
  (* src = "./riscv_issue.v:134.22-134.45" *)
  wire [31:0] \u_issue.mul_opcode_rb_operand_o ;
  (* hdlname = "u_issue mul_opcode_rd_idx_o" *)
  (* src = "./riscv_issue.v:130.22-130.41" *)
  wire [4:0] \u_issue.mul_opcode_rd_idx_o ;
  (* hdlname = "u_issue mul_opcode_valid_o" *)
  (* src = "./riscv_issue.v:109.22-109.40" *)
  wire \u_issue.mul_opcode_valid_o ;
  (* hdlname = "u_issue opcode_accept_r" *)
  (* src = "./riscv_issue.v:206.13-206.28" *)
  reg \u_issue.opcode_accept_r ;
  (* hdlname = "u_issue opcode_invalid_o" *)
  (* src = "./riscv_issue.v:113.22-113.38" *)
  wire \u_issue.opcode_invalid_o ;
  (* hdlname = "u_issue opcode_issue_r" *)
  (* src = "./riscv_issue.v:205.13-205.27" *)
  reg \u_issue.opcode_issue_r ;
  (* hdlname = "u_issue opcode_opcode_o" *)
  (* src = "./riscv_issue.v:111.22-111.37" *)
  wire [31:0] \u_issue.opcode_opcode_o ;
  (* hdlname = "u_issue opcode_pc_o" *)
  (* src = "./riscv_issue.v:112.22-112.33" *)
  wire [31:0] \u_issue.opcode_pc_o ;
  (* hdlname = "u_issue opcode_ra_idx_o" *)
  (* src = "./riscv_issue.v:115.22-115.37" *)
  wire [4:0] \u_issue.opcode_ra_idx_o ;
  (* hdlname = "u_issue opcode_ra_operand_o" *)
  (* src = "./riscv_issue.v:117.22-117.41" *)
  wire [31:0] \u_issue.opcode_ra_operand_o ;
  (* hdlname = "u_issue opcode_rb_idx_o" *)
  (* src = "./riscv_issue.v:116.22-116.37" *)
  wire [4:0] \u_issue.opcode_rb_idx_o ;
  (* hdlname = "u_issue opcode_rb_operand_o" *)
  (* src = "./riscv_issue.v:118.22-118.41" *)
  wire [31:0] \u_issue.opcode_rb_operand_o ;
  (* hdlname = "u_issue opcode_rd_idx_o" *)
  (* src = "./riscv_issue.v:114.22-114.37" *)
  wire [4:0] \u_issue.opcode_rd_idx_o ;
  (* hdlname = "u_issue opcode_valid_w" *)
  (* src = "./riscv_issue.v:178.6-178.20" *)
  wire \u_issue.opcode_valid_w ;
  (* hdlname = "u_issue pipe_branch_e1_w" *)
  (* src = "./riscv_issue.v:212.13-212.29" *)
  wire \u_issue.pipe_branch_e1_w ;
  (* hdlname = "u_issue pipe_csr_wb_w" *)
  (* src = "./riscv_issue.v:226.13-226.26" *)
  wire \u_issue.pipe_csr_wb_w ;
  (* hdlname = "u_issue pipe_exception_wb_w" *)
  (* src = "./riscv_issue.v:233.14-233.33" *)
  wire [5:0] \u_issue.pipe_exception_wb_w ;
  (* hdlname = "u_issue pipe_load_e1_w" *)
  (* src = "./riscv_issue.v:209.13-209.27" *)
  wire \u_issue.pipe_load_e1_w ;
  (* hdlname = "u_issue pipe_load_e2_w" *)
  (* src = "./riscv_issue.v:220.13-220.27" *)
  wire \u_issue.pipe_load_e2_w ;
  (* hdlname = "u_issue pipe_mul_e1_w" *)
  (* src = "./riscv_issue.v:211.13-211.26" *)
  wire \u_issue.pipe_mul_e1_w ;
  (* hdlname = "u_issue pipe_mul_e2_w" *)
  (* src = "./riscv_issue.v:221.13-221.26" *)
  wire \u_issue.pipe_mul_e2_w ;
  (* hdlname = "u_issue pipe_opc_wb_w" *)
  (* src = "./riscv_issue.v:230.13-230.26" *)
  wire [31:0] \u_issue.pipe_opc_wb_w ;
  (* hdlname = "u_issue pipe_opcode_e1_w" *)
  (* src = "./riscv_issue.v:216.13-216.29" *)
  wire [31:0] \u_issue.pipe_opcode_e1_w ;
  (* hdlname = "u_issue pipe_operand_ra_e1_w" *)
  (* src = "./riscv_issue.v:217.13-217.33" *)
  wire [31:0] \u_issue.pipe_operand_ra_e1_w ;
  (* hdlname = "u_issue pipe_operand_rb_e1_w" *)
  (* src = "./riscv_issue.v:218.13-218.33" *)
  wire [31:0] \u_issue.pipe_operand_rb_e1_w ;
  (* hdlname = "u_issue pipe_pc_e1_w" *)
  (* src = "./riscv_issue.v:215.13-215.25" *)
  wire [31:0] \u_issue.pipe_pc_e1_w ;
  (* hdlname = "u_issue pipe_pc_wb_w" *)
  (* src = "./riscv_issue.v:229.13-229.25" *)
  wire [31:0] \u_issue.pipe_pc_wb_w ;
  (* hdlname = "u_issue pipe_ra_val_wb_w" *)
  (* src = "./riscv_issue.v:231.13-231.29" *)
  wire [31:0] \u_issue.pipe_ra_val_wb_w ;
  (* hdlname = "u_issue pipe_rb_val_wb_w" *)
  (* src = "./riscv_issue.v:232.13-232.29" *)
  wire [31:0] \u_issue.pipe_rb_val_wb_w ;
  (* hdlname = "u_issue pipe_rd_e1_w" *)
  (* src = "./riscv_issue.v:213.13-213.25" *)
  wire [4:0] \u_issue.pipe_rd_e1_w ;
  (* hdlname = "u_issue pipe_rd_e2_w" *)
  (* src = "./riscv_issue.v:222.13-222.25" *)
  wire [4:0] \u_issue.pipe_rd_e2_w ;
  (* hdlname = "u_issue pipe_rd_wb_w" *)
  (* src = "./riscv_issue.v:227.13-227.25" *)
  wire [4:0] \u_issue.pipe_rd_wb_w ;
  (* hdlname = "u_issue pipe_result_e2_w" *)
  (* src = "./riscv_issue.v:223.13-223.29" *)
  wire [31:0] \u_issue.pipe_result_e2_w ;
  (* hdlname = "u_issue pipe_result_wb_w" *)
  (* src = "./riscv_issue.v:228.13-228.29" *)
  wire [31:0] \u_issue.pipe_result_wb_w ;
  (* hdlname = "u_issue pipe_squash_e1_e2_w" *)
  (* src = "./riscv_issue.v:203.13-203.32" *)
  wire \u_issue.pipe_squash_e1_e2_w ;
  (* hdlname = "u_issue pipe_stall_raw_w" *)
  (* src = "./riscv_issue.v:207.13-207.29" *)
  wire \u_issue.pipe_stall_raw_w ;
  (* hdlname = "u_issue pipe_store_e1_w" *)
  (* src = "./riscv_issue.v:210.13-210.28" *)
  wire \u_issue.pipe_store_e1_w ;
  (* hdlname = "u_issue pipe_valid_wb_w" *)
  (* src = "./riscv_issue.v:225.13-225.28" *)
  wire \u_issue.pipe_valid_wb_w ;
  (* hdlname = "u_issue priv_x_q" *)
  (* src = "./riscv_issue.v:167.11-167.19" *)
  reg [1:0] \u_issue.priv_x_q ;
  (* hdlname = "u_issue rst_i" *)
  (* src = "./riscv_issue.v:59.22-59.27" *)
  wire \u_issue.rst_i ;
  (* hdlname = "u_issue scoreboard_r" *)
  (* src = "./riscv_issue.v:367.12-367.24" *)
  reg [31:0] \u_issue.scoreboard_r ;
  (* hdlname = "u_issue squash_w" *)
  (* src = "./riscv_issue.v:162.6-162.14" *)
  wire \u_issue.squash_w ;
  (* hdlname = "u_issue stall_w" *)
  (* src = "./riscv_issue.v:161.6-161.13" *)
  wire \u_issue.stall_w ;
  (* hdlname = "u_issue take_interrupt_i" *)
  (* src = "./riscv_issue.v:99.22-99.38" *)
  wire \u_issue.take_interrupt_i ;
  (* hdlname = "u_issue u_pipe_ctrl alu_e1_w" *)
  (* src = "./riscv_pipe_ctrl.v:216.8-216.16" *)
  wire \u_issue.u_pipe_ctrl.alu_e1_w ;
  (* hdlname = "u_issue u_pipe_ctrl alu_result_e1_i" *)
  (* src = "./riscv_pipe_ctrl.v:77.22-77.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.alu_result_e1_i ;
  (* hdlname = "u_issue u_pipe_ctrl branch_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:89.22-89.33" *)
  wire \u_issue.u_pipe_ctrl.branch_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl branch_misaligned_w" *)
  (* src = "./riscv_pipe_ctrl.v:138.6-138.25" *)
  wire \u_issue.u_pipe_ctrl.branch_misaligned_w ;
  (* hdlname = "u_issue u_pipe_ctrl clk_i" *)
  (* src = "./riscv_pipe_ctrl.v:53.22-53.27" *)
  wire \u_issue.u_pipe_ctrl.clk_i ;
  (* hdlname = "u_issue u_pipe_ctrl complete_wb_w" *)
  (* src = "./riscv_pipe_ctrl.v:442.6-442.19" *)
  wire \u_issue.u_pipe_ctrl.complete_wb_w ;
  (* hdlname = "u_issue u_pipe_ctrl csr_e1_w" *)
  (* src = "./riscv_pipe_ctrl.v:219.8-219.16" *)
  wire \u_issue.u_pipe_ctrl.csr_e1_w ;
  (* hdlname = "u_issue u_pipe_ctrl csr_result_exception_e1_i" *)
  (* src = "./riscv_pipe_ctrl.v:83.22-83.47" *)
  wire [5:0] \u_issue.u_pipe_ctrl.csr_result_exception_e1_i ;
  (* hdlname = "u_issue u_pipe_ctrl csr_result_value_e1_i" *)
  (* src = "./riscv_pipe_ctrl.v:80.22-80.43" *)
  wire [31:0] \u_issue.u_pipe_ctrl.csr_result_value_e1_i ;
  (* hdlname = "u_issue u_pipe_ctrl csr_result_wdata_e1_i" *)
  (* src = "./riscv_pipe_ctrl.v:82.22-82.43" *)
  wire [31:0] \u_issue.u_pipe_ctrl.csr_result_wdata_e1_i ;
  (* hdlname = "u_issue u_pipe_ctrl csr_result_write_e1_i" *)
  (* src = "./riscv_pipe_ctrl.v:81.22-81.43" *)
  wire \u_issue.u_pipe_ctrl.csr_result_write_e1_i ;
  (* hdlname = "u_issue u_pipe_ctrl csr_waddr_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:123.22-123.36" *)
  wire [11:0] \u_issue.u_pipe_ctrl.csr_waddr_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:114.22-114.30" *)
  wire \u_issue.u_pipe_ctrl.csr_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wdata_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:235.25-235.39" *)
  reg [31:0] \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wdata_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:124.22-124.36" *)
  wire [31:0] \u_issue.u_pipe_ctrl.csr_wdata_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wdata_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:361.25-361.39" *)
  reg [31:0] \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wr_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:234.25-234.36" *)
  reg \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl csr_wr_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:360.25-360.36" *)
  reg \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl csr_write_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:122.22-122.36" *)
  wire \u_issue.u_pipe_ctrl.csr_write_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl ctrl_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:158.18-158.27" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl ctrl_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:233.18-233.27" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl ctrl_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:359.18-359.27" *)
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl div_complete_i" *)
  (* src = "./riscv_pipe_ctrl.v:109.22-109.36" *)
  wire \u_issue.u_pipe_ctrl.div_complete_i ;
  (* hdlname = "u_issue u_pipe_ctrl div_e1_w" *)
  (* src = "./riscv_pipe_ctrl.v:220.8-220.16" *)
  wire \u_issue.u_pipe_ctrl.div_e1_w ;
  (* hdlname = "u_issue u_pipe_ctrl div_result_i" *)
  (* src = "./riscv_pipe_ctrl.v:110.22-110.34" *)
  wire [31:0] \u_issue.u_pipe_ctrl.div_result_i ;
  (* hdlname = "u_issue u_pipe_ctrl exception_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:164.14-164.28" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl exception_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:242.14-242.28" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl exception_e2_r" *)
  (* src = "./riscv_pipe_ctrl.v:334.13-334.27" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e2_r ;
  (* hdlname = "u_issue u_pipe_ctrl exception_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:121.22-121.36" *)
  wire [5:0] \u_issue.u_pipe_ctrl.exception_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl exception_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:368.14-368.28" *)
  reg [5:0] \u_issue.u_pipe_ctrl.exception_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl issue_accept_i" *)
  (* src = "./riscv_pipe_ctrl.v:58.22-58.36" *)
  wire \u_issue.u_pipe_ctrl.issue_accept_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_branch_i" *)
  (* src = "./riscv_pipe_ctrl.v:64.22-64.36" *)
  wire \u_issue.u_pipe_ctrl.issue_branch_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_branch_taken_i" *)
  (* src = "./riscv_pipe_ctrl.v:69.22-69.42" *)
  wire \u_issue.u_pipe_ctrl.issue_branch_taken_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_branch_target_i" *)
  (* src = "./riscv_pipe_ctrl.v:70.22-70.43" *)
  wire [31:0] \u_issue.u_pipe_ctrl.issue_branch_target_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_csr_i" *)
  (* src = "./riscv_pipe_ctrl.v:61.22-61.33" *)
  wire \u_issue.u_pipe_ctrl.issue_csr_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_div_i" *)
  (* src = "./riscv_pipe_ctrl.v:62.22-62.33" *)
  wire \u_issue.u_pipe_ctrl.issue_div_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_exception_i" *)
  (* src = "./riscv_pipe_ctrl.v:67.22-67.39" *)
  wire [5:0] \u_issue.u_pipe_ctrl.issue_exception_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_lsu_i" *)
  (* src = "./riscv_pipe_ctrl.v:60.22-60.33" *)
  wire \u_issue.u_pipe_ctrl.issue_lsu_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_mul_i" *)
  (* src = "./riscv_pipe_ctrl.v:63.22-63.33" *)
  wire \u_issue.u_pipe_ctrl.issue_mul_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_opcode_i" *)
  (* src = "./riscv_pipe_ctrl.v:72.22-72.36" *)
  wire [31:0] \u_issue.u_pipe_ctrl.issue_opcode_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_operand_ra_i" *)
  (* src = "./riscv_pipe_ctrl.v:73.22-73.40" *)
  wire [31:0] \u_issue.u_pipe_ctrl.issue_operand_ra_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_operand_rb_i" *)
  (* src = "./riscv_pipe_ctrl.v:74.22-74.40" *)
  wire [31:0] \u_issue.u_pipe_ctrl.issue_operand_rb_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_pc_i" *)
  (* src = "./riscv_pipe_ctrl.v:71.22-71.32" *)
  wire [31:0] \u_issue.u_pipe_ctrl.issue_pc_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_rd_i" *)
  (* src = "./riscv_pipe_ctrl.v:66.22-66.32" *)
  wire [4:0] \u_issue.u_pipe_ctrl.issue_rd_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_rd_valid_i" *)
  (* src = "./riscv_pipe_ctrl.v:65.22-65.38" *)
  wire \u_issue.u_pipe_ctrl.issue_rd_valid_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_stall_i" *)
  (* src = "./riscv_pipe_ctrl.v:59.22-59.35" *)
  wire \u_issue.u_pipe_ctrl.issue_stall_i ;
  (* hdlname = "u_issue u_pipe_ctrl issue_valid_i" *)
  (* src = "./riscv_pipe_ctrl.v:57.22-57.35" *)
  wire \u_issue.u_pipe_ctrl.issue_valid_i ;
  (* hdlname = "u_issue u_pipe_ctrl load_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:86.22-86.31" *)
  wire \u_issue.u_pipe_ctrl.load_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl load_e2_o" *)
  (* src = "./riscv_pipe_ctrl.v:103.22-103.31" *)
  wire \u_issue.u_pipe_ctrl.load_e2_o ;
  (* hdlname = "u_issue u_pipe_ctrl load_store_e2_w" *)
  (* src = "./riscv_pipe_ctrl.v:325.8-325.23" *)
  wire \u_issue.u_pipe_ctrl.load_store_e2_w ;
  (* hdlname = "u_issue u_pipe_ctrl mem_complete_i" *)
  (* src = "./riscv_pipe_ctrl.v:97.22-97.36" *)
  wire \u_issue.u_pipe_ctrl.mem_complete_i ;
  (* hdlname = "u_issue u_pipe_ctrl mem_exception_e2_i" *)
  (* src = "./riscv_pipe_ctrl.v:99.22-99.40" *)
  wire [5:0] \u_issue.u_pipe_ctrl.mem_exception_e2_i ;
  (* hdlname = "u_issue u_pipe_ctrl mem_result_e2_i" *)
  (* src = "./riscv_pipe_ctrl.v:98.22-98.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  (* hdlname = "u_issue u_pipe_ctrl mul_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:88.22-88.30" *)
  wire \u_issue.u_pipe_ctrl.mul_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl mul_e2_o" *)
  (* src = "./riscv_pipe_ctrl.v:104.22-104.30" *)
  wire \u_issue.u_pipe_ctrl.mul_e2_o ;
  (* hdlname = "u_issue u_pipe_ctrl mul_result_e2_i" *)
  (* src = "./riscv_pipe_ctrl.v:100.22-100.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.mul_result_e2_i ;
  (* hdlname = "u_issue u_pipe_ctrl npc_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:160.25-160.33" *)
  reg [31:0] \u_issue.u_pipe_ctrl.npc_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl npc_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:238.25-238.33" *)
  reg [31:0] \u_issue.u_pipe_ctrl.npc_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl npc_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:364.25-364.33" *)
  reg [31:0] \u_issue.u_pipe_ctrl.npc_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl opcode_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:92.22-92.33" *)
  wire [31:0] \u_issue.u_pipe_ctrl.opcode_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl opcode_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:161.25-161.36" *)
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl opcode_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:239.25-239.36" *)
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl opcode_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:118.22-118.33" *)
  wire [31:0] \u_issue.u_pipe_ctrl.opcode_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl opcode_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:365.25-365.36" *)
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_ra_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:93.22-93.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.operand_ra_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl operand_ra_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:162.25-162.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_ra_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_ra_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:240.25-240.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_ra_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_ra_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:119.22-119.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.operand_ra_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl operand_ra_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:366.25-366.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_ra_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_rb_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:94.22-94.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.operand_rb_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl operand_rb_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:163.25-163.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_rb_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_rb_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:241.25-241.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_rb_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl operand_rb_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:120.22-120.37" *)
  wire [31:0] \u_issue.u_pipe_ctrl.operand_rb_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl operand_rb_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:367.25-367.40" *)
  reg [31:0] \u_issue.u_pipe_ctrl.operand_rb_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl pc_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:91.22-91.29" *)
  wire [31:0] \u_issue.u_pipe_ctrl.pc_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl pc_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:159.25-159.32" *)
  reg [31:0] \u_issue.u_pipe_ctrl.pc_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl pc_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:237.25-237.32" *)
  reg [31:0] \u_issue.u_pipe_ctrl.pc_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl pc_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:117.22-117.29" *)
  wire [31:0] \u_issue.u_pipe_ctrl.pc_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl pc_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:363.25-363.32" *)
  reg [31:0] \u_issue.u_pipe_ctrl.pc_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl rd_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:90.22-90.29" *)
  wire [4:0] \u_issue.u_pipe_ctrl.rd_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl rd_e2_o" *)
  (* src = "./riscv_pipe_ctrl.v:105.22-105.29" *)
  wire [4:0] \u_issue.u_pipe_ctrl.rd_e2_o ;
  (* hdlname = "u_issue u_pipe_ctrl rd_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:115.22-115.29" *)
  wire [4:0] \u_issue.u_pipe_ctrl.rd_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl result_e2_o" *)
  (* src = "./riscv_pipe_ctrl.v:106.22-106.33" *)
  wire [31:0] \u_issue.u_pipe_ctrl.result_e2_o ;
  (* hdlname = "u_issue u_pipe_ctrl result_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:236.25-236.36" *)
  reg [31:0] \u_issue.u_pipe_ctrl.result_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl result_e2_r" *)
  (* src = "./riscv_pipe_ctrl.v:310.12-310.23" *)
  reg [31:0] \u_issue.u_pipe_ctrl.result_e2_r ;
  (* hdlname = "u_issue u_pipe_ctrl result_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:116.22-116.33" *)
  wire [31:0] \u_issue.u_pipe_ctrl.result_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl result_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:362.25-362.36" *)
  reg [31:0] \u_issue.u_pipe_ctrl.result_wb_q ;
  (* hdlname = "u_issue u_pipe_ctrl rst_i" *)
  (* src = "./riscv_pipe_ctrl.v:54.22-54.27" *)
  wire \u_issue.u_pipe_ctrl.rst_i ;
  (* hdlname = "u_issue u_pipe_ctrl squash_e1_e2_i" *)
  (* src = "./riscv_pipe_ctrl.v:128.22-128.36" *)
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_i ;
  (* hdlname = "u_issue u_pipe_ctrl squash_e1_e2_o" *)
  (* src = "./riscv_pipe_ctrl.v:127.22-127.36" *)
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_o ;
  (* hdlname = "u_issue u_pipe_ctrl squash_e1_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:345.5-345.19" *)
  reg \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl squash_e1_e2_w" *)
  (* src = "./riscv_pipe_ctrl.v:137.6-137.20" *)
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  (* hdlname = "u_issue u_pipe_ctrl squash_wb_i" *)
  (* src = "./riscv_pipe_ctrl.v:129.22-129.33" *)
  wire \u_issue.u_pipe_ctrl.squash_wb_i ;
  (* hdlname = "u_issue u_pipe_ctrl stall_o" *)
  (* src = "./riscv_pipe_ctrl.v:126.22-126.29" *)
  wire \u_issue.u_pipe_ctrl.stall_o ;
  (* hdlname = "u_issue u_pipe_ctrl store_e1_o" *)
  (* src = "./riscv_pipe_ctrl.v:87.22-87.32" *)
  wire \u_issue.u_pipe_ctrl.store_e1_o ;
  (* hdlname = "u_issue u_pipe_ctrl take_interrupt_i" *)
  (* src = "./riscv_pipe_ctrl.v:68.22-68.38" *)
  wire \u_issue.u_pipe_ctrl.take_interrupt_i ;
  (* hdlname = "u_issue u_pipe_ctrl valid_e1_q" *)
  (* src = "./riscv_pipe_ctrl.v:157.25-157.35" *)
  reg \u_issue.u_pipe_ctrl.valid_e1_q ;
  (* hdlname = "u_issue u_pipe_ctrl valid_e2_q" *)
  (* src = "./riscv_pipe_ctrl.v:232.25-232.35" *)
  reg \u_issue.u_pipe_ctrl.valid_e2_q ;
  (* hdlname = "u_issue u_pipe_ctrl valid_e2_w" *)
  (* src = "./riscv_pipe_ctrl.v:312.6-312.16" *)
  wire \u_issue.u_pipe_ctrl.valid_e2_w ;
  (* hdlname = "u_issue u_pipe_ctrl valid_wb_o" *)
  (* src = "./riscv_pipe_ctrl.v:113.22-113.32" *)
  wire \u_issue.u_pipe_ctrl.valid_wb_o ;
  (* hdlname = "u_issue u_pipe_ctrl valid_wb_q" *)
  (* src = "./riscv_pipe_ctrl.v:358.25-358.35" *)
  reg \u_issue.u_pipe_ctrl.valid_wb_q ;
  (* hdlname = "u_issue u_regfile REGFILE.ra0_value_r" *)
  (* src = "./riscv_regfile.v:237.16-237.27" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.ra0_value_r ;
  (* hdlname = "u_issue u_regfile REGFILE.rb0_value_r" *)
  (* src = "./riscv_regfile.v:238.16-238.27" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.rb0_value_r ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r10_q" *)
  (* src = "./riscv_regfile.v:102.16-102.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r10_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r11_q" *)
  (* src = "./riscv_regfile.v:103.16-103.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r11_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r12_q" *)
  (* src = "./riscv_regfile.v:104.16-104.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r12_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r13_q" *)
  (* src = "./riscv_regfile.v:105.16-105.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r13_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r14_q" *)
  (* src = "./riscv_regfile.v:106.16-106.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r14_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r15_q" *)
  (* src = "./riscv_regfile.v:107.16-107.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r15_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r16_q" *)
  (* src = "./riscv_regfile.v:108.16-108.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r16_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r17_q" *)
  (* src = "./riscv_regfile.v:109.16-109.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r17_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r18_q" *)
  (* src = "./riscv_regfile.v:110.16-110.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r18_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r19_q" *)
  (* src = "./riscv_regfile.v:111.16-111.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r19_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r1_q" *)
  (* src = "./riscv_regfile.v:93.16-93.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r1_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r20_q" *)
  (* src = "./riscv_regfile.v:112.16-112.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r20_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r21_q" *)
  (* src = "./riscv_regfile.v:113.16-113.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r21_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r22_q" *)
  (* src = "./riscv_regfile.v:114.16-114.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r22_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r23_q" *)
  (* src = "./riscv_regfile.v:115.16-115.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r23_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r24_q" *)
  (* src = "./riscv_regfile.v:116.16-116.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r24_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r25_q" *)
  (* src = "./riscv_regfile.v:117.16-117.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r25_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r26_q" *)
  (* src = "./riscv_regfile.v:118.16-118.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r26_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r27_q" *)
  (* src = "./riscv_regfile.v:119.16-119.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r27_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r28_q" *)
  (* src = "./riscv_regfile.v:120.16-120.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r28_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r29_q" *)
  (* src = "./riscv_regfile.v:121.16-121.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r29_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r2_q" *)
  (* src = "./riscv_regfile.v:94.16-94.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r2_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r30_q" *)
  (* src = "./riscv_regfile.v:122.16-122.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r30_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r31_q" *)
  (* src = "./riscv_regfile.v:123.16-123.25" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r31_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r3_q" *)
  (* src = "./riscv_regfile.v:95.16-95.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r3_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r4_q" *)
  (* src = "./riscv_regfile.v:96.16-96.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r4_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r5_q" *)
  (* src = "./riscv_regfile.v:97.16-97.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r5_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r6_q" *)
  (* src = "./riscv_regfile.v:98.16-98.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r6_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r7_q" *)
  (* src = "./riscv_regfile.v:99.16-99.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r7_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r8_q" *)
  (* src = "./riscv_regfile.v:100.16-100.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r8_q ;
  (* hdlname = "u_issue u_regfile REGFILE.reg_r9_q" *)
  (* src = "./riscv_regfile.v:101.16-101.24" *)
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r9_q ;
  (* hdlname = "u_issue u_regfile REGFILE.x0_zero_w" *)
  (* src = "./riscv_regfile.v:126.17-126.26" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x0_zero_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x10_a0_w" *)
  (* src = "./riscv_regfile.v:136.17-136.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x10_a0_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x11_a1_w" *)
  (* src = "./riscv_regfile.v:137.17-137.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x11_a1_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x12_a2_w" *)
  (* src = "./riscv_regfile.v:138.17-138.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x12_a2_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x13_a3_w" *)
  (* src = "./riscv_regfile.v:139.17-139.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x13_a3_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x14_a4_w" *)
  (* src = "./riscv_regfile.v:140.17-140.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x14_a4_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x15_a5_w" *)
  (* src = "./riscv_regfile.v:141.17-141.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x15_a5_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x16_a6_w" *)
  (* src = "./riscv_regfile.v:142.17-142.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x16_a6_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x17_a7_w" *)
  (* src = "./riscv_regfile.v:143.17-143.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x17_a7_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x18_s2_w" *)
  (* src = "./riscv_regfile.v:144.17-144.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x18_s2_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x19_s3_w" *)
  (* src = "./riscv_regfile.v:145.17-145.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x19_s3_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x1_ra_w" *)
  (* src = "./riscv_regfile.v:127.17-127.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x1_ra_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x20_s4_w" *)
  (* src = "./riscv_regfile.v:146.17-146.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x20_s4_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x21_s5_w" *)
  (* src = "./riscv_regfile.v:147.17-147.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x21_s5_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x22_s6_w" *)
  (* src = "./riscv_regfile.v:148.17-148.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x22_s6_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x23_s7_w" *)
  (* src = "./riscv_regfile.v:149.17-149.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x23_s7_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x24_s8_w" *)
  (* src = "./riscv_regfile.v:150.17-150.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x24_s8_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x25_s9_w" *)
  (* src = "./riscv_regfile.v:151.17-151.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x25_s9_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x26_s10_w" *)
  (* src = "./riscv_regfile.v:152.17-152.26" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x26_s10_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x27_s11_w" *)
  (* src = "./riscv_regfile.v:153.17-153.26" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x27_s11_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x28_t3_w" *)
  (* src = "./riscv_regfile.v:154.17-154.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x28_t3_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x29_t4_w" *)
  (* src = "./riscv_regfile.v:155.17-155.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x29_t4_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x2_sp_w" *)
  (* src = "./riscv_regfile.v:128.17-128.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x2_sp_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x30_t5_w" *)
  (* src = "./riscv_regfile.v:156.17-156.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x30_t5_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x31_t6_w" *)
  (* src = "./riscv_regfile.v:157.17-157.25" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x31_t6_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x3_gp_w" *)
  (* src = "./riscv_regfile.v:129.17-129.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x3_gp_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x4_tp_w" *)
  (* src = "./riscv_regfile.v:130.17-130.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x4_tp_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x5_t0_w" *)
  (* src = "./riscv_regfile.v:131.17-131.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x5_t0_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x6_t1_w" *)
  (* src = "./riscv_regfile.v:132.17-132.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x6_t1_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x7_t2_w" *)
  (* src = "./riscv_regfile.v:133.17-133.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x7_t2_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x8_s0_w" *)
  (* src = "./riscv_regfile.v:134.17-134.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x8_s0_w ;
  (* hdlname = "u_issue u_regfile REGFILE.x9_s1_w" *)
  (* src = "./riscv_regfile.v:135.17-135.24" *)
  wire [31:0] \u_issue.u_regfile.REGFILE.x9_s1_w ;
  (* hdlname = "u_issue u_regfile clk_i" *)
  (* src = "./riscv_regfile.v:53.22-53.27" *)
  wire \u_issue.u_regfile.clk_i ;
  (* hdlname = "u_issue u_regfile ra0_i" *)
  (* src = "./riscv_regfile.v:57.22-57.27" *)
  wire [4:0] \u_issue.u_regfile.ra0_i ;
  (* hdlname = "u_issue u_regfile ra0_value_o" *)
  (* src = "./riscv_regfile.v:61.22-61.33" *)
  wire [31:0] \u_issue.u_regfile.ra0_value_o ;
  (* hdlname = "u_issue u_regfile rb0_i" *)
  (* src = "./riscv_regfile.v:58.22-58.27" *)
  wire [4:0] \u_issue.u_regfile.rb0_i ;
  (* hdlname = "u_issue u_regfile rb0_value_o" *)
  (* src = "./riscv_regfile.v:62.22-62.33" *)
  wire [31:0] \u_issue.u_regfile.rb0_value_o ;
  (* hdlname = "u_issue u_regfile rd0_i" *)
  (* src = "./riscv_regfile.v:55.22-55.27" *)
  wire [4:0] \u_issue.u_regfile.rd0_i ;
  (* hdlname = "u_issue u_regfile rd0_value_i" *)
  (* src = "./riscv_regfile.v:56.22-56.33" *)
  wire [31:0] \u_issue.u_regfile.rd0_value_i ;
  (* hdlname = "u_issue u_regfile rst_i" *)
  (* src = "./riscv_regfile.v:54.22-54.27" *)
  wire \u_issue.u_regfile.rst_i ;
  (* hdlname = "u_issue writeback_div_valid_i" *)
  (* src = "./riscv_issue.v:92.22-92.43" *)
  wire \u_issue.writeback_div_valid_i ;
  (* hdlname = "u_issue writeback_div_value_i" *)
  (* src = "./riscv_issue.v:93.22-93.43" *)
  wire [31:0] \u_issue.writeback_div_value_i ;
  (* hdlname = "u_issue writeback_exec_value_i" *)
  (* src = "./riscv_issue.v:87.22-87.44" *)
  wire [31:0] \u_issue.writeback_exec_value_i ;
  (* hdlname = "u_issue writeback_mem_exception_i" *)
  (* src = "./riscv_issue.v:90.22-90.47" *)
  wire [5:0] \u_issue.writeback_mem_exception_i ;
  (* hdlname = "u_issue writeback_mem_valid_i" *)
  (* src = "./riscv_issue.v:88.22-88.43" *)
  wire \u_issue.writeback_mem_valid_i ;
  (* hdlname = "u_issue writeback_mem_value_i" *)
  (* src = "./riscv_issue.v:89.22-89.43" *)
  wire [31:0] \u_issue.writeback_mem_value_i ;
  (* hdlname = "u_issue writeback_mul_value_i" *)
  (* src = "./riscv_issue.v:91.22-91.43" *)
  wire [31:0] \u_issue.writeback_mul_value_i ;
  (* hdlname = "u_lsu addr_lsb_r" *)
  (* src = "./riscv_lsu.v:368.12-368.22" *)
  reg [1:0] \u_lsu.addr_lsb_r ;
  (* hdlname = "u_lsu clk_i" *)
  (* src = "./riscv_lsu.v:55.22-55.27" *)
  wire \u_lsu.clk_i ;
  (* hdlname = "u_lsu complete_err_e2_w" *)
  (* src = "./riscv_lsu.v:123.6-123.23" *)
  wire \u_lsu.complete_err_e2_w ;
  (* hdlname = "u_lsu complete_ok_e2_w" *)
  (* src = "./riscv_lsu.v:122.6-122.22" *)
  wire \u_lsu.complete_ok_e2_w ;
  (* hdlname = "u_lsu dcache_flush_w" *)
  (* src = "./riscv_lsu.v:253.6-253.20" *)
  wire \u_lsu.dcache_flush_w ;
  (* hdlname = "u_lsu dcache_invalidate_w" *)
  (* src = "./riscv_lsu.v:255.6-255.25" *)
  wire \u_lsu.dcache_invalidate_w ;
  (* hdlname = "u_lsu dcache_writeback_w" *)
  (* src = "./riscv_lsu.v:254.6-254.24" *)
  wire \u_lsu.dcache_writeback_w ;
  (* hdlname = "u_lsu delay_lsu_e2_w" *)
  (* src = "./riscv_lsu.v:134.6-134.20" *)
  wire \u_lsu.delay_lsu_e2_w ;
  (* hdlname = "u_lsu fault_load_align_w" *)
  (* src = "./riscv_lsu.v:420.6-420.24" *)
  wire \u_lsu.fault_load_align_w ;
  (* hdlname = "u_lsu fault_load_bus_w" *)
  (* src = "./riscv_lsu.v:422.6-422.22" *)
  wire \u_lsu.fault_load_bus_w ;
  (* hdlname = "u_lsu fault_load_page_w" *)
  (* src = "./riscv_lsu.v:424.6-424.23" *)
  wire \u_lsu.fault_load_page_w ;
  (* hdlname = "u_lsu fault_store_align_w" *)
  (* src = "./riscv_lsu.v:421.6-421.25" *)
  wire \u_lsu.fault_store_align_w ;
  (* hdlname = "u_lsu fault_store_bus_w" *)
  (* src = "./riscv_lsu.v:423.6-423.23" *)
  wire \u_lsu.fault_store_bus_w ;
  (* hdlname = "u_lsu fault_store_page_w" *)
  (* src = "./riscv_lsu.v:425.6-425.24" *)
  wire \u_lsu.fault_store_page_w ;
  (* hdlname = "u_lsu issue_lsu_e1_w" *)
  (* src = "./riscv_lsu.v:121.6-121.20" *)
  wire \u_lsu.issue_lsu_e1_w ;
  (* hdlname = "u_lsu load_byte_r" *)
  (* src = "./riscv_lsu.v:369.12-369.23" *)
  reg \u_lsu.load_byte_r ;
  (* hdlname = "u_lsu load_half_r" *)
  (* src = "./riscv_lsu.v:370.12-370.23" *)
  reg \u_lsu.load_half_r ;
  (* hdlname = "u_lsu load_inst_w" *)
  (* src = "./riscv_lsu.v:149.6-149.17" *)
  wire \u_lsu.load_inst_w ;
  (* hdlname = "u_lsu load_signed_inst_w" *)
  (* src = "./riscv_lsu.v:156.6-156.24" *)
  wire \u_lsu.load_signed_inst_w ;
  (* hdlname = "u_lsu load_signed_r" *)
  (* src = "./riscv_lsu.v:371.12-371.25" *)
  reg \u_lsu.load_signed_r ;
  (* hdlname = "u_lsu mem_accept_i" *)
  (* src = "./riscv_lsu.v:67.22-67.34" *)
  wire \u_lsu.mem_accept_i ;
  (* hdlname = "u_lsu mem_ack_i" *)
  (* src = "./riscv_lsu.v:68.22-68.31" *)
  wire \u_lsu.mem_ack_i ;
  (* hdlname = "u_lsu mem_addr_o" *)
  (* src = "./riscv_lsu.v:75.22-75.32" *)
  wire [31:0] \u_lsu.mem_addr_o ;
  (* hdlname = "u_lsu mem_addr_q" *)
  (* src = "./riscv_lsu.v:100.14-100.24" *)
  reg [31:0] \u_lsu.mem_addr_q ;
  (* hdlname = "u_lsu mem_addr_r" *)
  (* src = "./riscv_lsu.v:174.13-174.23" *)
  reg [31:0] \u_lsu.mem_addr_r ;
  (* hdlname = "u_lsu mem_cacheable_o" *)
  (* src = "./riscv_lsu.v:79.22-79.37" *)
  wire \u_lsu.mem_cacheable_o ;
  (* hdlname = "u_lsu mem_cacheable_q" *)
  (* src = "./riscv_lsu.v:104.14-104.29" *)
  reg \u_lsu.mem_cacheable_q ;
  (* hdlname = "u_lsu mem_data_r" *)
  (* src = "./riscv_lsu.v:176.13-176.23" *)
  reg [31:0] \u_lsu.mem_data_r ;
  (* hdlname = "u_lsu mem_data_rd_i" *)
  (* src = "./riscv_lsu.v:66.22-66.35" *)
  wire [31:0] \u_lsu.mem_data_rd_i ;
  (* hdlname = "u_lsu mem_data_wr_o" *)
  (* src = "./riscv_lsu.v:76.22-76.35" *)
  wire [31:0] \u_lsu.mem_data_wr_o ;
  (* hdlname = "u_lsu mem_data_wr_q" *)
  (* src = "./riscv_lsu.v:101.14-101.27" *)
  reg [31:0] \u_lsu.mem_data_wr_q ;
  (* hdlname = "u_lsu mem_error_i" *)
  (* src = "./riscv_lsu.v:69.22-69.33" *)
  wire \u_lsu.mem_error_i ;
  (* hdlname = "u_lsu mem_flush_o" *)
  (* src = "./riscv_lsu.v:83.22-83.33" *)
  wire \u_lsu.mem_flush_o ;
  (* hdlname = "u_lsu mem_flush_q" *)
  (* src = "./riscv_lsu.v:107.14-107.25" *)
  reg \u_lsu.mem_flush_q ;
  (* hdlname = "u_lsu mem_invalidate_o" *)
  (* src = "./riscv_lsu.v:81.22-81.38" *)
  wire \u_lsu.mem_invalidate_o ;
  (* hdlname = "u_lsu mem_invalidate_q" *)
  (* src = "./riscv_lsu.v:105.14-105.30" *)
  reg \u_lsu.mem_invalidate_q ;
  (* hdlname = "u_lsu mem_load_fault_i" *)
  (* src = "./riscv_lsu.v:71.22-71.38" *)
  wire \u_lsu.mem_load_fault_i ;
  (* hdlname = "u_lsu mem_load_q" *)
  (* src = "./riscv_lsu.v:111.14-111.24" *)
  reg \u_lsu.mem_load_q ;
  (* hdlname = "u_lsu mem_ls_q" *)
  (* src = "./riscv_lsu.v:114.14-114.22" *)
  reg \u_lsu.mem_ls_q ;
  (* hdlname = "u_lsu mem_rd_o" *)
  (* src = "./riscv_lsu.v:77.22-77.30" *)
  wire \u_lsu.mem_rd_o ;
  (* hdlname = "u_lsu mem_rd_q" *)
  (* src = "./riscv_lsu.v:102.14-102.22" *)
  reg \u_lsu.mem_rd_q ;
  (* hdlname = "u_lsu mem_rd_r" *)
  (* src = "./riscv_lsu.v:177.13-177.21" *)
  reg \u_lsu.mem_rd_r ;
  (* hdlname = "u_lsu mem_req_tag_o" *)
  (* src = "./riscv_lsu.v:80.22-80.35" *)
  wire [10:0] \u_lsu.mem_req_tag_o ;
  (* hdlname = "u_lsu mem_resp_tag_i" *)
  (* src = "./riscv_lsu.v:70.22-70.36" *)
  wire [10:0] \u_lsu.mem_resp_tag_i ;
  (* hdlname = "u_lsu mem_store_fault_i" *)
  (* src = "./riscv_lsu.v:72.22-72.39" *)
  wire \u_lsu.mem_store_fault_i ;
  (* hdlname = "u_lsu mem_unaligned_e1_q" *)
  (* src = "./riscv_lsu.v:108.14-108.32" *)
  reg \u_lsu.mem_unaligned_e1_q ;
  (* hdlname = "u_lsu mem_unaligned_e2_q" *)
  (* src = "./riscv_lsu.v:109.14-109.32" *)
  reg \u_lsu.mem_unaligned_e2_q ;
  (* hdlname = "u_lsu mem_unaligned_r" *)
  (* src = "./riscv_lsu.v:175.13-175.28" *)
  reg \u_lsu.mem_unaligned_r ;
  (* hdlname = "u_lsu mem_wr_o" *)
  (* src = "./riscv_lsu.v:78.22-78.30" *)
  wire [3:0] \u_lsu.mem_wr_o ;
  (* hdlname = "u_lsu mem_wr_q" *)
  (* src = "./riscv_lsu.v:103.14-103.22" *)
  reg [3:0] \u_lsu.mem_wr_q ;
  (* hdlname = "u_lsu mem_wr_r" *)
  (* src = "./riscv_lsu.v:178.13-178.21" *)
  reg [3:0] \u_lsu.mem_wr_r ;
  (* hdlname = "u_lsu mem_writeback_o" *)
  (* src = "./riscv_lsu.v:82.22-82.37" *)
  wire \u_lsu.mem_writeback_o ;
  (* hdlname = "u_lsu mem_writeback_q" *)
  (* src = "./riscv_lsu.v:106.14-106.29" *)
  reg \u_lsu.mem_writeback_q ;
  (* hdlname = "u_lsu mem_xb_q" *)
  (* src = "./riscv_lsu.v:112.14-112.22" *)
  reg \u_lsu.mem_xb_q ;
  (* hdlname = "u_lsu mem_xh_q" *)
  (* src = "./riscv_lsu.v:113.14-113.22" *)
  reg \u_lsu.mem_xh_q ;
  (* hdlname = "u_lsu opcode_invalid_i" *)
  (* src = "./riscv_lsu.v:60.22-60.38" *)
  wire \u_lsu.opcode_invalid_i ;
  (* hdlname = "u_lsu opcode_opcode_i" *)
  (* src = "./riscv_lsu.v:58.22-58.37" *)
  wire [31:0] \u_lsu.opcode_opcode_i ;
  (* hdlname = "u_lsu opcode_pc_i" *)
  (* src = "./riscv_lsu.v:59.22-59.33" *)
  wire [31:0] \u_lsu.opcode_pc_i ;
  (* hdlname = "u_lsu opcode_ra_idx_i" *)
  (* src = "./riscv_lsu.v:62.22-62.37" *)
  wire [4:0] \u_lsu.opcode_ra_idx_i ;
  (* hdlname = "u_lsu opcode_ra_operand_i" *)
  (* src = "./riscv_lsu.v:64.22-64.41" *)
  wire [31:0] \u_lsu.opcode_ra_operand_i ;
  (* hdlname = "u_lsu opcode_rb_idx_i" *)
  (* src = "./riscv_lsu.v:63.22-63.37" *)
  wire [4:0] \u_lsu.opcode_rb_idx_i ;
  (* hdlname = "u_lsu opcode_rb_operand_i" *)
  (* src = "./riscv_lsu.v:65.22-65.41" *)
  wire [31:0] \u_lsu.opcode_rb_operand_i ;
  (* hdlname = "u_lsu opcode_rd_idx_i" *)
  (* src = "./riscv_lsu.v:61.22-61.37" *)
  wire [4:0] \u_lsu.opcode_rd_idx_i ;
  (* hdlname = "u_lsu opcode_valid_i" *)
  (* src = "./riscv_lsu.v:57.22-57.36" *)
  wire \u_lsu.opcode_valid_i ;
  (* hdlname = "u_lsu pending_lsu_e2_q" *)
  (* src = "./riscv_lsu.v:119.5-119.21" *)
  reg \u_lsu.pending_lsu_e2_q ;
  (* hdlname = "u_lsu req_lb_w" *)
  (* src = "./riscv_lsu.v:164.6-164.14" *)
  wire \u_lsu.req_lb_w ;
  (* hdlname = "u_lsu req_lh_w" *)
  (* src = "./riscv_lsu.v:165.6-165.14" *)
  wire \u_lsu.req_lh_w ;
  (* hdlname = "u_lsu req_lw_w" *)
  (* src = "./riscv_lsu.v:166.6-166.14" *)
  wire \u_lsu.req_lw_w ;
  (* hdlname = "u_lsu req_sb_w" *)
  (* src = "./riscv_lsu.v:167.6-167.14" *)
  wire \u_lsu.req_sb_w ;
  (* hdlname = "u_lsu req_sh_lh_w" *)
  (* src = "./riscv_lsu.v:172.6-172.17" *)
  wire \u_lsu.req_sh_lh_w ;
  (* hdlname = "u_lsu req_sh_w" *)
  (* src = "./riscv_lsu.v:168.6-168.14" *)
  wire \u_lsu.req_sh_w ;
  (* hdlname = "u_lsu req_sw_lw_w" *)
  (* src = "./riscv_lsu.v:171.6-171.17" *)
  wire \u_lsu.req_sw_lw_w ;
  (* hdlname = "u_lsu req_sw_w" *)
  (* src = "./riscv_lsu.v:169.6-169.14" *)
  wire \u_lsu.req_sw_w ;
  (* hdlname = "u_lsu resp_addr_w" *)
  (* src = "./riscv_lsu.v:340.13-340.24" *)
  wire [31:0] \u_lsu.resp_addr_w ;
  (* hdlname = "u_lsu resp_byte_w" *)
  (* src = "./riscv_lsu.v:341.13-341.24" *)
  wire \u_lsu.resp_byte_w ;
  (* hdlname = "u_lsu resp_half_w" *)
  (* src = "./riscv_lsu.v:342.13-342.24" *)
  wire \u_lsu.resp_half_w ;
  (* hdlname = "u_lsu resp_load_w" *)
  (* src = "./riscv_lsu.v:339.13-339.24" *)
  wire \u_lsu.resp_load_w ;
  (* hdlname = "u_lsu resp_signed_w" *)
  (* src = "./riscv_lsu.v:343.13-343.26" *)
  wire \u_lsu.resp_signed_w ;
  (* hdlname = "u_lsu rst_i" *)
  (* src = "./riscv_lsu.v:56.22-56.27" *)
  wire \u_lsu.rst_i ;
  (* hdlname = "u_lsu stall_o" *)
  (* src = "./riscv_lsu.v:87.22-87.29" *)
  wire \u_lsu.stall_o ;
  (* hdlname = "u_lsu store_inst_w" *)
  (* src = "./riscv_lsu.v:160.6-160.18" *)
  wire \u_lsu.store_inst_w ;
  (* hdlname = "u_lsu u_lsu_request accept_o" *)
  (* src = "./riscv_lsu.v:460.26-460.34" *)
  wire \u_lsu.u_lsu_request.accept_o ;
  (* hdlname = "u_lsu u_lsu_request clk_i" *)
  (* src = "./riscv_lsu.v:452.26-452.31" *)
  wire \u_lsu.u_lsu_request.clk_i ;
  (* hdlname = "u_lsu u_lsu_request count_q" *)
  (* src = "./riscv_lsu.v:475.19-475.26" *)
  reg [1:0] \u_lsu.u_lsu_request.count_q ;
  (* hdlname = "u_lsu u_lsu_request data_in_i" *)
  (* src = "./riscv_lsu.v:454.26-454.35" *)
  wire [35:0] \u_lsu.u_lsu_request.data_in_i ;
  (* hdlname = "u_lsu u_lsu_request data_out_o" *)
  (* src = "./riscv_lsu.v:459.26-459.36" *)
  wire [35:0] \u_lsu.u_lsu_request.data_out_o ;
  (* hdlname = "u_lsu u_lsu_request i" *)
  (* src = "./riscv_lsu.v:477.9-477.10" *)
  reg [31:0] \u_lsu.u_lsu_request.i ;
  (* hdlname = "u_lsu u_lsu_request pop_i" *)
  (* src = "./riscv_lsu.v:456.26-456.31" *)
  wire \u_lsu.u_lsu_request.pop_i ;
  (* hdlname = "u_lsu u_lsu_request push_i" *)
  (* src = "./riscv_lsu.v:455.26-455.32" *)
  wire \u_lsu.u_lsu_request.push_i ;
  (* hdlname = "u_lsu u_lsu_request ram_q[0]" *)
  (* src = "./riscv_lsu.v:472.19-472.24" *)
  reg [35:0] \u_lsu.u_lsu_request.ram_q[0] ;
  (* hdlname = "u_lsu u_lsu_request ram_q[1]" *)
  (* src = "./riscv_lsu.v:472.19-472.24" *)
  reg [35:0] \u_lsu.u_lsu_request.ram_q[1] ;
  (* hdlname = "u_lsu u_lsu_request rd_ptr_q" *)
  (* src = "./riscv_lsu.v:473.19-473.27" *)
  reg \u_lsu.u_lsu_request.rd_ptr_q ;
  (* hdlname = "u_lsu u_lsu_request rst_i" *)
  (* src = "./riscv_lsu.v:453.26-453.31" *)
  wire \u_lsu.u_lsu_request.rst_i ;
  (* hdlname = "u_lsu u_lsu_request valid_o" *)
  (* src = "./riscv_lsu.v:461.26-461.33" *)
  wire \u_lsu.u_lsu_request.valid_o ;
  (* hdlname = "u_lsu u_lsu_request wr_ptr_q" *)
  (* src = "./riscv_lsu.v:474.19-474.27" *)
  reg \u_lsu.u_lsu_request.wr_ptr_q ;
  (* hdlname = "u_lsu wb_result_r" *)
  (* src = "./riscv_lsu.v:372.12-372.23" *)
  reg [31:0] \u_lsu.wb_result_r ;
  (* hdlname = "u_lsu writeback_exception_o" *)
  (* src = "./riscv_lsu.v:86.22-86.43" *)
  wire [5:0] \u_lsu.writeback_exception_o ;
  (* hdlname = "u_lsu writeback_valid_o" *)
  (* src = "./riscv_lsu.v:84.22-84.39" *)
  wire \u_lsu.writeback_valid_o ;
  (* hdlname = "u_lsu writeback_value_o" *)
  (* src = "./riscv_lsu.v:85.22-85.39" *)
  wire [31:0] \u_lsu.writeback_value_o ;
  (* hdlname = "u_mmu clk_i" *)
  (* src = "./riscv_mmu.v:56.22-56.27" *)
  wire \u_mmu.clk_i ;
  (* hdlname = "u_mmu fetch_in_accept_o" *)
  (* src = "./riscv_mmu.v:88.22-88.39" *)
  wire \u_mmu.fetch_in_accept_o ;
  (* hdlname = "u_mmu fetch_in_error_o" *)
  (* src = "./riscv_mmu.v:90.22-90.38" *)
  wire \u_mmu.fetch_in_error_o ;
  (* hdlname = "u_mmu fetch_in_fault_o" *)
  (* src = "./riscv_mmu.v:96.22-96.38" *)
  wire \u_mmu.fetch_in_fault_o ;
  (* hdlname = "u_mmu fetch_in_flush_i" *)
  (* src = "./riscv_mmu.v:64.22-64.38" *)
  wire \u_mmu.fetch_in_flush_i ;
  (* hdlname = "u_mmu fetch_in_inst_o" *)
  (* src = "./riscv_mmu.v:91.22-91.37" *)
  wire [31:0] \u_mmu.fetch_in_inst_o ;
  (* hdlname = "u_mmu fetch_in_invalidate_i" *)
  (* src = "./riscv_mmu.v:65.22-65.43" *)
  wire \u_mmu.fetch_in_invalidate_i ;
  (* hdlname = "u_mmu fetch_in_pc_i" *)
  (* src = "./riscv_mmu.v:66.22-66.35" *)
  wire [31:0] \u_mmu.fetch_in_pc_i ;
  (* hdlname = "u_mmu fetch_in_priv_i" *)
  (* src = "./riscv_mmu.v:67.22-67.37" *)
  wire [1:0] \u_mmu.fetch_in_priv_i ;
  (* hdlname = "u_mmu fetch_in_rd_i" *)
  (* src = "./riscv_mmu.v:63.22-63.35" *)
  wire \u_mmu.fetch_in_rd_i ;
  (* hdlname = "u_mmu fetch_in_valid_o" *)
  (* src = "./riscv_mmu.v:89.22-89.38" *)
  wire \u_mmu.fetch_in_valid_o ;
  (* hdlname = "u_mmu fetch_out_accept_i" *)
  (* src = "./riscv_mmu.v:68.22-68.40" *)
  wire \u_mmu.fetch_out_accept_i ;
  (* hdlname = "u_mmu fetch_out_error_i" *)
  (* src = "./riscv_mmu.v:70.22-70.39" *)
  wire \u_mmu.fetch_out_error_i ;
  (* hdlname = "u_mmu fetch_out_flush_o" *)
  (* src = "./riscv_mmu.v:93.22-93.39" *)
  wire \u_mmu.fetch_out_flush_o ;
  (* hdlname = "u_mmu fetch_out_inst_i" *)
  (* src = "./riscv_mmu.v:71.22-71.38" *)
  wire [31:0] \u_mmu.fetch_out_inst_i ;
  (* hdlname = "u_mmu fetch_out_invalidate_o" *)
  (* src = "./riscv_mmu.v:94.22-94.44" *)
  wire \u_mmu.fetch_out_invalidate_o ;
  (* hdlname = "u_mmu fetch_out_pc_o" *)
  (* src = "./riscv_mmu.v:95.22-95.36" *)
  wire [31:0] \u_mmu.fetch_out_pc_o ;
  (* hdlname = "u_mmu fetch_out_rd_o" *)
  (* src = "./riscv_mmu.v:92.22-92.36" *)
  wire \u_mmu.fetch_out_rd_o ;
  (* hdlname = "u_mmu fetch_out_valid_i" *)
  (* src = "./riscv_mmu.v:69.22-69.39" *)
  wire \u_mmu.fetch_out_valid_i ;
  (* hdlname = "u_mmu flush_i" *)
  (* src = "./riscv_mmu.v:61.22-61.29" *)
  wire \u_mmu.flush_i ;
  (* hdlname = "u_mmu lsu_in_accept_o" *)
  (* src = "./riscv_mmu.v:98.22-98.37" *)
  wire \u_mmu.lsu_in_accept_o ;
  (* hdlname = "u_mmu lsu_in_ack_o" *)
  (* src = "./riscv_mmu.v:99.22-99.34" *)
  wire \u_mmu.lsu_in_ack_o ;
  (* hdlname = "u_mmu lsu_in_addr_i" *)
  (* src = "./riscv_mmu.v:72.22-72.35" *)
  wire [31:0] \u_mmu.lsu_in_addr_i ;
  (* hdlname = "u_mmu lsu_in_cacheable_i" *)
  (* src = "./riscv_mmu.v:76.22-76.40" *)
  wire \u_mmu.lsu_in_cacheable_i ;
  (* hdlname = "u_mmu lsu_in_data_rd_o" *)
  (* src = "./riscv_mmu.v:97.22-97.38" *)
  wire [31:0] \u_mmu.lsu_in_data_rd_o ;
  (* hdlname = "u_mmu lsu_in_data_wr_i" *)
  (* src = "./riscv_mmu.v:73.22-73.38" *)
  wire [31:0] \u_mmu.lsu_in_data_wr_i ;
  (* hdlname = "u_mmu lsu_in_error_o" *)
  (* src = "./riscv_mmu.v:100.22-100.36" *)
  wire \u_mmu.lsu_in_error_o ;
  (* hdlname = "u_mmu lsu_in_flush_i" *)
  (* src = "./riscv_mmu.v:80.22-80.36" *)
  wire \u_mmu.lsu_in_flush_i ;
  (* hdlname = "u_mmu lsu_in_invalidate_i" *)
  (* src = "./riscv_mmu.v:78.22-78.41" *)
  wire \u_mmu.lsu_in_invalidate_i ;
  (* hdlname = "u_mmu lsu_in_load_fault_o" *)
  (* src = "./riscv_mmu.v:111.22-111.41" *)
  wire \u_mmu.lsu_in_load_fault_o ;
  (* hdlname = "u_mmu lsu_in_rd_i" *)
  (* src = "./riscv_mmu.v:74.22-74.33" *)
  wire \u_mmu.lsu_in_rd_i ;
  (* hdlname = "u_mmu lsu_in_req_tag_i" *)
  (* src = "./riscv_mmu.v:77.22-77.38" *)
  wire [10:0] \u_mmu.lsu_in_req_tag_i ;
  (* hdlname = "u_mmu lsu_in_resp_tag_o" *)
  (* src = "./riscv_mmu.v:101.22-101.39" *)
  wire [10:0] \u_mmu.lsu_in_resp_tag_o ;
  (* hdlname = "u_mmu lsu_in_store_fault_o" *)
  (* src = "./riscv_mmu.v:112.22-112.42" *)
  wire \u_mmu.lsu_in_store_fault_o ;
  (* hdlname = "u_mmu lsu_in_wr_i" *)
  (* src = "./riscv_mmu.v:75.22-75.33" *)
  wire [3:0] \u_mmu.lsu_in_wr_i ;
  (* hdlname = "u_mmu lsu_in_writeback_i" *)
  (* src = "./riscv_mmu.v:79.22-79.40" *)
  wire \u_mmu.lsu_in_writeback_i ;
  (* hdlname = "u_mmu lsu_out_accept_i" *)
  (* src = "./riscv_mmu.v:82.22-82.38" *)
  wire \u_mmu.lsu_out_accept_i ;
  (* hdlname = "u_mmu lsu_out_ack_i" *)
  (* src = "./riscv_mmu.v:83.22-83.35" *)
  wire \u_mmu.lsu_out_ack_i ;
  (* hdlname = "u_mmu lsu_out_addr_o" *)
  (* src = "./riscv_mmu.v:102.22-102.36" *)
  wire [31:0] \u_mmu.lsu_out_addr_o ;
  (* hdlname = "u_mmu lsu_out_cacheable_o" *)
  (* src = "./riscv_mmu.v:106.22-106.41" *)
  wire \u_mmu.lsu_out_cacheable_o ;
  (* hdlname = "u_mmu lsu_out_data_rd_i" *)
  (* src = "./riscv_mmu.v:81.22-81.39" *)
  wire [31:0] \u_mmu.lsu_out_data_rd_i ;
  (* hdlname = "u_mmu lsu_out_data_wr_o" *)
  (* src = "./riscv_mmu.v:103.22-103.39" *)
  wire [31:0] \u_mmu.lsu_out_data_wr_o ;
  (* hdlname = "u_mmu lsu_out_error_i" *)
  (* src = "./riscv_mmu.v:84.22-84.37" *)
  wire \u_mmu.lsu_out_error_i ;
  (* hdlname = "u_mmu lsu_out_flush_o" *)
  (* src = "./riscv_mmu.v:110.22-110.37" *)
  wire \u_mmu.lsu_out_flush_o ;
  (* hdlname = "u_mmu lsu_out_invalidate_o" *)
  (* src = "./riscv_mmu.v:108.22-108.42" *)
  wire \u_mmu.lsu_out_invalidate_o ;
  (* hdlname = "u_mmu lsu_out_rd_o" *)
  (* src = "./riscv_mmu.v:104.22-104.34" *)
  wire \u_mmu.lsu_out_rd_o ;
  (* hdlname = "u_mmu lsu_out_req_tag_o" *)
  (* src = "./riscv_mmu.v:107.22-107.39" *)
  wire [10:0] \u_mmu.lsu_out_req_tag_o ;
  (* hdlname = "u_mmu lsu_out_resp_tag_i" *)
  (* src = "./riscv_mmu.v:85.22-85.40" *)
  wire [10:0] \u_mmu.lsu_out_resp_tag_i ;
  (* hdlname = "u_mmu lsu_out_wr_o" *)
  (* src = "./riscv_mmu.v:105.22-105.34" *)
  wire [3:0] \u_mmu.lsu_out_wr_o ;
  (* hdlname = "u_mmu lsu_out_writeback_o" *)
  (* src = "./riscv_mmu.v:109.22-109.41" *)
  wire \u_mmu.lsu_out_writeback_o ;
  (* hdlname = "u_mmu mxr_i" *)
  (* src = "./riscv_mmu.v:60.22-60.27" *)
  wire \u_mmu.mxr_i ;
  (* hdlname = "u_mmu priv_d_i" *)
  (* src = "./riscv_mmu.v:58.22-58.30" *)
  wire [1:0] \u_mmu.priv_d_i ;
  (* hdlname = "u_mmu rst_i" *)
  (* src = "./riscv_mmu.v:57.22-57.27" *)
  wire \u_mmu.rst_i ;
  (* hdlname = "u_mmu satp_i" *)
  (* src = "./riscv_mmu.v:62.22-62.28" *)
  wire [31:0] \u_mmu.satp_i ;
  (* hdlname = "u_mmu sum_i" *)
  (* src = "./riscv_mmu.v:59.22-59.27" *)
  wire \u_mmu.sum_i ;
  (* hdlname = "u_mul clk_i" *)
  (* src = "./riscv_multiplier.v:45.22-45.27" *)
  wire \u_mul.clk_i ;
  (* hdlname = "u_mul hold_i" *)
  (* src = "./riscv_multiplier.v:56.22-56.28" *)
  wire \u_mul.hold_i ;
  (* hdlname = "u_mul mulhi_sel_e1_q" *)
  (* src = "./riscv_multiplier.v:79.14-79.28" *)
  reg \u_mul.mulhi_sel_e1_q ;
  (* hdlname = "u_mul mult_inst_w" *)
  (* src = "./riscv_multiplier.v:89.6-89.17" *)
  wire \u_mul.mult_inst_w ;
  (* hdlname = "u_mul mult_result_w" *)
  (* src = "./riscv_multiplier.v:84.14-84.27" *)
  wire [64:0] \u_mul.mult_result_w ;
  (* hdlname = "u_mul opcode_invalid_i" *)
  (* src = "./riscv_multiplier.v:50.22-50.38" *)
  wire \u_mul.opcode_invalid_i ;
  (* hdlname = "u_mul opcode_opcode_i" *)
  (* src = "./riscv_multiplier.v:48.22-48.37" *)
  wire [31:0] \u_mul.opcode_opcode_i ;
  (* hdlname = "u_mul opcode_pc_i" *)
  (* src = "./riscv_multiplier.v:49.22-49.33" *)
  wire [31:0] \u_mul.opcode_pc_i ;
  (* hdlname = "u_mul opcode_ra_idx_i" *)
  (* src = "./riscv_multiplier.v:52.22-52.37" *)
  wire [4:0] \u_mul.opcode_ra_idx_i ;
  (* hdlname = "u_mul opcode_ra_operand_i" *)
  (* src = "./riscv_multiplier.v:54.22-54.41" *)
  wire [31:0] \u_mul.opcode_ra_operand_i ;
  (* hdlname = "u_mul opcode_rb_idx_i" *)
  (* src = "./riscv_multiplier.v:53.22-53.37" *)
  wire [4:0] \u_mul.opcode_rb_idx_i ;
  (* hdlname = "u_mul opcode_rb_operand_i" *)
  (* src = "./riscv_multiplier.v:55.22-55.41" *)
  wire [31:0] \u_mul.opcode_rb_operand_i ;
  (* hdlname = "u_mul opcode_rd_idx_i" *)
  (* src = "./riscv_multiplier.v:51.22-51.37" *)
  wire [4:0] \u_mul.opcode_rd_idx_i ;
  (* hdlname = "u_mul opcode_valid_i" *)
  (* src = "./riscv_multiplier.v:47.22-47.36" *)
  wire \u_mul.opcode_valid_i ;
  (* hdlname = "u_mul operand_a_e1_q" *)
  (* src = "./riscv_multiplier.v:77.14-77.28" *)
  reg [32:0] \u_mul.operand_a_e1_q ;
  (* hdlname = "u_mul operand_a_r" *)
  (* src = "./riscv_multiplier.v:86.14-86.25" *)
  reg [32:0] \u_mul.operand_a_r ;
  (* hdlname = "u_mul operand_b_e1_q" *)
  (* src = "./riscv_multiplier.v:78.14-78.28" *)
  reg [32:0] \u_mul.operand_b_e1_q ;
  (* hdlname = "u_mul operand_b_r" *)
  (* src = "./riscv_multiplier.v:85.14-85.25" *)
  reg [32:0] \u_mul.operand_b_r ;
  (* hdlname = "u_mul result_e2_q" *)
  (* src = "./riscv_multiplier.v:74.14-74.25" *)
  reg [31:0] \u_mul.result_e2_q ;
  (* hdlname = "u_mul result_e3_q" *)
  (* src = "./riscv_multiplier.v:75.14-75.25" *)
  reg [31:0] \u_mul.result_e3_q ;
  (* hdlname = "u_mul result_r" *)
  (* src = "./riscv_multiplier.v:87.14-87.22" *)
  reg [31:0] \u_mul.result_r ;
  (* hdlname = "u_mul rst_i" *)
  (* src = "./riscv_multiplier.v:46.22-46.27" *)
  wire \u_mul.rst_i ;
  (* hdlname = "u_mul writeback_value_o" *)
  (* src = "./riscv_multiplier.v:59.22-59.39" *)
  wire [31:0] \u_mul.writeback_value_o ;
  (* src = "./riscv_core.v:172.16-172.37" *)
  wire writeback_div_valid_w;
  (* src = "./riscv_core.v:102.16-102.37" *)
  wire [31:0] writeback_div_value_w;
  (* src = "./riscv_core.v:217.16-217.38" *)
  wire [31:0] writeback_exec_value_w;
  (* src = "./riscv_core.v:166.16-166.41" *)
  wire [5:0] writeback_mem_exception_w;
  (* src = "./riscv_core.v:122.16-122.37" *)
  wire writeback_mem_valid_w;
  (* src = "./riscv_core.v:171.16-171.37" *)
  wire [31:0] writeback_mem_value_w;
  (* src = "./riscv_core.v:211.16-211.37" *)
  wire [31:0] writeback_mul_value_w;
  assign _0017_ = 6'h18 + (* src = "./riscv_csr.v:240.28-240.58" *) { 4'h0, \u_csr.current_priv_w  };
  assign _0018_ = 6'h30 + (* src = "./riscv_csr.v:245.28-245.55" *) { 4'h0, \u_csr.eret_priv_w  };
  assign _0019_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:104.48-104.78" *) 32'd4294967295;
  assign _0020_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:105.48-105.78" *) 32'd4294967295;
  assign _0021_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:106.48-106.78" *) 32'd3489660927;
  assign _0022_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:108.48-108.74" *) 32'd28799;
  assign _0023_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:109.48-109.74" *) 32'd28799;
  assign _0024_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:110.48-110.74" *) 32'd28799;
  assign _0025_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:111.48-111.74" *) 32'd28799;
  assign _0026_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:112.48-112.74" *) 32'd28799;
  assign _0027_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:113.48-113.74" *) 32'd28799;
  assign _0028_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:114.48-114.78" *) 32'd4294938623;
  assign _0029_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:115.48-115.74" *) 32'd28799;
  assign _0030_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:116.48-116.78" *) 32'd4261445631;
  assign _0031_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:117.48-117.74" *) 32'd28799;
  assign _0032_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:239.10-239.40" *) 32'd4294967295;
  assign _0033_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:244.15-244.45" *) 32'd3489660927;
  assign _0034_ = \u_csr.opcode_opcode_i  & (* src = "./riscv_csr.v:246.15-246.45" *) 32'd4294967295;
  assign _0035_ = \u_csr.csr_rdata_w  & (* src = "./riscv_csr.v:262.27-262.48" *) _0085_;
  assign _0036_ = _0098_ & (* src = "./riscv_csr.v:286.28-286.65" *) _0086_;
  assign _0037_ = _0019_ == (* src = "./riscv_csr.v:104.47-104.94" *) 32'd115;
  assign _0038_ = _0020_ == (* src = "./riscv_csr.v:105.47-105.97" *) 32'd1048691;
  assign _0039_ = _0021_ == (* src = "./riscv_csr.v:106.47-106.99" *) 32'd2097267;
  assign _0040_ = _0022_ == (* src = "./riscv_csr.v:108.47-108.92" *) 32'd4211;
  assign _0041_ = _0023_ == (* src = "./riscv_csr.v:109.47-109.92" *) 32'd8307;
  assign _0042_ = _0024_ == (* src = "./riscv_csr.v:110.47-110.92" *) 32'd12403;
  assign _0043_ = _0025_ == (* src = "./riscv_csr.v:111.47-111.91" *) 32'd20595;
  assign _0044_ = _0026_ == (* src = "./riscv_csr.v:112.47-112.91" *) 32'd24691;
  assign _0045_ = _0027_ == (* src = "./riscv_csr.v:113.47-113.91" *) 32'd28787;
  assign _0046_ = _0028_ == (* src = "./riscv_csr.v:114.47-114.102" *) 32'd273678451;
  assign _0047_ = _0029_ == (* src = "./riscv_csr.v:115.47-115.89" *) 32'd15;
  assign _0048_ = _0030_ == (* src = "./riscv_csr.v:116.47-116.99" *) 32'd301990003;
  assign _0049_ = _0031_ == (* src = "./riscv_csr.v:117.47-117.91" *) 32'd4111;
  assign _0050_ = \u_csr.opcode_opcode_i [31:30] == (* src = "./riscv_csr.v:138.24-138.54" *) 2'h3;
  assign _0051_ = \u_csr.opcode_opcode_i [31:20] == (* src = "./riscv_csr.v:150.77-150.110" *) 12'h180;
  assign _0052_ = _0032_ == (* src = "./riscv_csr.v:239.9-239.51" *) 32'd115;
  assign _0053_ = _0033_ == (* src = "./riscv_csr.v:244.14-244.60" *) 32'd2097267;
  assign _0054_ = _0034_ == (* src = "./riscv_csr.v:246.14-246.60" *) 32'd1048691;
  assign _0055_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:104.28-104.95" *) _0037_;
  assign _0056_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:105.28-105.98" *) _0038_;
  assign _0057_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:106.28-106.100" *) _0039_;
  assign _0058_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:108.28-108.93" *) _0040_;
  assign _0059_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:109.28-109.93" *) _0041_;
  assign _0060_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:110.28-110.93" *) _0042_;
  assign _0061_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:111.28-111.92" *) _0043_;
  assign _0062_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:112.28-112.92" *) _0044_;
  assign _0063_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:113.28-113.92" *) _0045_;
  assign _0064_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:114.28-114.103" *) _0046_;
  assign _0065_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:115.28-115.90" *) _0047_;
  assign _0066_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:116.28-116.100" *) _0048_;
  assign _0067_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:117.28-117.92" *) _0049_;
  assign _0068_ = \u_csr.opcode_valid_i  && (* src = "./riscv_csr.v:150.23-150.57" *) _0074_;
  assign _0069_ = _0068_ && (* src = "./riscv_csr.v:150.23-150.72" *) \u_csr.csr_write_r ;
  assign _0070_ = _0069_ && (* src = "./riscv_csr.v:150.23-150.111" *) _0051_;
  assign _0071_ = \u_csr.eret_w  && (* src = "./riscv_csr.v:217.40-217.80" *) _0082_;
  assign _0072_ = _0075_ && (* src = "./riscv_csr.v:229.24-229.56" *) _0084_;
  assign _0073_ = \u_csr.set_r  && (* src = "./riscv_csr.v:257.9-257.23" *) \u_csr.clr_r ;
  assign _0074_ = \u_csr.set_r  || (* src = "./riscv_csr.v:150.42-150.56" *) \u_csr.clr_r ;
  assign _0075_ = \u_csr.set_r  || (* src = "./riscv_csr.v:229.25-229.39" *) \u_csr.clr_r ;
  assign _0076_ = \u_csr.opcode_invalid_i  || (* src = "./riscv_csr.v:233.9-233.40" *) \u_csr.csr_fault_r ;
  assign _0077_ = _0076_ || (* src = "./riscv_csr.v:233.9-233.56" *) \u_csr.eret_fault_w ;
  assign _0078_ = \u_csr.opcode_invalid_i  || (* src = "./riscv_csr.v:248.14-248.45" *) \u_csr.csr_fault_r ;
  assign _0079_ = \u_csr.satp_update_w  || (* src = "./riscv_csr.v:251.14-251.39" *) \u_csr.ifence_w ;
  assign _0080_ = _0079_ || (* src = "./riscv_csr.v:251.14-251.51" *) \u_csr.sfence_w ;
  assign _0081_ = \u_csr.satp_update_w  || (* src = "./riscv_csr.v:299.20-299.45" *) \u_csr.sfence_w ;
  assign _0082_ = \u_csr.current_priv_w  < (* src = "./riscv_csr.v:217.51-217.79" *) \u_csr.eret_priv_w ;
  assign _0083_ = \u_csr.opcode_ra_idx_i  != (* src = "./riscv_csr.v:139.24-139.47" *) 5'h00;
  assign _0084_ = ~ (* src = "./riscv_csr.v:229.44-229.56" *) \u_csr.csr_fault_r ;
  assign _0085_ = ~ (* src = "./riscv_csr.v:262.41-262.48" *) \u_csr.data_r ;
  assign _0086_ = ~ (* src = "./riscv_csr.v:286.45-286.65" *) \u_csr.interrupt_inhibit_i ;
  assign _0087_ = \u_csr.csrrw_w  | (* src = "./riscv_csr.v:134.23-134.40" *) \u_csr.csrrs_w ;
  assign _0088_ = _0087_ | (* src = "./riscv_csr.v:134.23-134.51" *) \u_csr.csrrwi_w ;
  assign _0089_ = _0088_ | (* src = "./riscv_csr.v:134.23-134.62" *) \u_csr.csrrsi_w ;
  assign _0090_ = \u_csr.csrrw_w  | (* src = "./riscv_csr.v:135.23-135.40" *) \u_csr.csrrc_w ;
  assign _0091_ = _0090_ | (* src = "./riscv_csr.v:135.23-135.51" *) \u_csr.csrrwi_w ;
  assign _0092_ = _0091_ | (* src = "./riscv_csr.v:135.23-135.62" *) \u_csr.csrrci_w ;
  assign _0093_ = _0083_ | (* src = "./riscv_csr.v:139.23-139.58" *) \u_csr.csrrw_w ;
  assign _0094_ = _0093_ | (* src = "./riscv_csr.v:139.23-139.69" *) \u_csr.csrrwi_w ;
  assign _0095_ = \u_csr.csrrwi_w  | (* src = "./riscv_csr.v:141.24-142.32" *) \u_csr.csrrsi_w ;
  assign _0096_ = _0095_ | (* src = "./riscv_csr.v:141.24-143.32" *) \u_csr.csrrci_w ;
  assign _0097_ = \u_csr.csr_rdata_w  | (* src = "./riscv_csr.v:260.27-260.47" *) \u_csr.data_r ;
  assign _0098_ = | (* src = "./riscv_csr.v:286.29-286.41" *) \u_csr.interrupt_w ;
  assign _0099_ = _0096_ ? (* src = "./riscv_csr.v:141.23-144.75" *) { 27'h0000000, \u_csr.opcode_ra_idx_i  } : \u_csr.opcode_ra_operand_i ;
  assign _0100_ = \u_csr.csr_writeback_write_i  ? (* src = "./riscv_csr.v:192.19-192.72" *) \u_csr.csr_writeback_waddr_i  : 12'h000;
  assign _0101_ = \u_csr.satp_reg_w [31] ? (* src = "./riscv_csr.v:342.31-342.69" *) \u_csr.current_priv_w  : 2'h3;
  assign _0102_ = \u_csr.status_reg_w [17] ? (* src = "./riscv_csr.v:347.27-347.82" *) \u_csr.status_reg_w [12:11] : \u_csr.current_priv_w ;
  assign _0299_ = \u_csr.u_csrfile.csr_mcycle_q  + (* src = "./riscv_csr_regfile.v:266.23-266.43" *) 32'd1;
  assign _0300_ = \u_csr.u_csrfile.csr_mcycle_h_q  + (* src = "./riscv_csr_regfile.v:557.27-557.49" *) 32'd1;
  assign _0301_ = \u_csr.u_csrfile.exception_pc_i  + (* src = "./riscv_csr_regfile.v:628.27-628.49" *) 32'd4;
  assign _0302_ = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_csr_regfile.v:146.28-146.49" *) \u_csr.u_csrfile.csr_mie_q ;
  assign _0303_ = \u_csr.u_csrfile.csr_mscratch_q  & (* src = "./riscv_csr_regfile.v:184.24-184.53" *) 32'd4294967295;
  assign _0304_ = \u_csr.u_csrfile.csr_mepc_q  & (* src = "./riscv_csr_regfile.v:185.28-185.53" *) 32'd4294967295;
  assign _0305_ = \u_csr.u_csrfile.csr_mtvec_q  & (* src = "./riscv_csr_regfile.v:186.27-186.53" *) 32'd4294967295;
  assign _0306_ = \u_csr.u_csrfile.csr_mcause_q  & (* src = "./riscv_csr_regfile.v:187.26-187.53" *) 32'd2147483663;
  assign _0307_ = \u_csr.u_csrfile.csr_mtval_q  & (* src = "./riscv_csr_regfile.v:188.27-188.53" *) 32'd4294967295;
  assign _0308_ = \u_csr.u_csrfile.csr_sr_q  & (* src = "./riscv_csr_regfile.v:189.25-189.48" *) 32'd4294967295;
  assign _0309_ = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_csr_regfile.v:190.29-190.156" *) 32'd2730;
  assign _0310_ = \u_csr.u_csrfile.csr_mie_q  & (* src = "./riscv_csr_regfile.v:191.29-191.156" *) 32'd2730;
  assign _0311_ = \u_csr.u_csrfile.exception_i  & (* src = "./riscv_csr_regfile.v:250.25-250.44" *) 6'h30;
  assign _0312_ = \u_csr.u_csrfile.exception_i  & (* src = "./riscv_csr_regfile.v:281.10-281.29" *) 6'h30;
  assign _0313_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:436.35-436.61" *) 32'd4294967295;
  assign _0314_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:437.39-437.65" *) 32'd4294967295;
  assign _0315_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:438.38-438.64" *) 32'd4294967295;
  assign _0316_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:439.37-439.63" *) 32'd2147483663;
  assign _0317_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:440.38-440.64" *) 32'd4294967295;
  assign _0318_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:441.36-441.62" *) 32'd4294967295;
  assign _0319_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:442.40-442.169" *) 32'd2730;
  assign _0320_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:443.40-443.169" *) 32'd2730;
  assign _0321_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:444.36-444.62" *) 32'd65535;
  assign _0322_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:445.36-445.62" *) 32'd65535;
  assign _0323_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:449.30-449.56" *) 32'd4294967295;
  assign _0324_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:453.39-453.65" *) 32'd4294967295;
  assign _0325_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:454.38-454.64" *) 32'd4294967295;
  assign _0326_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:455.37-455.63" *) 32'd2147483663;
  assign _0327_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:456.38-456.64" *) 32'd4294967295;
  assign _0328_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:457.39-457.65" *) 32'd4294967295;
  assign _0329_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:458.35-458.61" *) 32'd4294967295;
  assign _0330_ = \u_csr.u_csrfile.csr_sr_q  & (* src = "./riscv_csr_regfile.v:459.37-459.115" *) 32'd4294704844;
  assign _0331_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:459.120-459.200" *) 32'd262451;
  assign _0332_ = \u_csr.u_csrfile.csr_mip_q  & (* src = "./riscv_csr_regfile.v:460.41-460.86" *) 32'd4294966749;
  assign _0333_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:460.91-460.137" *) 32'd546;
  assign _0334_ = \u_csr.u_csrfile.csr_mie_q  & (* src = "./riscv_csr_regfile.v:461.41-461.86" *) 32'd4294966749;
  assign _0335_ = \u_csr.u_csrfile.csr_wdata_i  & (* src = "./riscv_csr_regfile.v:461.91-461.137" *) 32'd546;
  assign _0336_ = \u_csr.u_csrfile.csr_raddr_i  == (* src = "./riscv_csr_regfile.v:167.24-167.46" *) 12'h344;
  assign _0337_ = \u_csr.u_csrfile.csr_raddr_i  == (* src = "./riscv_csr_regfile.v:167.65-167.87" *) 12'h144;
  assign _0338_ = \u_csr.u_csrfile.csr_waddr_i  == (* src = "./riscv_csr_regfile.v:169.10-169.32" *) 12'h344;
  assign _0339_ = \u_csr.u_csrfile.csr_waddr_i  == (* src = "./riscv_csr_regfile.v:169.36-169.58" *) 12'h144;
  assign _0340_ = \u_csr.u_csrfile.csr_raddr_i  == (* src = "./riscv_csr_regfile.v:172.35-172.57" *) 12'h344;
  assign _0341_ = \u_csr.u_csrfile.csr_raddr_i  == (* src = "./riscv_csr_regfile.v:172.75-172.97" *) 12'h144;
  assign _0342_ = _0311_ == (* src = "./riscv_csr_regfile.v:250.24-250.54" *) 6'h10;
  assign _0343_ = _0312_ == (* src = "./riscv_csr_regfile.v:281.9-281.39" *) 6'h20;
  assign _0344_ = \u_csr.u_csrfile.irq_priv_q  == (* src = "./riscv_csr_regfile.v:284.13-284.31" *) 2'h3;
  assign _0345_ = \u_csr.u_csrfile.csr_mpriv_q  == (* src = "./riscv_csr_regfile.v:313.29-313.48" *) 2'h1;
  assign _0346_ = \u_csr.u_csrfile.exception_i [1:0] == (* src = "./riscv_csr_regfile.v:338.13-338.37" *) 2'h3;
  assign _0347_ = \u_csr.u_csrfile.csr_mpriv_q  == (* src = "./riscv_csr_regfile.v:369.25-369.44" *) 2'h1;
  assign _0348_ = \u_csr.u_csrfile.csr_mcycle_q  == (* src = "./riscv_csr_regfile.v:475.29-475.59" *) \u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0349_ = \u_csr.u_csrfile.csr_mcycle_q  == (* src = "./riscv_csr_regfile.v:556.9-556.37" *) 32'd4294967295;
  assign _0350_ = \u_csr.u_csrfile.exception_i  == (* src = "./riscv_csr_regfile.v:591.9-591.29" *) 6'h20;
  assign _0351_ = \u_csr.u_csrfile.irq_priv_q  == (* src = "./riscv_csr_regfile.v:594.28-594.46" *) 2'h3;
  assign _0352_ = \u_csr.u_csrfile.exception_i [1:0] == (* src = "./riscv_csr_regfile.v:600.13-600.37" *) 2'h3;
  assign _0353_ = \u_csr.u_csrfile.exception_i  == (* src = "./riscv_csr_regfile.v:625.14-625.34" *) 6'h34;
  assign _0354_ = \u_csr.u_csrfile.exception_i  >= (* src = "./riscv_csr_regfile.v:335.14-335.34" *) 6'h30;
  assign _0355_ = \u_csr.u_csrfile.exception_i  >= (* src = "./riscv_csr_regfile.v:597.14-597.34" *) 6'h30;
  assign _0356_ = \u_csr.u_csrfile.exception_i  <= (* src = "./riscv_csr_regfile.v:335.38-335.58" *) 6'h33;
  assign _0357_ = \u_csr.u_csrfile.exception_i  <= (* src = "./riscv_csr_regfile.v:597.38-597.58" *) 6'h33;
  assign _0358_ = \u_csr.u_csrfile.csr_ren_i  && (* src = "./riscv_csr_regfile.v:167.11-167.46" *) _0336_;
  assign _0359_ = \u_csr.u_csrfile.csr_ren_i  && (* src = "./riscv_csr_regfile.v:167.52-167.87" *) _0337_;
  assign _0360_ = \u_csr.u_csrfile.csr_ren_i  && (* src = "./riscv_csr_regfile.v:172.22-172.57" *) _0340_;
  assign _0361_ = \u_csr.u_csrfile.csr_ren_i  && (* src = "./riscv_csr_regfile.v:172.62-172.97" *) _0341_;
  assign _0362_ = _0354_ && (* src = "./riscv_csr_regfile.v:335.14-335.58" *) _0356_;
  assign _0363_ = \u_csr.u_csrfile.is_exception_w  && (* src = "./riscv_csr_regfile.v:365.14-365.45" *) \u_csr.u_csrfile.exception_s_w ;
  assign _0364_ = \u_csr.u_csrfile.ext_intr_i  && (* src = "./riscv_csr_regfile.v:469.9-469.43" *) \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0365_ = \u_csr.u_csrfile.ext_intr_i  && (* src = "./riscv_csr_regfile.v:470.9-470.43" *) _0374_;
  assign _0366_ = \u_csr.u_csrfile.timer_intr_i  && (* src = "./riscv_csr_regfile.v:471.9-471.42" *) \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0367_ = \u_csr.u_csrfile.timer_intr_i  && (* src = "./riscv_csr_regfile.v:472.9-472.42" *) _0375_;
  assign _0368_ = $signed(32'd1) && (* src = "./riscv_csr_regfile.v:475.9-475.59" *) _0348_;
  assign _0369_ = _0355_ && (* src = "./riscv_csr_regfile.v:597.14-597.58" *) _0357_;
  assign _0370_ = \u_csr.u_csrfile.is_exception_w  && (* src = "./riscv_csr_regfile.v:613.14-613.45" *) \u_csr.u_csrfile.exception_s_w ;
  assign _0371_ = _0358_ || (* src = "./riscv_csr_regfile.v:167.10-167.88" *) _0359_;
  assign _0372_ = _0338_ || (* src = "./riscv_csr_regfile.v:169.10-169.58" *) _0339_;
  assign _0373_ = _0372_ || (* src = "./riscv_csr_regfile.v:169.10-169.76" *) _0383_;
  assign _0374_ = ~ (* src = "./riscv_csr_regfile.v:470.25-470.43" *) \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0375_ = ~ (* src = "./riscv_csr_regfile.v:472.25-472.42" *) \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0376_ = _0360_ | (* src = "./riscv_csr_regfile.v:172.21-172.98" *) _0361_;
  assign _0377_ = _0376_ | (* src = "./riscv_csr_regfile.v:172.21-172.114" *) \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0378_ = _0330_ | (* src = "./riscv_csr_regfile.v:459.36-459.201" *) _0331_;
  assign _0379_ = _0332_ | (* src = "./riscv_csr_regfile.v:460.40-460.138" *) _0333_;
  assign _0380_ = _0334_ | (* src = "./riscv_csr_regfile.v:461.40-461.138" *) _0335_;
  assign _0381_ = _0168_ | (* src = "./riscv_csr_regfile.v:484.17-484.43" *) { \u_csr.u_csrfile.csr_mip_next_q [31:12], _0193_, \u_csr.u_csrfile.csr_mip_next_q [10], _0167_, \u_csr.u_csrfile.csr_mip_next_q [8], _0278_, \u_csr.u_csrfile.csr_mip_next_q [6], _0259_, \u_csr.u_csrfile.csr_mip_next_q [4:0] };
  assign _0382_ = | (* src = "./riscv_csr_regfile.v:156.10-156.23" *) \u_csr.u_csrfile.irq_masked_r ;
  assign _0383_ = | (* src = "./riscv_csr_regfile.v:169.63-169.75" *) \u_csr.u_csrfile.exception_i ;
  assign _0384_ = \u_csr.u_csrfile.csr_sr_q [3] ? (* src = "./riscv_csr_regfile.v:147.27-147.62" *) _0302_ : 32'd0;
  assign _0385_ = \u_csr.u_csrfile.csr_sr_q [8] ? (* src = "./riscv_csr_regfile.v:354.36-354.61" *) 2'h1 : 2'h0;
  assign _0386_ = \u_csr.u_csrfile.buffer_mip_w  ? (* src = "./riscv_csr_regfile.v:553.27-553.64" *) \u_csr.u_csrfile.csr_mip_next_r  : 32'd0;
  assign _0387_ = _0351_ ? (* src = "./riscv_csr_regfile.v:594.27-594.75" *) \u_csr.u_csrfile.csr_mtvec_q  : \u_csr.u_csrfile.csr_stvec_q ;
  assign _0388_ = \u_decode.fetch_in_fault_page_i  | (* src = "./riscv_decode.v:134.37-134.83" *) \u_decode.fetch_in_fault_fetch_i ;
  assign _0389_ = \u_decode.fetch_in_fault_fetch_i  | (* src = "./riscv_decode.v:140.25-140.71" *) \u_decode.fetch_in_fault_page_i ;
  assign _0390_ = _0388_ ? (* src = "./riscv_decode.v:134.36-134.111" *) 32'd0 : \u_decode.fetch_in_instr_i ;
  assign _0391_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:100.23-100.46" *) 32'd4294967295;
  assign _0392_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:101.23-101.46" *) 32'd4294967295;
  assign _0393_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:102.23-102.46" *) 32'd3489660927;
  assign _0394_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:103.23-103.42" *) 32'd28799;
  assign _0395_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:104.23-104.42" *) 32'd28799;
  assign _0396_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:105.23-105.42" *) 32'd28799;
  assign _0397_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:106.23-106.42" *) 32'd28799;
  assign _0398_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:107.23-107.42" *) 32'd28799;
  assign _0399_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:108.23-108.42" *) 32'd28799;
  assign _0400_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:109.23-109.46" *) 32'd4294938623;
  assign _0401_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:110.23-110.42" *) 32'd28799;
  assign _0402_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:111.23-111.42" *) 32'd28799;
  assign _0403_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:112.23-112.46" *) 32'd4261445631;
  assign _0404_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:113.42-113.65" *) 32'd4261441663;
  assign _0405_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:114.42-114.65" *) 32'd4261441663;
  assign _0406_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:115.42-115.65" *) 32'd4261441663;
  assign _0407_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:116.42-116.65" *) 32'd4261441663;
  assign _0408_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:117.42-117.65" *) 32'd4261441663;
  assign _0409_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:118.42-118.65" *) 32'd4261441663;
  assign _0410_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:119.42-119.65" *) 32'd4261441663;
  assign _0411_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:120.42-120.65" *) 32'd4261441663;
  assign _0412_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:124.23-124.42" *) 32'd28799;
  assign _0413_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:125.23-125.40" *) 32'd127;
  assign _0414_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:126.23-126.40" *) 32'd127;
  assign _0415_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:127.23-127.40" *) 32'd127;
  assign _0416_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:128.23-128.42" *) 32'd28799;
  assign _0417_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:129.23-129.46" *) 32'd4227887231;
  assign _0418_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:130.23-130.42" *) 32'd28799;
  assign _0419_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:131.23-131.42" *) 32'd28799;
  assign _0420_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:132.23-132.42" *) 32'd28799;
  assign _0421_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:133.23-133.46" *) 32'd4227887231;
  assign _0422_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:134.23-134.46" *) 32'd4227887231;
  assign _0423_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:135.23-135.42" *) 32'd28799;
  assign _0424_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:136.23-136.42" *) 32'd28799;
  assign _0425_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:137.23-137.46" *) 32'd4261441663;
  assign _0426_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:138.23-138.46" *) 32'd4261441663;
  assign _0427_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:139.23-139.46" *) 32'd4261441663;
  assign _0428_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:140.23-140.46" *) 32'd4261441663;
  assign _0429_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:141.23-141.46" *) 32'd4261441663;
  assign _0430_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:142.23-142.46" *) 32'd4261441663;
  assign _0431_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:143.23-143.46" *) 32'd4261441663;
  assign _0432_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:144.23-144.46" *) 32'd4261441663;
  assign _0433_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:145.23-145.46" *) 32'd4261441663;
  assign _0434_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:146.23-146.46" *) 32'd4261441663;
  assign _0435_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:147.23-147.42" *) 32'd28799;
  assign _0436_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:148.23-148.42" *) 32'd28799;
  assign _0437_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:149.23-149.42" *) 32'd28799;
  assign _0438_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:150.23-150.42" *) 32'd28799;
  assign _0439_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:151.23-151.42" *) 32'd28799;
  assign _0440_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:152.23-152.42" *) 32'd28799;
  assign _0441_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:153.23-153.46" *) 32'd4261441663;
  assign _0442_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:154.23-154.46" *) 32'd4261441663;
  assign _0443_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:155.23-155.46" *) 32'd4261441663;
  assign _0444_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:156.23-156.46" *) 32'd4261441663;
  assign _0445_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:157.23-157.46" *) 32'd4261441663;
  assign _0446_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:158.23-158.46" *) 32'd4261441663;
  assign _0447_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:159.23-159.46" *) 32'd4261441663;
  assign _0448_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:160.23-160.46" *) 32'd4261441663;
  assign _0449_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:161.23-161.42" *) 32'd28799;
  assign _0450_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:162.23-162.42" *) 32'd28799;
  assign _0451_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:163.23-163.42" *) 32'd28799;
  assign _0452_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:164.23-164.42" *) 32'd28799;
  assign _0453_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:165.23-165.42" *) 32'd28799;
  assign _0454_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:166.23-166.42" *) 32'd28799;
  assign _0455_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:168.23-168.42" *) 32'd28799;
  assign _0456_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:169.23-169.42" *) 32'd28799;
  assign _0457_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:170.23-170.42" *) 32'd28799;
  assign _0458_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:171.23-171.42" *) 32'd28799;
  assign _0459_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:172.23-172.42" *) 32'd28799;
  assign _0460_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:173.23-173.42" *) 32'd28799;
  assign _0461_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:174.23-174.46" *) 32'd4227887231;
  assign _0462_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:175.23-175.46" *) 32'd4227887231;
  assign _0463_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:176.23-176.46" *) 32'd4227887231;
  assign _0464_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:177.23-177.40" *) 32'd127;
  assign _0465_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:178.23-178.40" *) 32'd127;
  assign _0466_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:179.23-179.46" *) 32'd4261441663;
  assign _0467_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:180.23-180.46" *) 32'd4261441663;
  assign _0468_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:181.23-181.46" *) 32'd4261441663;
  assign _0469_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:182.23-182.46" *) 32'd4261441663;
  assign _0470_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:183.23-183.46" *) 32'd4261441663;
  assign _0471_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:184.23-184.46" *) 32'd4261441663;
  assign _0472_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:185.23-185.46" *) 32'd4261441663;
  assign _0473_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:186.23-186.46" *) 32'd4261441663;
  assign _0474_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:187.23-187.46" *) 32'd4261441663;
  assign _0475_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:188.23-188.46" *) 32'd4261441663;
  assign _0476_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:190.23-190.42" *) 32'd28799;
  assign _0477_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:191.23-191.42" *) 32'd28799;
  assign _0478_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:192.23-192.42" *) 32'd28799;
  assign _0479_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:193.23-193.42" *) 32'd28799;
  assign _0480_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:194.23-194.42" *) 32'd28799;
  assign _0481_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:195.23-195.42" *) 32'd28799;
  assign _0482_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:196.23-196.42" *) 32'd28799;
  assign _0483_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:197.23-197.42" *) 32'd28799;
  assign _0484_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:198.23-198.42" *) 32'd28799;
  assign _0485_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:200.23-200.40" *) 32'd127;
  assign _0486_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:201.23-201.42" *) 32'd28799;
  assign _0487_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:202.23-202.42" *) 32'd28799;
  assign _0488_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:203.23-203.42" *) 32'd28799;
  assign _0489_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:204.23-204.42" *) 32'd28799;
  assign _0490_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:205.23-205.42" *) 32'd28799;
  assign _0491_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:206.23-206.42" *) 32'd28799;
  assign _0492_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:207.23-207.42" *) 32'd28799;
  assign _0493_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:210.24-210.47" *) 32'd4261441663;
  assign _0494_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:211.23-211.46" *) 32'd4261441663;
  assign _0495_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:212.23-212.46" *) 32'd4261441663;
  assign _0496_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:213.23-213.46" *) 32'd4261441663;
  assign _0497_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:216.24-216.47" *) 32'd4261441663;
  assign _0498_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:217.23-217.46" *) 32'd4261441663;
  assign _0499_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:218.23-218.46" *) 32'd4261441663;
  assign _0500_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:219.23-219.46" *) 32'd4261441663;
  assign _0501_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:221.23-221.46" *) 32'd4294967295;
  assign _0502_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:222.23-222.46" *) 32'd4294967295;
  assign _0503_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:223.23-223.46" *) 32'd3489660927;
  assign _0504_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:224.23-224.42" *) 32'd28799;
  assign _0505_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:225.23-225.42" *) 32'd28799;
  assign _0506_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:226.23-226.42" *) 32'd28799;
  assign _0507_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:227.23-227.42" *) 32'd28799;
  assign _0508_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:228.23-228.42" *) 32'd28799;
  assign _0509_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:229.23-229.42" *) 32'd28799;
  assign _0510_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:230.23-230.46" *) 32'd4294938623;
  assign _0511_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:231.23-231.42" *) 32'd28799;
  assign _0512_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:232.23-232.42" *) 32'd28799;
  assign _0513_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:233.23-233.46" *) 32'd4261445631;
  assign _0514_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:62.24-62.43" *) 32'd28799;
  assign _0515_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:63.23-63.42" *) 32'd28799;
  assign _0516_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:64.23-64.42" *) 32'd28799;
  assign _0517_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:65.23-65.42" *) 32'd28799;
  assign _0518_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:66.23-66.42" *) 32'd28799;
  assign _0519_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:67.23-67.42" *) 32'd28799;
  assign _0520_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:68.23-68.46" *) 32'd4227887231;
  assign _0521_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:69.23-69.46" *) 32'd4227887231;
  assign _0522_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:70.23-70.46" *) 32'd4227887231;
  assign _0523_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:71.23-71.40" *) 32'd127;
  assign _0524_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:72.23-72.40" *) 32'd127;
  assign _0525_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:73.23-73.46" *) 32'd4261441663;
  assign _0526_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:74.23-74.46" *) 32'd4261441663;
  assign _0527_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:75.23-75.46" *) 32'd4261441663;
  assign _0528_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:76.23-76.46" *) 32'd4261441663;
  assign _0529_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:77.23-77.46" *) 32'd4261441663;
  assign _0530_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:78.23-78.46" *) 32'd4261441663;
  assign _0531_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:79.23-79.46" *) 32'd4261441663;
  assign _0532_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:80.23-80.46" *) 32'd4261441663;
  assign _0533_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:81.23-81.46" *) 32'd4261441663;
  assign _0534_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:82.23-82.46" *) 32'd4261441663;
  assign _0535_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:83.23-83.40" *) 32'd127;
  assign _0536_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:84.23-84.42" *) 32'd28799;
  assign _0537_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:85.23-85.42" *) 32'd28799;
  assign _0538_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:86.23-86.42" *) 32'd28799;
  assign _0539_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:87.23-87.42" *) 32'd28799;
  assign _0540_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:88.23-88.42" *) 32'd28799;
  assign _0541_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:89.23-89.42" *) 32'd28799;
  assign _0542_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:90.23-90.42" *) 32'd28799;
  assign _0543_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:91.23-91.42" *) 32'd28799;
  assign _0544_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:92.23-92.42" *) 32'd28799;
  assign _0545_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:93.23-93.42" *) 32'd28799;
  assign _0546_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:94.23-94.42" *) 32'd28799;
  assign _0547_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:95.23-95.42" *) 32'd28799;
  assign _0548_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:96.23-96.42" *) 32'd28799;
  assign _0549_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:97.23-97.42" *) 32'd28799;
  assign _0550_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:98.23-98.42" *) 32'd28799;
  assign _0551_ = \u_decode.genblk1.u_dec.opcode_i  & (* src = "./riscv_decoder.v:99.23-99.42" *) 32'd28799;
  assign _0552_ = _0391_ == (* src = "./riscv_decoder.v:100.22-100.57" *) 32'd115;
  assign _0553_ = _0392_ == (* src = "./riscv_decoder.v:101.22-101.61" *) 32'd1048691;
  assign _0554_ = _0393_ == (* src = "./riscv_decoder.v:102.22-102.61" *) 32'd2097267;
  assign _0555_ = _0394_ == (* src = "./riscv_decoder.v:103.22-103.55" *) 32'd4211;
  assign _0556_ = _0395_ == (* src = "./riscv_decoder.v:104.22-104.55" *) 32'd8307;
  assign _0557_ = _0396_ == (* src = "./riscv_decoder.v:105.22-105.55" *) 32'd12403;
  assign _0558_ = _0397_ == (* src = "./riscv_decoder.v:106.22-106.55" *) 32'd20595;
  assign _0559_ = _0398_ == (* src = "./riscv_decoder.v:107.22-107.55" *) 32'd24691;
  assign _0560_ = _0399_ == (* src = "./riscv_decoder.v:108.22-108.55" *) 32'd28787;
  assign _0561_ = _0400_ == (* src = "./riscv_decoder.v:109.22-109.63" *) 32'd273678451;
  assign _0562_ = _0401_ == (* src = "./riscv_decoder.v:110.22-110.52" *) 32'd15;
  assign _0563_ = _0402_ == (* src = "./riscv_decoder.v:111.22-111.55" *) 32'd4111;
  assign _0564_ = _0403_ == (* src = "./riscv_decoder.v:112.22-112.63" *) 32'd301990003;
  assign _0565_ = _0404_ == (* src = "./riscv_decoder.v:113.41-113.81" *) 32'd33554483;
  assign _0566_ = _0405_ == (* src = "./riscv_decoder.v:114.41-114.81" *) 32'd33558579;
  assign _0567_ = _0406_ == (* src = "./riscv_decoder.v:115.41-115.81" *) 32'd33562675;
  assign _0568_ = _0407_ == (* src = "./riscv_decoder.v:116.41-116.81" *) 32'd33566771;
  assign _0569_ = _0408_ == (* src = "./riscv_decoder.v:117.41-117.81" *) 32'd33570867;
  assign _0570_ = _0409_ == (* src = "./riscv_decoder.v:118.41-118.81" *) 32'd33574963;
  assign _0571_ = _0410_ == (* src = "./riscv_decoder.v:119.41-119.81" *) 32'd33579059;
  assign _0572_ = _0411_ == (* src = "./riscv_decoder.v:120.41-120.81" *) 32'd33583155;
  assign _0573_ = _0412_ == (* src = "./riscv_decoder.v:124.22-124.53" *) 32'd103;
  assign _0574_ = _0413_ == (* src = "./riscv_decoder.v:125.22-125.51" *) 32'd111;
  assign _0575_ = _0414_ == (* src = "./riscv_decoder.v:126.22-126.51" *) 32'd55;
  assign _0576_ = _0415_ == (* src = "./riscv_decoder.v:127.22-127.51" *) 32'd23;
  assign _0577_ = _0416_ == (* src = "./riscv_decoder.v:128.22-128.53" *) 32'd19;
  assign _0578_ = _0417_ == (* src = "./riscv_decoder.v:129.22-129.59" *) 32'd4115;
  assign _0579_ = _0418_ == (* src = "./riscv_decoder.v:130.22-130.55" *) 32'd8211;
  assign _0580_ = _0419_ == (* src = "./riscv_decoder.v:131.22-131.55" *) 32'd12307;
  assign _0581_ = _0420_ == (* src = "./riscv_decoder.v:132.22-132.55" *) 32'd16403;
  assign _0582_ = _0421_ == (* src = "./riscv_decoder.v:133.22-133.59" *) 32'd20499;
  assign _0583_ = _0422_ == (* src = "./riscv_decoder.v:134.22-134.63" *) 32'd1073762323;
  assign _0584_ = _0423_ == (* src = "./riscv_decoder.v:135.22-135.55" *) 32'd24595;
  assign _0585_ = _0424_ == (* src = "./riscv_decoder.v:136.22-136.55" *) 32'd28691;
  assign _0586_ = _0425_ == (* src = "./riscv_decoder.v:137.22-137.57" *) 32'd51;
  assign _0587_ = _0426_ == (* src = "./riscv_decoder.v:138.22-138.63" *) 32'd1073741875;
  assign _0588_ = _0427_ == (* src = "./riscv_decoder.v:139.22-139.59" *) 32'd4147;
  assign _0589_ = _0428_ == (* src = "./riscv_decoder.v:140.22-140.59" *) 32'd8243;
  assign _0590_ = _0429_ == (* src = "./riscv_decoder.v:141.22-141.59" *) 32'd12339;
  assign _0591_ = _0430_ == (* src = "./riscv_decoder.v:142.22-142.59" *) 32'd16435;
  assign _0592_ = _0431_ == (* src = "./riscv_decoder.v:143.22-143.59" *) 32'd20531;
  assign _0593_ = _0432_ == (* src = "./riscv_decoder.v:144.22-144.63" *) 32'd1073762355;
  assign _0594_ = _0433_ == (* src = "./riscv_decoder.v:145.22-145.59" *) 32'd24627;
  assign _0595_ = _0434_ == (* src = "./riscv_decoder.v:146.22-146.59" *) 32'd28723;
  assign _0596_ = _0435_ == (* src = "./riscv_decoder.v:147.22-147.52" *) 32'd3;
  assign _0597_ = _0436_ == (* src = "./riscv_decoder.v:148.22-148.55" *) 32'd4099;
  assign _0598_ = _0437_ == (* src = "./riscv_decoder.v:149.22-149.55" *) 32'd8195;
  assign _0599_ = _0438_ == (* src = "./riscv_decoder.v:150.22-150.55" *) 32'd16387;
  assign _0600_ = _0439_ == (* src = "./riscv_decoder.v:151.22-151.55" *) 32'd20483;
  assign _0601_ = _0440_ == (* src = "./riscv_decoder.v:152.22-152.55" *) 32'd24579;
  assign _0602_ = _0441_ == (* src = "./riscv_decoder.v:153.22-153.62" *) 32'd33554483;
  assign _0603_ = _0442_ == (* src = "./riscv_decoder.v:154.22-154.62" *) 32'd33558579;
  assign _0604_ = _0443_ == (* src = "./riscv_decoder.v:155.22-155.62" *) 32'd33562675;
  assign _0605_ = _0444_ == (* src = "./riscv_decoder.v:156.22-156.62" *) 32'd33566771;
  assign _0606_ = _0445_ == (* src = "./riscv_decoder.v:157.22-157.62" *) 32'd33570867;
  assign _0607_ = _0446_ == (* src = "./riscv_decoder.v:158.22-158.62" *) 32'd33574963;
  assign _0608_ = _0447_ == (* src = "./riscv_decoder.v:159.22-159.62" *) 32'd33579059;
  assign _0609_ = _0448_ == (* src = "./riscv_decoder.v:160.22-160.62" *) 32'd33583155;
  assign _0610_ = _0449_ == (* src = "./riscv_decoder.v:161.22-161.55" *) 32'd4211;
  assign _0611_ = _0450_ == (* src = "./riscv_decoder.v:162.22-162.55" *) 32'd8307;
  assign _0612_ = _0451_ == (* src = "./riscv_decoder.v:163.22-163.55" *) 32'd12403;
  assign _0613_ = _0452_ == (* src = "./riscv_decoder.v:164.22-164.55" *) 32'd20595;
  assign _0614_ = _0453_ == (* src = "./riscv_decoder.v:165.22-165.55" *) 32'd24691;
  assign _0615_ = _0454_ == (* src = "./riscv_decoder.v:166.22-166.55" *) 32'd28787;
  assign _0616_ = _0455_ == (* src = "./riscv_decoder.v:168.22-168.55" *) 32'd28691;
  assign _0617_ = _0456_ == (* src = "./riscv_decoder.v:169.22-169.53" *) 32'd19;
  assign _0618_ = _0457_ == (* src = "./riscv_decoder.v:170.22-170.55" *) 32'd8211;
  assign _0619_ = _0458_ == (* src = "./riscv_decoder.v:171.22-171.55" *) 32'd12307;
  assign _0620_ = _0459_ == (* src = "./riscv_decoder.v:172.22-172.55" *) 32'd24595;
  assign _0621_ = _0460_ == (* src = "./riscv_decoder.v:173.22-173.55" *) 32'd16403;
  assign _0622_ = _0461_ == (* src = "./riscv_decoder.v:174.22-174.59" *) 32'd4115;
  assign _0623_ = _0462_ == (* src = "./riscv_decoder.v:175.22-175.59" *) 32'd20499;
  assign _0624_ = _0463_ == (* src = "./riscv_decoder.v:176.22-176.63" *) 32'd1073762323;
  assign _0625_ = _0464_ == (* src = "./riscv_decoder.v:177.22-177.51" *) 32'd55;
  assign _0626_ = _0465_ == (* src = "./riscv_decoder.v:178.22-178.51" *) 32'd23;
  assign _0627_ = _0466_ == (* src = "./riscv_decoder.v:179.22-179.57" *) 32'd51;
  assign _0628_ = _0467_ == (* src = "./riscv_decoder.v:180.22-180.63" *) 32'd1073741875;
  assign _0629_ = _0468_ == (* src = "./riscv_decoder.v:181.22-181.59" *) 32'd8243;
  assign _0630_ = _0469_ == (* src = "./riscv_decoder.v:182.22-182.59" *) 32'd12339;
  assign _0631_ = _0470_ == (* src = "./riscv_decoder.v:183.22-183.59" *) 32'd16435;
  assign _0632_ = _0471_ == (* src = "./riscv_decoder.v:184.22-184.59" *) 32'd24627;
  assign _0633_ = _0472_ == (* src = "./riscv_decoder.v:185.22-185.59" *) 32'd28723;
  assign _0634_ = _0473_ == (* src = "./riscv_decoder.v:186.22-186.59" *) 32'd4147;
  assign _0635_ = _0474_ == (* src = "./riscv_decoder.v:187.22-187.59" *) 32'd20531;
  assign _0636_ = _0475_ == (* src = "./riscv_decoder.v:188.22-188.63" *) 32'd1073762355;
  assign _0637_ = _0476_ == (* src = "./riscv_decoder.v:190.22-190.52" *) 32'd3;
  assign _0638_ = _0477_ == (* src = "./riscv_decoder.v:191.22-191.55" *) 32'd4099;
  assign _0639_ = _0478_ == (* src = "./riscv_decoder.v:192.22-192.55" *) 32'd8195;
  assign _0640_ = _0479_ == (* src = "./riscv_decoder.v:193.22-193.55" *) 32'd16387;
  assign _0641_ = _0480_ == (* src = "./riscv_decoder.v:194.22-194.55" *) 32'd20483;
  assign _0642_ = _0481_ == (* src = "./riscv_decoder.v:195.22-195.55" *) 32'd24579;
  assign _0643_ = _0482_ == (* src = "./riscv_decoder.v:196.22-196.53" *) 32'd35;
  assign _0644_ = _0483_ == (* src = "./riscv_decoder.v:197.22-197.55" *) 32'd4131;
  assign _0645_ = _0484_ == (* src = "./riscv_decoder.v:198.22-198.55" *) 32'd8227;
  assign _0646_ = _0485_ == (* src = "./riscv_decoder.v:200.22-200.51" *) 32'd111;
  assign _0647_ = _0486_ == (* src = "./riscv_decoder.v:201.22-201.53" *) 32'd103;
  assign _0648_ = _0487_ == (* src = "./riscv_decoder.v:202.22-202.53" *) 32'd99;
  assign _0649_ = _0488_ == (* src = "./riscv_decoder.v:203.22-203.55" *) 32'd4195;
  assign _0650_ = _0489_ == (* src = "./riscv_decoder.v:204.22-204.55" *) 32'd16483;
  assign _0651_ = _0490_ == (* src = "./riscv_decoder.v:205.22-205.55" *) 32'd20579;
  assign _0652_ = _0491_ == (* src = "./riscv_decoder.v:206.22-206.55" *) 32'd24675;
  assign _0653_ = _0492_ == (* src = "./riscv_decoder.v:207.22-207.55" *) 32'd28771;
  assign _0654_ = _0493_ == (* src = "./riscv_decoder.v:210.23-210.63" *) 32'd33554483;
  assign _0655_ = _0494_ == (* src = "./riscv_decoder.v:211.22-211.62" *) 32'd33558579;
  assign _0656_ = _0495_ == (* src = "./riscv_decoder.v:212.22-212.62" *) 32'd33562675;
  assign _0657_ = _0496_ == (* src = "./riscv_decoder.v:213.22-213.62" *) 32'd33566771;
  assign _0658_ = _0497_ == (* src = "./riscv_decoder.v:216.23-216.63" *) 32'd33570867;
  assign _0659_ = _0498_ == (* src = "./riscv_decoder.v:217.22-217.62" *) 32'd33574963;
  assign _0660_ = _0499_ == (* src = "./riscv_decoder.v:218.22-218.62" *) 32'd33579059;
  assign _0661_ = _0500_ == (* src = "./riscv_decoder.v:219.22-219.62" *) 32'd33583155;
  assign _0662_ = _0501_ == (* src = "./riscv_decoder.v:221.22-221.57" *) 32'd115;
  assign _0663_ = _0502_ == (* src = "./riscv_decoder.v:222.22-222.61" *) 32'd1048691;
  assign _0664_ = _0503_ == (* src = "./riscv_decoder.v:223.22-223.61" *) 32'd2097267;
  assign _0665_ = _0504_ == (* src = "./riscv_decoder.v:224.22-224.55" *) 32'd4211;
  assign _0666_ = _0505_ == (* src = "./riscv_decoder.v:225.22-225.55" *) 32'd8307;
  assign _0667_ = _0506_ == (* src = "./riscv_decoder.v:226.22-226.55" *) 32'd12403;
  assign _0668_ = _0507_ == (* src = "./riscv_decoder.v:227.22-227.55" *) 32'd20595;
  assign _0669_ = _0508_ == (* src = "./riscv_decoder.v:228.22-228.55" *) 32'd24691;
  assign _0670_ = _0509_ == (* src = "./riscv_decoder.v:229.22-229.55" *) 32'd28787;
  assign _0671_ = _0510_ == (* src = "./riscv_decoder.v:230.22-230.63" *) 32'd273678451;
  assign _0672_ = _0511_ == (* src = "./riscv_decoder.v:231.22-231.52" *) 32'd15;
  assign _0673_ = _0512_ == (* src = "./riscv_decoder.v:232.22-232.55" *) 32'd4111;
  assign _0674_ = _0513_ == (* src = "./riscv_decoder.v:233.22-233.63" *) 32'd301990003;
  assign _0675_ = _0514_ == (* src = "./riscv_decoder.v:62.23-62.56" *) 32'd28691;
  assign _0676_ = _0515_ == (* src = "./riscv_decoder.v:63.22-63.53" *) 32'd19;
  assign _0677_ = _0516_ == (* src = "./riscv_decoder.v:64.22-64.55" *) 32'd8211;
  assign _0678_ = _0517_ == (* src = "./riscv_decoder.v:65.22-65.55" *) 32'd12307;
  assign _0679_ = _0518_ == (* src = "./riscv_decoder.v:66.22-66.55" *) 32'd24595;
  assign _0680_ = _0519_ == (* src = "./riscv_decoder.v:67.22-67.55" *) 32'd16403;
  assign _0681_ = _0520_ == (* src = "./riscv_decoder.v:68.22-68.59" *) 32'd4115;
  assign _0682_ = _0521_ == (* src = "./riscv_decoder.v:69.22-69.59" *) 32'd20499;
  assign _0683_ = _0522_ == (* src = "./riscv_decoder.v:70.22-70.63" *) 32'd1073762323;
  assign _0684_ = _0523_ == (* src = "./riscv_decoder.v:71.22-71.51" *) 32'd55;
  assign _0685_ = _0524_ == (* src = "./riscv_decoder.v:72.22-72.51" *) 32'd23;
  assign _0686_ = _0525_ == (* src = "./riscv_decoder.v:73.22-73.57" *) 32'd51;
  assign _0687_ = _0526_ == (* src = "./riscv_decoder.v:74.22-74.63" *) 32'd1073741875;
  assign _0688_ = _0527_ == (* src = "./riscv_decoder.v:75.22-75.59" *) 32'd8243;
  assign _0689_ = _0528_ == (* src = "./riscv_decoder.v:76.22-76.59" *) 32'd12339;
  assign _0690_ = _0529_ == (* src = "./riscv_decoder.v:77.22-77.59" *) 32'd16435;
  assign _0691_ = _0530_ == (* src = "./riscv_decoder.v:78.22-78.59" *) 32'd24627;
  assign _0692_ = _0531_ == (* src = "./riscv_decoder.v:79.22-79.59" *) 32'd28723;
  assign _0693_ = _0532_ == (* src = "./riscv_decoder.v:80.22-80.59" *) 32'd4147;
  assign _0694_ = _0533_ == (* src = "./riscv_decoder.v:81.22-81.59" *) 32'd20531;
  assign _0695_ = _0534_ == (* src = "./riscv_decoder.v:82.22-82.63" *) 32'd1073762355;
  assign _0696_ = _0535_ == (* src = "./riscv_decoder.v:83.22-83.51" *) 32'd111;
  assign _0697_ = _0536_ == (* src = "./riscv_decoder.v:84.22-84.53" *) 32'd103;
  assign _0698_ = _0537_ == (* src = "./riscv_decoder.v:85.22-85.53" *) 32'd99;
  assign _0699_ = _0538_ == (* src = "./riscv_decoder.v:86.22-86.55" *) 32'd4195;
  assign _0700_ = _0539_ == (* src = "./riscv_decoder.v:87.22-87.55" *) 32'd16483;
  assign _0701_ = _0540_ == (* src = "./riscv_decoder.v:88.22-88.55" *) 32'd20579;
  assign _0702_ = _0541_ == (* src = "./riscv_decoder.v:89.22-89.55" *) 32'd24675;
  assign _0703_ = _0542_ == (* src = "./riscv_decoder.v:90.22-90.55" *) 32'd28771;
  assign _0704_ = _0543_ == (* src = "./riscv_decoder.v:91.22-91.52" *) 32'd3;
  assign _0705_ = _0544_ == (* src = "./riscv_decoder.v:92.22-92.55" *) 32'd4099;
  assign _0706_ = _0545_ == (* src = "./riscv_decoder.v:93.22-93.55" *) 32'd8195;
  assign _0707_ = _0546_ == (* src = "./riscv_decoder.v:94.22-94.55" *) 32'd16387;
  assign _0708_ = _0547_ == (* src = "./riscv_decoder.v:95.22-95.55" *) 32'd20483;
  assign _0709_ = _0548_ == (* src = "./riscv_decoder.v:96.22-96.55" *) 32'd24579;
  assign _0710_ = _0549_ == (* src = "./riscv_decoder.v:97.22-97.53" *) 32'd35;
  assign _0711_ = _0550_ == (* src = "./riscv_decoder.v:98.22-98.55" *) 32'd4131;
  assign _0712_ = _0551_ == (* src = "./riscv_decoder.v:99.22-99.55" *) 32'd8227;
  assign _0713_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:113.22-113.81" *) _0565_;
  assign _0714_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:114.22-114.81" *) _0566_;
  assign _0715_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:115.22-115.81" *) _0567_;
  assign _0716_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:116.22-116.81" *) _0568_;
  assign _0717_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:117.22-117.81" *) _0569_;
  assign _0718_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:118.22-118.81" *) _0570_;
  assign _0719_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:119.22-119.81" *) _0571_;
  assign _0720_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:120.22-120.81" *) _0572_;
  assign _0721_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:209.21-213.64" *) _0803_;
  assign _0722_ = \u_decode.genblk1.u_dec.enable_muldiv_i  && (* src = "./riscv_decoder.v:215.21-219.64" *) _0806_;
  assign _0723_ = \u_decode.genblk1.u_dec.valid_i  && (* src = "./riscv_decoder.v:61.21-120.83" *) _0879_;
  assign _0724_ = _0573_ || (* src = "./riscv_decoder.v:124.21-125.52" *) _0574_;
  assign _0725_ = _0724_ || (* src = "./riscv_decoder.v:124.21-126.52" *) _0575_;
  assign _0726_ = _0725_ || (* src = "./riscv_decoder.v:124.21-127.52" *) _0576_;
  assign _0727_ = _0726_ || (* src = "./riscv_decoder.v:124.21-128.54" *) _0577_;
  assign _0728_ = _0727_ || (* src = "./riscv_decoder.v:124.21-129.60" *) _0578_;
  assign _0729_ = _0728_ || (* src = "./riscv_decoder.v:124.21-130.56" *) _0579_;
  assign _0730_ = _0729_ || (* src = "./riscv_decoder.v:124.21-131.56" *) _0580_;
  assign _0731_ = _0730_ || (* src = "./riscv_decoder.v:124.21-132.56" *) _0581_;
  assign _0732_ = _0731_ || (* src = "./riscv_decoder.v:124.21-133.60" *) _0582_;
  assign _0733_ = _0732_ || (* src = "./riscv_decoder.v:124.21-134.64" *) _0583_;
  assign _0734_ = _0733_ || (* src = "./riscv_decoder.v:124.21-135.56" *) _0584_;
  assign _0735_ = _0734_ || (* src = "./riscv_decoder.v:124.21-136.56" *) _0585_;
  assign _0736_ = _0735_ || (* src = "./riscv_decoder.v:124.21-137.58" *) _0586_;
  assign _0737_ = _0736_ || (* src = "./riscv_decoder.v:124.21-138.64" *) _0587_;
  assign _0738_ = _0737_ || (* src = "./riscv_decoder.v:124.21-139.60" *) _0588_;
  assign _0739_ = _0738_ || (* src = "./riscv_decoder.v:124.21-140.60" *) _0589_;
  assign _0740_ = _0739_ || (* src = "./riscv_decoder.v:124.21-141.60" *) _0590_;
  assign _0741_ = _0740_ || (* src = "./riscv_decoder.v:124.21-142.60" *) _0591_;
  assign _0742_ = _0741_ || (* src = "./riscv_decoder.v:124.21-143.60" *) _0592_;
  assign _0743_ = _0742_ || (* src = "./riscv_decoder.v:124.21-144.64" *) _0593_;
  assign _0744_ = _0743_ || (* src = "./riscv_decoder.v:124.21-145.60" *) _0594_;
  assign _0745_ = _0744_ || (* src = "./riscv_decoder.v:124.21-146.60" *) _0595_;
  assign _0746_ = _0745_ || (* src = "./riscv_decoder.v:124.21-147.53" *) _0596_;
  assign _0747_ = _0746_ || (* src = "./riscv_decoder.v:124.21-148.56" *) _0597_;
  assign _0748_ = _0747_ || (* src = "./riscv_decoder.v:124.21-149.56" *) _0598_;
  assign _0749_ = _0748_ || (* src = "./riscv_decoder.v:124.21-150.56" *) _0599_;
  assign _0750_ = _0749_ || (* src = "./riscv_decoder.v:124.21-151.56" *) _0600_;
  assign _0751_ = _0750_ || (* src = "./riscv_decoder.v:124.21-152.56" *) _0601_;
  assign _0752_ = _0751_ || (* src = "./riscv_decoder.v:124.21-153.63" *) _0602_;
  assign _0753_ = _0752_ || (* src = "./riscv_decoder.v:124.21-154.63" *) _0603_;
  assign _0754_ = _0753_ || (* src = "./riscv_decoder.v:124.21-155.63" *) _0604_;
  assign _0755_ = _0754_ || (* src = "./riscv_decoder.v:124.21-156.63" *) _0605_;
  assign _0756_ = _0755_ || (* src = "./riscv_decoder.v:124.21-157.63" *) _0606_;
  assign _0757_ = _0756_ || (* src = "./riscv_decoder.v:124.21-158.63" *) _0607_;
  assign _0758_ = _0757_ || (* src = "./riscv_decoder.v:124.21-159.63" *) _0608_;
  assign _0759_ = _0758_ || (* src = "./riscv_decoder.v:124.21-160.63" *) _0609_;
  assign _0760_ = _0759_ || (* src = "./riscv_decoder.v:124.21-161.56" *) _0610_;
  assign _0761_ = _0760_ || (* src = "./riscv_decoder.v:124.21-162.56" *) _0611_;
  assign _0762_ = _0761_ || (* src = "./riscv_decoder.v:124.21-163.56" *) _0612_;
  assign _0763_ = _0762_ || (* src = "./riscv_decoder.v:124.21-164.56" *) _0613_;
  assign _0764_ = _0763_ || (* src = "./riscv_decoder.v:124.21-165.56" *) _0614_;
  assign _0765_ = _0764_ || (* src = "./riscv_decoder.v:124.21-166.56" *) _0615_;
  assign _0766_ = _0616_ || (* src = "./riscv_decoder.v:168.21-169.54" *) _0617_;
  assign _0767_ = _0766_ || (* src = "./riscv_decoder.v:168.21-170.56" *) _0618_;
  assign _0768_ = _0767_ || (* src = "./riscv_decoder.v:168.21-171.56" *) _0619_;
  assign _0769_ = _0768_ || (* src = "./riscv_decoder.v:168.21-172.56" *) _0620_;
  assign _0770_ = _0769_ || (* src = "./riscv_decoder.v:168.21-173.56" *) _0621_;
  assign _0771_ = _0770_ || (* src = "./riscv_decoder.v:168.21-174.60" *) _0622_;
  assign _0772_ = _0771_ || (* src = "./riscv_decoder.v:168.21-175.60" *) _0623_;
  assign _0773_ = _0772_ || (* src = "./riscv_decoder.v:168.21-176.64" *) _0624_;
  assign _0774_ = _0773_ || (* src = "./riscv_decoder.v:168.21-177.52" *) _0625_;
  assign _0775_ = _0774_ || (* src = "./riscv_decoder.v:168.21-178.52" *) _0626_;
  assign _0776_ = _0775_ || (* src = "./riscv_decoder.v:168.21-179.58" *) _0627_;
  assign _0777_ = _0776_ || (* src = "./riscv_decoder.v:168.21-180.64" *) _0628_;
  assign _0778_ = _0777_ || (* src = "./riscv_decoder.v:168.21-181.60" *) _0629_;
  assign _0779_ = _0778_ || (* src = "./riscv_decoder.v:168.21-182.60" *) _0630_;
  assign _0780_ = _0779_ || (* src = "./riscv_decoder.v:168.21-183.60" *) _0631_;
  assign _0781_ = _0780_ || (* src = "./riscv_decoder.v:168.21-184.60" *) _0632_;
  assign _0782_ = _0781_ || (* src = "./riscv_decoder.v:168.21-185.60" *) _0633_;
  assign _0783_ = _0782_ || (* src = "./riscv_decoder.v:168.21-186.60" *) _0634_;
  assign _0784_ = _0783_ || (* src = "./riscv_decoder.v:168.21-187.60" *) _0635_;
  assign _0785_ = _0784_ || (* src = "./riscv_decoder.v:168.21-188.64" *) _0636_;
  assign _0786_ = _0637_ || (* src = "./riscv_decoder.v:190.21-191.56" *) _0638_;
  assign _0787_ = _0786_ || (* src = "./riscv_decoder.v:190.21-192.56" *) _0639_;
  assign _0788_ = _0787_ || (* src = "./riscv_decoder.v:190.21-193.56" *) _0640_;
  assign _0789_ = _0788_ || (* src = "./riscv_decoder.v:190.21-194.56" *) _0641_;
  assign _0790_ = _0789_ || (* src = "./riscv_decoder.v:190.21-195.56" *) _0642_;
  assign _0791_ = _0790_ || (* src = "./riscv_decoder.v:190.21-196.54" *) _0643_;
  assign _0792_ = _0791_ || (* src = "./riscv_decoder.v:190.21-197.56" *) _0644_;
  assign _0793_ = _0792_ || (* src = "./riscv_decoder.v:190.21-198.56" *) _0645_;
  assign _0794_ = _0646_ || (* src = "./riscv_decoder.v:200.21-201.54" *) _0647_;
  assign _0795_ = _0794_ || (* src = "./riscv_decoder.v:200.21-202.54" *) _0648_;
  assign _0796_ = _0795_ || (* src = "./riscv_decoder.v:200.21-203.56" *) _0649_;
  assign _0797_ = _0796_ || (* src = "./riscv_decoder.v:200.21-204.56" *) _0650_;
  assign _0798_ = _0797_ || (* src = "./riscv_decoder.v:200.21-205.56" *) _0651_;
  assign _0799_ = _0798_ || (* src = "./riscv_decoder.v:200.21-206.56" *) _0652_;
  assign _0800_ = _0799_ || (* src = "./riscv_decoder.v:200.21-207.56" *) _0653_;
  assign _0801_ = _0654_ || (* src = "./riscv_decoder.v:210.22-211.63" *) _0655_;
  assign _0802_ = _0801_ || (* src = "./riscv_decoder.v:210.22-212.63" *) _0656_;
  assign _0803_ = _0802_ || (* src = "./riscv_decoder.v:210.22-213.63" *) _0657_;
  assign _0804_ = _0658_ || (* src = "./riscv_decoder.v:216.22-217.63" *) _0659_;
  assign _0805_ = _0804_ || (* src = "./riscv_decoder.v:216.22-218.63" *) _0660_;
  assign _0806_ = _0805_ || (* src = "./riscv_decoder.v:216.22-219.63" *) _0661_;
  assign _0807_ = _0662_ || (* src = "./riscv_decoder.v:221.21-222.62" *) _0663_;
  assign _0808_ = _0807_ || (* src = "./riscv_decoder.v:221.21-223.62" *) _0664_;
  assign _0809_ = _0808_ || (* src = "./riscv_decoder.v:221.21-224.56" *) _0665_;
  assign _0810_ = _0809_ || (* src = "./riscv_decoder.v:221.21-225.56" *) _0666_;
  assign _0811_ = _0810_ || (* src = "./riscv_decoder.v:221.21-226.56" *) _0667_;
  assign _0812_ = _0811_ || (* src = "./riscv_decoder.v:221.21-227.56" *) _0668_;
  assign _0813_ = _0812_ || (* src = "./riscv_decoder.v:221.21-228.56" *) _0669_;
  assign _0814_ = _0813_ || (* src = "./riscv_decoder.v:221.21-229.56" *) _0670_;
  assign _0815_ = _0814_ || (* src = "./riscv_decoder.v:221.21-230.64" *) _0671_;
  assign _0816_ = _0815_ || (* src = "./riscv_decoder.v:221.21-231.53" *) _0672_;
  assign _0817_ = _0816_ || (* src = "./riscv_decoder.v:221.21-232.56" *) _0673_;
  assign _0818_ = _0817_ || (* src = "./riscv_decoder.v:221.21-233.64" *) _0674_;
  assign _0819_ = _0818_ || (* src = "./riscv_decoder.v:221.21-234.30" *) \u_decode.genblk1.u_dec.invalid_w ;
  assign _0820_ = _0819_ || (* src = "./riscv_decoder.v:221.21-234.47" *) \u_decode.genblk1.u_dec.fetch_fault_i ;
  assign _0821_ = _0675_ || (* src = "./riscv_decoder.v:62.22-63.54" *) _0676_;
  assign _0822_ = _0821_ || (* src = "./riscv_decoder.v:62.22-64.56" *) _0677_;
  assign _0823_ = _0822_ || (* src = "./riscv_decoder.v:62.22-65.56" *) _0678_;
  assign _0824_ = _0823_ || (* src = "./riscv_decoder.v:62.22-66.56" *) _0679_;
  assign _0825_ = _0824_ || (* src = "./riscv_decoder.v:62.22-67.56" *) _0680_;
  assign _0826_ = _0825_ || (* src = "./riscv_decoder.v:62.22-68.60" *) _0681_;
  assign _0827_ = _0826_ || (* src = "./riscv_decoder.v:62.22-69.60" *) _0682_;
  assign _0828_ = _0827_ || (* src = "./riscv_decoder.v:62.22-70.64" *) _0683_;
  assign _0829_ = _0828_ || (* src = "./riscv_decoder.v:62.22-71.52" *) _0684_;
  assign _0830_ = _0829_ || (* src = "./riscv_decoder.v:62.22-72.52" *) _0685_;
  assign _0831_ = _0830_ || (* src = "./riscv_decoder.v:62.22-73.58" *) _0686_;
  assign _0832_ = _0831_ || (* src = "./riscv_decoder.v:62.22-74.64" *) _0687_;
  assign _0833_ = _0832_ || (* src = "./riscv_decoder.v:62.22-75.60" *) _0688_;
  assign _0834_ = _0833_ || (* src = "./riscv_decoder.v:62.22-76.60" *) _0689_;
  assign _0835_ = _0834_ || (* src = "./riscv_decoder.v:62.22-77.60" *) _0690_;
  assign _0836_ = _0835_ || (* src = "./riscv_decoder.v:62.22-78.60" *) _0691_;
  assign _0837_ = _0836_ || (* src = "./riscv_decoder.v:62.22-79.60" *) _0692_;
  assign _0838_ = _0837_ || (* src = "./riscv_decoder.v:62.22-80.60" *) _0693_;
  assign _0839_ = _0838_ || (* src = "./riscv_decoder.v:62.22-81.60" *) _0694_;
  assign _0840_ = _0839_ || (* src = "./riscv_decoder.v:62.22-82.64" *) _0695_;
  assign _0841_ = _0840_ || (* src = "./riscv_decoder.v:62.22-83.52" *) _0696_;
  assign _0842_ = _0841_ || (* src = "./riscv_decoder.v:62.22-84.54" *) _0697_;
  assign _0843_ = _0842_ || (* src = "./riscv_decoder.v:62.22-85.54" *) _0698_;
  assign _0844_ = _0843_ || (* src = "./riscv_decoder.v:62.22-86.56" *) _0699_;
  assign _0845_ = _0844_ || (* src = "./riscv_decoder.v:62.22-87.56" *) _0700_;
  assign _0846_ = _0845_ || (* src = "./riscv_decoder.v:62.22-88.56" *) _0701_;
  assign _0847_ = _0846_ || (* src = "./riscv_decoder.v:62.22-89.56" *) _0702_;
  assign _0848_ = _0847_ || (* src = "./riscv_decoder.v:62.22-90.56" *) _0703_;
  assign _0849_ = _0848_ || (* src = "./riscv_decoder.v:62.22-91.53" *) _0704_;
  assign _0850_ = _0849_ || (* src = "./riscv_decoder.v:62.22-92.56" *) _0705_;
  assign _0851_ = _0850_ || (* src = "./riscv_decoder.v:62.22-93.56" *) _0706_;
  assign _0852_ = _0851_ || (* src = "./riscv_decoder.v:62.22-94.56" *) _0707_;
  assign _0853_ = _0852_ || (* src = "./riscv_decoder.v:62.22-95.56" *) _0708_;
  assign _0854_ = _0853_ || (* src = "./riscv_decoder.v:62.22-96.56" *) _0709_;
  assign _0855_ = _0854_ || (* src = "./riscv_decoder.v:62.22-97.54" *) _0710_;
  assign _0856_ = _0855_ || (* src = "./riscv_decoder.v:62.22-98.56" *) _0711_;
  assign _0857_ = _0856_ || (* src = "./riscv_decoder.v:62.22-99.56" *) _0712_;
  assign _0858_ = _0857_ || (* src = "./riscv_decoder.v:62.22-100.58" *) _0552_;
  assign _0859_ = _0858_ || (* src = "./riscv_decoder.v:62.22-101.62" *) _0553_;
  assign _0860_ = _0859_ || (* src = "./riscv_decoder.v:62.22-102.62" *) _0554_;
  assign _0861_ = _0860_ || (* src = "./riscv_decoder.v:62.22-103.56" *) _0555_;
  assign _0862_ = _0861_ || (* src = "./riscv_decoder.v:62.22-104.56" *) _0556_;
  assign _0863_ = _0862_ || (* src = "./riscv_decoder.v:62.22-105.56" *) _0557_;
  assign _0864_ = _0863_ || (* src = "./riscv_decoder.v:62.22-106.56" *) _0558_;
  assign _0865_ = _0864_ || (* src = "./riscv_decoder.v:62.22-107.56" *) _0559_;
  assign _0866_ = _0865_ || (* src = "./riscv_decoder.v:62.22-108.56" *) _0560_;
  assign _0867_ = _0866_ || (* src = "./riscv_decoder.v:62.22-109.64" *) _0561_;
  assign _0868_ = _0867_ || (* src = "./riscv_decoder.v:62.22-110.53" *) _0562_;
  assign _0869_ = _0868_ || (* src = "./riscv_decoder.v:62.22-111.56" *) _0563_;
  assign _0870_ = _0869_ || (* src = "./riscv_decoder.v:62.22-112.64" *) _0564_;
  assign _0871_ = _0870_ || (* src = "./riscv_decoder.v:62.22-113.82" *) _0713_;
  assign _0872_ = _0871_ || (* src = "./riscv_decoder.v:62.22-114.82" *) _0714_;
  assign _0873_ = _0872_ || (* src = "./riscv_decoder.v:62.22-115.82" *) _0715_;
  assign _0874_ = _0873_ || (* src = "./riscv_decoder.v:62.22-116.82" *) _0716_;
  assign _0875_ = _0874_ || (* src = "./riscv_decoder.v:62.22-117.82" *) _0717_;
  assign _0876_ = _0875_ || (* src = "./riscv_decoder.v:62.22-118.82" *) _0718_;
  assign _0877_ = _0876_ || (* src = "./riscv_decoder.v:62.22-119.82" *) _0719_;
  assign _0878_ = _0877_ || (* src = "./riscv_decoder.v:62.22-120.82" *) _0720_;
  assign _0879_ = ~ (* src = "./riscv_decoder.v:62.20-120.83" *) _0878_;
  assign _0891_ = _0927_ & (* src = "./riscv_divider.v:100.23-100.48" *) \u_div.div_busy_q ;
  assign _0892_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:129.25-129.55" *) 32'd4261441663;
  assign _0893_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:130.25-130.55" *) 32'd4261441663;
  assign _0894_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:78.28-78.58" *) 32'd4261441663;
  assign _0895_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:79.28-79.58" *) 32'd4261441663;
  assign _0896_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:80.28-80.58" *) 32'd4261441663;
  assign _0897_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:81.28-81.58" *) 32'd4261441663;
  assign _0898_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:83.29-83.59" *) 32'd4261441663;
  assign _0899_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:84.29-84.59" *) 32'd4261441663;
  assign _0900_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:85.29-85.59" *) 32'd4261441663;
  assign _0901_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:86.29-86.59" *) 32'd4261441663;
  assign _0902_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:88.29-88.59" *) 32'd4261441663;
  assign _0903_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:88.82-88.112" *) 32'd4261441663;
  assign _0904_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:89.29-89.59" *) 32'd4261441663;
  assign _0905_ = \u_div.opcode_opcode_i  & (* src = "./riscv_divider.v:89.82-89.112" *) 32'd4261441663;
  assign _0906_ = \u_div.opcode_valid_i  & (* src = "./riscv_divider.v:99.23-99.54" *) \u_div.div_rem_inst_w ;
  assign _0907_ = _0892_ == (* src = "./riscv_divider.v:129.24-129.71" *) 32'd33570867;
  assign _0908_ = _0893_ == (* src = "./riscv_divider.v:130.24-130.71" *) 32'd33579059;
  assign _0909_ = _0894_ == (* src = "./riscv_divider.v:78.27-78.74" *) 32'd33570867;
  assign _0910_ = _0895_ == (* src = "./riscv_divider.v:79.27-79.74" *) 32'd33574963;
  assign _0911_ = _0896_ == (* src = "./riscv_divider.v:80.27-80.74" *) 32'd33579059;
  assign _0912_ = _0897_ == (* src = "./riscv_divider.v:81.27-81.74" *) 32'd33583155;
  assign _0913_ = _0898_ == (* src = "./riscv_divider.v:83.28-83.75" *) 32'd33570867;
  assign _0914_ = _0899_ == (* src = "./riscv_divider.v:84.28-84.75" *) 32'd33574963;
  assign _0915_ = _0900_ == (* src = "./riscv_divider.v:85.28-85.75" *) 32'd33579059;
  assign _0916_ = _0901_ == (* src = "./riscv_divider.v:86.28-86.75" *) 32'd33583155;
  assign _0917_ = _0902_ == (* src = "./riscv_divider.v:88.28-88.75" *) 32'd33570867;
  assign _0918_ = _0903_ == (* src = "./riscv_divider.v:88.81-88.128" *) 32'd33579059;
  assign _0919_ = _0904_ == (* src = "./riscv_divider.v:89.28-89.75" *) 32'd33570867;
  assign _0920_ = _0905_ == (* src = "./riscv_divider.v:89.81-89.128" *) 32'd33574963;
  assign _0921_ = \u_div.divisor_q  <= (* src = "./riscv_divider.v:141.9-141.41" *) { 31'h00000000, \u_div.dividend_q  };
  assign _0922_ = \u_div.signed_operation_w  && (* src = "./riscv_divider.v:119.9-119.54" *) \u_div.opcode_ra_operand_i [31];
  assign _0923_ = \u_div.signed_operation_w  && (* src = "./riscv_divider.v:124.9-124.54" *) \u_div.opcode_rb_operand_i [31];
  assign _0924_ = _0907_ && (* src = "./riscv_divider.v:129.23-129.128" *) _0934_;
  assign _0925_ = _0924_ && (* src = "./riscv_divider.v:129.23-129.152" *) _0941_;
  assign _0926_ = _0908_ && (* src = "./riscv_divider.v:130.23-130.99" *) \u_div.opcode_ra_operand_i [31];
  assign _0927_ = ! (* src = "./riscv_divider.v:100.23-100.35" *) _0940_;
  assign _0928_ = _0925_ || (* src = "./riscv_divider.v:129.22-130.100" *) _0926_;
  assign _0929_ = _0913_ || (* src = "./riscv_divider.v:83.27-84.76" *) _0914_;
  assign _0930_ = _0929_ || (* src = "./riscv_divider.v:83.27-85.76" *) _0915_;
  assign _0931_ = _0930_ || (* src = "./riscv_divider.v:83.27-86.76" *) _0916_;
  assign _0932_ = _0917_ || (* src = "./riscv_divider.v:88.27-88.129" *) _0918_;
  assign _0933_ = _0919_ || (* src = "./riscv_divider.v:89.27-89.129" *) _0920_;
  assign _0934_ = \u_div.opcode_ra_operand_i [31] != (* src = "./riscv_divider.v:129.77-129.127" *) \u_div.opcode_rb_operand_i [31];
  assign _0935_ = - (* src = "./riscv_divider.v:120.23-120.43" *) \u_div.opcode_ra_operand_i ;
  assign _0936_ = - (* src = "./riscv_divider.v:125.23-125.43" *) \u_div.opcode_rb_operand_i ;
  assign _0937_ = - (* src = "./riscv_divider.v:157.39-157.50" *) \u_div.quotient_q ;
  assign _0938_ = - (* src = "./riscv_divider.v:159.39-159.50" *) \u_div.dividend_q ;
  assign _0939_ = \u_div.quotient_q  | (* src = "./riscv_divider.v:144.23-144.44" *) \u_div.q_mask_q ;
  assign _0940_ = | (* src = "./riscv_divider.v:100.25-100.34" *) \u_div.q_mask_q ;
  assign _0941_ = | (* src = "./riscv_divider.v:129.132-129.152" *) \u_div.opcode_rb_operand_i ;
  assign _0942_ = \u_div.dividend_q  - (* src = "./riscv_divider.v:143.23-143.51" *) \u_div.divisor_q [31:0];
  assign _0943_ = \u_div.invert_res_q  ? (* src = "./riscv_divider.v:157.24-157.63" *) _0937_ : \u_div.quotient_q ;
  assign _0944_ = \u_div.invert_res_q  ? (* src = "./riscv_divider.v:159.24-159.63" *) _0938_ : \u_div.dividend_q ;
  assign _1111_ = \u_exec.opcode_pc_i  + (* src = "./riscv_exec.v:324.23-324.43" *) \u_exec.bimm_r ;
  assign _1112_ = \u_exec.opcode_pc_i  + (* src = "./riscv_exec.v:330.27-330.49" *) \u_exec.jimm20_r ;
  assign _1113_ = \u_exec.opcode_ra_operand_i  + (* src = "./riscv_exec.v:338.31-338.60" *) \u_exec.imm12_r ;
  assign _1114_ = \u_exec.opcode_pc_i  + (* src = "./riscv_exec.v:399.60-399.79" *) 32'd4;
  assign _1115_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:111.10-111.40" *) 32'd4261441663;
  assign _1116_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:117.15-117.45" *) 32'd4261441663;
  assign _1117_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:123.15-123.45" *) 32'd4261441663;
  assign _1118_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:129.15-129.45" *) 32'd4261441663;
  assign _1119_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:135.15-135.45" *) 32'd4261441663;
  assign _1120_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:141.15-141.45" *) 32'd4261441663;
  assign _1121_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:147.15-147.45" *) 32'd4261441663;
  assign _1122_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:153.15-153.45" *) 32'd4261441663;
  assign _1123_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:159.15-159.45" *) 32'd4261441663;
  assign _1124_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:165.15-165.45" *) 32'd4261441663;
  assign _1125_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:171.15-171.41" *) 32'd28799;
  assign _1126_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:177.15-177.41" *) 32'd28799;
  assign _1127_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:183.15-183.41" *) 32'd28799;
  assign _1128_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:189.15-189.41" *) 32'd28799;
  assign _1129_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:195.15-195.41" *) 32'd28799;
  assign _1130_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:201.15-201.41" *) 32'd28799;
  assign _1131_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:207.15-207.45" *) 32'd4227887231;
  assign _1132_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:213.15-213.45" *) 32'd4227887231;
  assign _1133_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:219.15-219.45" *) 32'd4227887231;
  assign _1134_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:225.15-225.39" *) 32'd127;
  assign _1135_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:229.15-229.39" *) 32'd127;
  assign _1136_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:235.16-235.40" *) 32'd127;
  assign _1137_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:235.58-235.84" *) 32'd28799;
  assign _1138_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:326.10-326.34" *) 32'd127;
  assign _1139_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:334.15-334.41" *) 32'd28799;
  assign _1140_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:344.15-344.41" *) 32'd28799;
  assign _1141_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:349.15-349.41" *) 32'd28799;
  assign _1142_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:354.15-354.41" *) 32'd28799;
  assign _1143_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:359.15-359.41" *) 32'd28799;
  assign _1144_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:364.15-364.41" *) 32'd28799;
  assign _1145_ = \u_exec.opcode_opcode_i  & (* src = "./riscv_exec.v:369.15-369.41" *) 32'd28799;
  assign _1146_ = \u_exec.opcode_valid_i  & (* src = "./riscv_exec.v:397.37-397.68" *) \u_exec.branch_taken_r ;
  assign _1147_ = \u_exec.opcode_valid_i  & (* src = "./riscv_exec.v:398.37-398.69" *) _1206_;
  assign _1148_ = _1115_ == (* src = "./riscv_exec.v:111.9-111.51" *) 32'd51;
  assign _1149_ = _1116_ == (* src = "./riscv_exec.v:117.14-117.58" *) 32'd28723;
  assign _1150_ = _1117_ == (* src = "./riscv_exec.v:123.14-123.58" *) 32'd24627;
  assign _1151_ = _1118_ == (* src = "./riscv_exec.v:129.14-129.58" *) 32'd4147;
  assign _1152_ = _1119_ == (* src = "./riscv_exec.v:135.14-135.62" *) 32'd1073762355;
  assign _1153_ = _1120_ == (* src = "./riscv_exec.v:141.14-141.58" *) 32'd20531;
  assign _1154_ = _1121_ == (* src = "./riscv_exec.v:147.14-147.62" *) 32'd1073741875;
  assign _1155_ = _1122_ == (* src = "./riscv_exec.v:153.14-153.58" *) 32'd16435;
  assign _1156_ = _1123_ == (* src = "./riscv_exec.v:159.14-159.58" *) 32'd8243;
  assign _1157_ = _1124_ == (* src = "./riscv_exec.v:165.14-165.58" *) 32'd12339;
  assign _1158_ = _1125_ == (* src = "./riscv_exec.v:171.14-171.52" *) 32'd19;
  assign _1159_ = _1126_ == (* src = "./riscv_exec.v:177.14-177.54" *) 32'd28691;
  assign _1160_ = _1127_ == (* src = "./riscv_exec.v:183.14-183.54" *) 32'd8211;
  assign _1161_ = _1128_ == (* src = "./riscv_exec.v:189.14-189.54" *) 32'd12307;
  assign _1162_ = _1129_ == (* src = "./riscv_exec.v:195.14-195.54" *) 32'd24595;
  assign _1163_ = _1130_ == (* src = "./riscv_exec.v:201.14-201.54" *) 32'd16403;
  assign _1164_ = _1131_ == (* src = "./riscv_exec.v:207.14-207.58" *) 32'd4115;
  assign _1165_ = _1132_ == (* src = "./riscv_exec.v:213.14-213.58" *) 32'd20499;
  assign _1166_ = _1133_ == (* src = "./riscv_exec.v:219.14-219.62" *) 32'd1073762323;
  assign _1167_ = _1134_ == (* src = "./riscv_exec.v:225.14-225.50" *) 32'd55;
  assign _1168_ = _1135_ == (* src = "./riscv_exec.v:229.14-229.50" *) 32'd23;
  assign _1169_ = _1136_ == (* src = "./riscv_exec.v:235.15-235.51" *) 32'd111;
  assign _1170_ = _1137_ == (* src = "./riscv_exec.v:235.57-235.95" *) 32'd103;
  assign _1171_ = _1138_ == (* src = "./riscv_exec.v:326.9-326.45" *) 32'd111;
  assign _1172_ = \u_exec.opcode_rd_idx_i  == (* src = "./riscv_exec.v:331.28-331.51" *) 5'h01;
  assign _1173_ = _1139_ == (* src = "./riscv_exec.v:334.14-334.52" *) 32'd103;
  assign _1174_ = \u_exec.opcode_ra_idx_i  == (* src = "./riscv_exec.v:340.32-340.55" *) 5'h01;
  assign _1175_ = \u_exec.imm12_r [11:0] == (* src = "./riscv_exec.v:340.59-340.81" *) 12'h000;
  assign _1176_ = \u_exec.opcode_rd_idx_i  == (* src = "./riscv_exec.v:341.49-341.72" *) 5'h01;
  assign _1177_ = _1140_ == (* src = "./riscv_exec.v:344.14-344.52" *) 32'd99;
  assign _1178_ = \u_exec.opcode_ra_operand_i  == (* src = "./riscv_exec.v:347.26-347.68" *) \u_exec.opcode_rb_operand_i ;
  assign _1179_ = _1141_ == (* src = "./riscv_exec.v:349.14-349.54" *) 32'd4195;
  assign _1180_ = _1142_ == (* src = "./riscv_exec.v:354.14-354.54" *) 32'd16483;
  assign _1181_ = _1143_ == (* src = "./riscv_exec.v:359.14-359.54" *) 32'd20579;
  assign _1182_ = \u_exec.opcode_ra_operand_i  == (* src = "./riscv_exec.v:362.89-362.131" *) \u_exec.opcode_rb_operand_i ;
  assign _1183_ = _1144_ == (* src = "./riscv_exec.v:364.14-364.54" *) 32'd24675;
  assign _1184_ = _1145_ == (* src = "./riscv_exec.v:369.14-369.54" *) 32'd28771;
  assign _1185_ = \u_exec.opcode_ra_operand_i  >= (* src = "./riscv_exec.v:372.26-372.68" *) \u_exec.opcode_rb_operand_i ;
  assign _1186_ = _1174_ && (* src = "./riscv_exec.v:340.32-340.81" *) _1175_;
  assign _1187_ = _1204_ && (* src = "./riscv_exec.v:341.31-341.73" *) _1176_;
  assign _1188_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:397.25-397.68" *) _1146_;
  assign _1189_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:398.25-398.69" *) _1147_;
  assign _1190_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:400.25-400.51" *) \u_exec.opcode_valid_i ;
  assign _1191_ = _1190_ && (* src = "./riscv_exec.v:400.25-400.68" *) \u_exec.branch_call_r ;
  assign _1192_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:401.25-401.51" *) \u_exec.opcode_valid_i ;
  assign _1193_ = _1192_ && (* src = "./riscv_exec.v:401.25-401.67" *) \u_exec.branch_ret_r ;
  assign _1194_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:402.25-402.51" *) \u_exec.opcode_valid_i ;
  assign _1195_ = _1194_ && (* src = "./riscv_exec.v:402.25-402.67" *) \u_exec.branch_jmp_r ;
  assign _1196_ = \u_exec.branch_r  && (* src = "./riscv_exec.v:415.30-415.56" *) \u_exec.opcode_valid_i ;
  assign _1197_ = _1196_ && (* src = "./riscv_exec.v:415.30-415.74" *) \u_exec.branch_taken_r ;
  assign _1198_ = _1169_ || (* src = "./riscv_exec.v:235.14-235.96" *) _1170_;
  assign _1199_ = \u_exec.opcode_ra_operand_i  < (* src = "./riscv_exec.v:367.26-367.67" *) \u_exec.opcode_rb_operand_i ;
  assign _1200_ = \u_exec.opcode_ra_operand_i [31] != (* src = "./riscv_exec.v:280.9-280.23" *) \u_exec.opcode_rb_operand_i [31];
  assign _1201_ = \u_exec.opcode_ra_operand_i [31] != (* src = "./riscv_exec.v:298.9-298.23" *) \u_exec.opcode_rb_operand_i [31];
  assign _1202_ = \u_exec.opcode_ra_operand_i  != (* src = "./riscv_exec.v:352.26-352.68" *) \u_exec.opcode_rb_operand_i ;
  assign _1203_ = ~ (* src = "./riscv_exec.v:264.10-264.17" *) \u_exec.hold_i ;
  assign _1204_ = ~ (* src = "./riscv_exec.v:341.31-341.44" *) _1186_;
  assign _1205_ = ~ (* src = "./riscv_exec.v:342.31-342.62" *) _1207_;
  assign _1206_ = ~ (* src = "./riscv_exec.v:398.54-398.69" *) \u_exec.branch_taken_r ;
  assign _1207_ = _1187_ | (* src = "./riscv_exec.v:342.33-342.61" *) _1186_;
  assign _1208_ = _1102_ | (* src = "./riscv_exec.v:362.25-362.132" *) _1182_;
  assign _1209_ = \u_exec.branch_taken_q  | (* src = "./riscv_exec.v:406.29-406.61" *) \u_exec.branch_ntaken_q ;
  assign _1210_ = \u_exec.opcode_ra_operand_i  - (* src = "./riscv_exec.v:279.10-279.15" *) \u_exec.opcode_rb_operand_i ;
  assign _1211_ = \u_exec.opcode_rb_operand_i  - (* src = "./riscv_exec.v:297.10-297.15" *) \u_exec.opcode_ra_operand_i ;
  assign _1212_ = \u_exec.branch_taken_r  ? (* src = "./riscv_exec.v:399.25-399.79" *) \u_exec.branch_target_r  : _1114_;
  assign _1245_ = \u_exec.u_alu.alu_a_i  + (* src = "./riscv_alu.v:163.30-163.47" *) \u_exec.u_alu.alu_b_i ;
  assign _1246_ = \u_exec.u_alu.alu_a_i  & (* src = "./riscv_alu.v:174.30-174.47" *) \u_exec.u_alu.alu_b_i ;
  assign _1247_ = \u_exec.u_alu.alu_b_i [1] == (* src = "./riscv_alu.v:102.17-102.35" *) 1'h1;
  assign _1248_ = \u_exec.u_alu.alu_b_i [2] == (* src = "./riscv_alu.v:107.17-107.35" *) 1'h1;
  assign _1249_ = \u_exec.u_alu.alu_b_i [3] == (* src = "./riscv_alu.v:112.17-112.35" *) 1'h1;
  assign _1250_ = \u_exec.u_alu.alu_b_i [4] == (* src = "./riscv_alu.v:117.17-117.35" *) 1'h1;
  assign _1251_ = \u_exec.u_alu.alu_a_i [31] == (* src = "./riscv_alu.v:128.17-128.36" *) 1'h1;
  assign _1252_ = \u_exec.u_alu.alu_op_i  == (* src = "./riscv_alu.v:128.40-128.59" *) 4'h3;
  assign _1253_ = \u_exec.u_alu.alu_b_i [0] == (* src = "./riscv_alu.v:133.17-133.35" *) 1'h1;
  assign _1254_ = \u_exec.u_alu.alu_b_i [1] == (* src = "./riscv_alu.v:138.17-138.35" *) 1'h1;
  assign _1255_ = \u_exec.u_alu.alu_b_i [2] == (* src = "./riscv_alu.v:143.17-143.35" *) 1'h1;
  assign _1256_ = \u_exec.u_alu.alu_b_i [3] == (* src = "./riscv_alu.v:148.17-148.35" *) 1'h1;
  assign _1257_ = \u_exec.u_alu.alu_b_i [4] == (* src = "./riscv_alu.v:153.17-153.35" *) 1'h1;
  assign _1258_ = \u_exec.u_alu.alu_b_i [0] == (* src = "./riscv_alu.v:97.17-97.35" *) 1'h1;
  assign _1259_ = _1251_ && (* src = "./riscv_alu.v:128.17-128.59" *) _1252_;
  assign _1260_ = \u_exec.u_alu.alu_a_i  < (* src = "./riscv_alu.v:189.30-189.47" *) \u_exec.u_alu.alu_b_i ;
  assign _1261_ = \u_exec.u_alu.alu_a_i [31] != (* src = "./riscv_alu.v:193.17-193.43" *) \u_exec.u_alu.alu_b_i [31];
  assign _1262_ = \u_exec.u_alu.alu_a_i  | (* src = "./riscv_alu.v:178.30-178.47" *) \u_exec.u_alu.alu_b_i ;
  assign _1263_ = \u_exec.u_alu.alu_a_i  - (* src = "./riscv_alu.v:73.29-73.46" *) \u_exec.u_alu.alu_b_i ;
  assign _1264_ = _1260_ ? (* src = "./riscv_alu.v:189.29-189.64" *) 32'd1 : 32'd0;
  assign _1265_ = \u_exec.u_alu.alu_a_i [31] ? (* src = "./riscv_alu.v:194.29-194.56" *) 32'd1 : 32'd0;
  assign _1266_ = \u_exec.u_alu.sub_res_w [31] ? (* src = "./riscv_alu.v:196.29-196.58" *) 32'd1 : 32'd0;
  assign _1267_ = \u_exec.u_alu.alu_a_i  ^ (* src = "./riscv_alu.v:182.30-182.47" *) \u_exec.u_alu.alu_b_i ;
  assign _1281_ = { \u_fetch.icache_pc_w [31:2], 2'h0 } + (* src = "./riscv_fetch.v:189.16-189.48" *) 32'd4;
  assign _1282_ = \u_fetch.active_q  & (* src = "./riscv_fetch.v:225.30-225.55" *) \u_fetch.fetch_accept_i ;
  assign _1283_ = _1282_ & (* src = "./riscv_fetch.v:225.30-225.72" *) _1298_;
  assign _1284_ = _1304_ & (* src = "./riscv_fetch.v:257.30-257.83" *) _1301_;
  assign _1285_ = \u_fetch.icache_rd_o  && (* src = "./riscv_fetch.v:116.10-116.40" *) \u_fetch.icache_accept_i ;
  assign _1286_ = \u_fetch.branch_w  && (* src = "./riscv_fetch.v:134.10-134.30" *) _1307_;
  assign _1287_ = \u_fetch.icache_rd_o  && (* src = "./riscv_fetch.v:158.10-158.40" *) \u_fetch.icache_accept_i ;
  assign _1288_ = \u_fetch.icache_invalidate_o  && (* src = "./riscv_fetch.v:166.10-166.49" *) _1295_;
  assign _1289_ = \u_fetch.branch_w  && (* src = "./riscv_fetch.v:185.10-185.30" *) _1308_;
  assign _1290_ = \u_fetch.branch_w  && (* src = "./riscv_fetch.v:198.10-198.30" *) _1309_;
  assign _1291_ = \u_fetch.branch_w  && (* src = "./riscv_fetch.v:205.10-205.30" *) _1310_;
  assign _1292_ = \u_fetch.icache_rd_o  && (* src = "./riscv_fetch.v:219.10-219.40" *) \u_fetch.icache_accept_i ;
  assign _1293_ = \u_fetch.icache_fetch_q  && (* src = "./riscv_fetch.v:231.31-231.64" *) _1299_;
  assign _1294_ = \u_fetch.fetch_valid_o  && (* src = "./riscv_fetch.v:246.10-246.42" *) _1300_;
  assign _1295_ = ! (* src = "./riscv_fetch.v:166.33-166.49" *) \u_fetch.icache_accept_i ;
  assign _1296_ = ! (* src = "./riscv_fetch.v:188.10-188.18" *) \u_fetch.stall_w ;
  assign _1297_ = ! (* src = "./riscv_fetch.v:208.10-208.18" *) \u_fetch.stall_w ;
  assign _1298_ = ! (* src = "./riscv_fetch.v:225.58-225.72" *) \u_fetch.icache_busy_w ;
  assign _1299_ = ! (* src = "./riscv_fetch.v:231.49-231.64" *) \u_fetch.icache_valid_i ;
  assign _1300_ = ! (* src = "./riscv_fetch.v:246.27-246.42" *) \u_fetch.fetch_accept_i ;
  assign _1301_ = ! (* src = "./riscv_fetch.v:257.65-257.83" *) \u_fetch.fetch_resp_drop_w ;
  assign _1302_ = ! (* src = "./riscv_fetch.v:94.29-94.44" *) \u_fetch.fetch_accept_i ;
  assign _1303_ = ! (* src = "./riscv_fetch.v:94.65-94.81" *) \u_fetch.icache_accept_i ;
  assign _1304_ = \u_fetch.icache_valid_i  || (* src = "./riscv_fetch.v:257.31-257.61" *) \u_fetch.skid_valid_q ;
  assign _1305_ = _1302_ || (* src = "./riscv_fetch.v:94.29-94.61" *) \u_fetch.icache_busy_w ;
  assign _1306_ = _1305_ || (* src = "./riscv_fetch.v:94.29-94.81" *) _1303_;
  assign _1307_ = ~ (* src = "./riscv_fetch.v:134.22-134.30" *) \u_fetch.stall_w ;
  assign _1308_ = ~ (* src = "./riscv_fetch.v:185.22-185.30" *) \u_fetch.stall_w ;
  assign _1309_ = ~ (* src = "./riscv_fetch.v:198.22-198.30" *) \u_fetch.stall_w ;
  assign _1310_ = ~ (* src = "./riscv_fetch.v:205.22-205.30" *) \u_fetch.stall_w ;
  assign _1311_ = \u_fetch.branch_w  | (* src = "./riscv_fetch.v:213.28-213.49" *) \u_fetch.branch_d_q ;
  assign _1312_ = \u_fetch.fetch_invalidate_i  | (* src = "./riscv_fetch.v:228.30-228.70" *) \u_fetch.icache_invalidate_q ;
  assign _1313_ = \u_fetch.skid_valid_q  ? (* src = "./riscv_fetch.v:258.30-258.87" *) \u_fetch.skid_buffer_q [63:32] : { \u_fetch.pc_d_q [31:2], 2'h0 };
  assign _1314_ = \u_fetch.skid_valid_q  ? (* src = "./riscv_fetch.v:259.30-259.81" *) \u_fetch.skid_buffer_q [31:0] : \u_fetch.icache_inst_i ;
  assign _1315_ = \u_fetch.skid_valid_q  ? (* src = "./riscv_fetch.v:262.30-262.79" *) \u_fetch.skid_buffer_q [64] : \u_fetch.icache_error_i ;
  assign _1316_ = \u_fetch.skid_valid_q  ? (* src = "./riscv_fetch.v:263.30-263.84" *) \u_fetch.skid_buffer_q [65] : \u_fetch.icache_page_fault_i ;
  assign _1348_ = 32'd0 & (* src = "./riscv_issue.v:0.0-0.0" *) _1389_;
  assign _1349_ = _1339_ & (* src = "./riscv_issue.v:0.0-0.0" *) _1390_;
  assign _1350_ = \u_issue.fetch_valid_i  & (* src = "./riscv_issue.v:178.23-178.48" *) _1391_;
  assign _1351_ = _1350_ & (* src = "./riscv_issue.v:178.23-178.72" *) _1392_;
  assign _1352_ = \u_issue.opcode_issue_r  & (* src = "./riscv_issue.v:412.31-412.65" *) _1393_;
  assign _1353_ = \u_issue.enable_muldiv_w  & (* src = "./riscv_issue.v:414.31-414.63" *) \u_issue.opcode_issue_r ;
  assign _1354_ = \u_issue.enable_muldiv_w  & (* src = "./riscv_issue.v:415.31-415.63" *) \u_issue.opcode_issue_r ;
  assign _1355_ = \u_issue.opcode_accept_r  & (* src = "./riscv_issue.v:418.49-418.84" *) _1394_;
  assign _1356_ = \u_issue.opcode_issue_r  & (* src = "./riscv_issue.v:525.35-525.69" *) _1395_;
  assign _1359_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_issue.v:471.9-471.39" *) \u_issue.issue_ra_idx_w ;
  assign _1360_ = \u_issue.pipe_rd_wb_w  == (* src = "./riscv_issue.v:473.9-473.39" *) \u_issue.issue_rb_idx_w ;
  assign _1361_ = \u_issue.pipe_rd_e2_w  == (* src = "./riscv_issue.v:477.9-477.39" *) \u_issue.issue_ra_idx_w ;
  assign _1362_ = \u_issue.pipe_rd_e2_w  == (* src = "./riscv_issue.v:479.9-479.39" *) \u_issue.issue_rb_idx_w ;
  assign _1363_ = \u_issue.pipe_rd_e1_w  == (* src = "./riscv_issue.v:483.9-483.39" *) \u_issue.issue_ra_idx_w ;
  assign _1364_ = \u_issue.pipe_rd_e1_w  == (* src = "./riscv_issue.v:485.9-485.39" *) \u_issue.issue_rb_idx_w ;
  assign _1365_ = \u_issue.issue_ra_idx_w  == (* src = "./riscv_issue.v:489.9-489.31" *) 5'h00;
  assign _1366_ = \u_issue.issue_rb_idx_w  == (* src = "./riscv_issue.v:491.9-491.31" *) 5'h00;
  assign _1367_ = \u_issue.div_opcode_valid_o  && (* src = "./riscv_issue.v:345.10-345.43" *) \u_issue.issue_div_w ;
  assign _1368_ = \u_issue.csr_opcode_valid_o  && (* src = "./riscv_issue.v:357.10-357.43" *) \u_issue.issue_csr_w ;
  assign _1369_ = _1376_ && (* src = "./riscv_issue.v:392.9-392.91" *) _1378_;
  assign _1370_ = \u_issue.opcode_valid_w  && (* src = "./riscv_issue.v:399.14-402.40" *) _1374_;
  assign _1371_ = 1'h1 && (* src = "./riscv_issue.v:407.13-407.48" *) \u_issue.issue_sb_alloc_w ;
  assign _1372_ = _1371_ && (* src = "./riscv_issue.v:407.13-407.69" *) _1399_;
  assign _1373_ = \u_issue.opcode_issue_r  && (* src = "./riscv_issue.v:533.35-533.68" *) \u_issue.issue_invalid_w ;
  assign _1374_ = ! (* src = "./riscv_issue.v:400.9-402.40" *) _1383_;
  assign _1375_ = \u_issue.pipe_load_e1_w  || (* src = "./riscv_issue.v:388.9-388.40" *) \u_issue.pipe_mul_e1_w ;
  assign _1376_ = \u_issue.pipe_load_e1_w  || (* src = "./riscv_issue.v:392.10-392.43" *) \u_issue.pipe_store_e1_w ;
  assign _1377_ = \u_issue.issue_mul_w  || (* src = "./riscv_issue.v:392.49-392.75" *) \u_issue.issue_div_w ;
  assign _1378_ = _1377_ || (* src = "./riscv_issue.v:392.49-392.90" *) \u_issue.issue_csr_w ;
  assign _1379_ = \u_issue.lsu_stall_i  || (* src = "./riscv_issue.v:396.9-396.31" *) \u_issue.stall_w ;
  assign _1380_ = _1379_ || (* src = "./riscv_issue.v:396.9-396.48" *) \u_issue.div_pending_q ;
  assign _1381_ = _1380_ || (* src = "./riscv_issue.v:396.9-396.65" *) \u_issue.csr_pending_q ;
  assign _1382_ = _1404_ || (* src = "./riscv_issue.v:400.11-401.39" *) _1405_;
  assign _1383_ = _1382_ || (* src = "./riscv_issue.v:400.11-402.39" *) _1406_;
  assign _1384_ = \u_issue.csr_pending_q  || (* src = "./riscv_issue.v:416.31-416.59" *) \u_issue.issue_csr_w ;
  assign _1385_ = - (* src = "./riscv_issue.v:0.0-0.0" *) $signed({ 1'h0, \u_issue.pipe_rd_e1_w  });
  assign _1386_ = - (* src = "./riscv_issue.v:0.0-0.0" *) $signed({ 1'h0, \u_issue.pipe_rd_e1_w  });
  assign _1387_ = - (* src = "./riscv_issue.v:0.0-0.0" *) $signed({ 1'h0, \u_issue.issue_rd_idx_w  });
  assign _1388_ = - (* src = "./riscv_issue.v:0.0-0.0" *) $signed({ 1'h0, \u_issue.issue_rd_idx_w  });
  assign _1389_ = ~ (* src = "./riscv_issue.v:0.0-0.0" *) _1400_;
  assign _1390_ = ~ (* src = "./riscv_issue.v:0.0-0.0" *) _1402_;
  assign _1391_ = ~ (* src = "./riscv_issue.v:178.39-178.48" *) \u_issue.squash_w ;
  assign _1392_ = ~ (* src = "./riscv_issue.v:178.51-178.72" *) \u_issue.branch_csr_request_i ;
  assign _1393_ = ~ (* src = "./riscv_issue.v:412.48-412.65" *) \u_issue.take_interrupt_i ;
  assign _1394_ = ~ (* src = "./riscv_issue.v:418.67-418.84" *) \u_issue.take_interrupt_i ;
  assign _1395_ = ~ (* src = "./riscv_issue.v:525.52-525.69" *) \u_issue.take_interrupt_i ;
  assign _1396_ = _1348_ | (* src = "./riscv_issue.v:0.0-0.0" *) _1401_;
  assign _1397_ = _1349_ | (* src = "./riscv_issue.v:0.0-0.0" *) _1403_;
  assign _1398_ = \u_issue.branch_csr_request_i  | (* src = "./riscv_issue.v:181.31-181.77" *) \u_issue.branch_d_exec_request_i ;
  assign _1399_ = | (* src = "./riscv_issue.v:407.53-407.68" *) \u_issue.issue_rd_idx_w ;
  assign _1400_ = $signed(_1385_) < 0 ? 1'h1 << - _1385_ : 1'h1 >> _1385_;
  assign _1401_ = $signed(_1386_) < 0 ? 1'h1 << - _1386_ : 1'h1 >> _1386_;
  assign _1402_ = $signed(_1387_) < 0 ? 1'h1 << - _1387_ : 1'h1 >> _1387_;
  assign _1403_ = $signed(_1388_) < 0 ? 1'h1 << - _1388_ : 1'h1 >> _1388_;
  wire [31:0] _3181_ = _1339_;
  assign _1404_ = _3181_[\u_issue.issue_ra_idx_w  +: 1];
  wire [31:0] _3182_ = _1339_;
  assign _1405_ = _3182_[\u_issue.issue_rb_idx_w  +: 1];
  wire [31:0] _3183_ = _1339_;
  assign _1406_ = _3183_[\u_issue.issue_rd_idx_w  +: 1];
  assign _1407_ = \u_issue.branch_csr_request_i  ? (* src = "./riscv_issue.v:182.31-182.92" *) \u_issue.branch_csr_pc_i  : \u_issue.branch_d_exec_pc_i ;
  assign _1408_ = \u_issue.branch_csr_request_i  ? (* src = "./riscv_issue.v:183.31-183.82" *) \u_issue.branch_csr_priv_i  : \u_issue.priv_x_q ;
  assign _1409_ = \u_issue.fetch_fault_fetch_i  ? (* src = "./riscv_issue.v:235.30-236.74" *) 6'h11 : _1410_;
  assign _1410_ = \u_issue.fetch_fault_page_i  ? (* src = "./riscv_issue.v:236.41-236.74" *) 6'h1c : 6'h00;
  assign _1411_ = \u_issue.opcode_valid_w  ? (* src = "./riscv_issue.v:418.31-418.92" *) _1355_ : 1'h1;
  assign _1448_ = \u_issue.u_pipe_ctrl.issue_pc_i  + (* src = "./riscv_pipe_ctrl.v:196.71-196.89" *) 32'd4;
  assign _1449_ = \u_issue.u_pipe_ctrl.issue_lsu_i  & (* src = "./riscv_pipe_ctrl.v:185.25-185.56" *) \u_issue.u_pipe_ctrl.issue_rd_valid_i ;
  assign _1450_ = _1449_ & (* src = "./riscv_pipe_ctrl.v:185.25-185.76" *) _1492_;
  assign _1451_ = \u_issue.u_pipe_ctrl.issue_lsu_i  & (* src = "./riscv_pipe_ctrl.v:186.24-186.55" *) _1493_;
  assign _1452_ = _1451_ & (* src = "./riscv_pipe_ctrl.v:186.24-186.75" *) _1494_;
  assign _1453_ = \u_issue.u_pipe_ctrl.issue_csr_i  & (* src = "./riscv_pipe_ctrl.v:187.26-187.57" *) _1495_;
  assign _1454_ = \u_issue.u_pipe_ctrl.issue_div_i  & (* src = "./riscv_pipe_ctrl.v:188.26-188.57" *) _1496_;
  assign _1455_ = \u_issue.u_pipe_ctrl.issue_mul_i  & (* src = "./riscv_pipe_ctrl.v:189.26-189.57" *) _1497_;
  assign _1456_ = \u_issue.u_pipe_ctrl.issue_branch_i  & (* src = "./riscv_pipe_ctrl.v:190.23-190.57" *) _1498_;
  assign _1457_ = \u_issue.u_pipe_ctrl.issue_rd_valid_i  & (* src = "./riscv_pipe_ctrl.v:191.21-191.57" *) _1499_;
  assign _1458_ = { \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7] } & (* src = "./riscv_pipe_ctrl.v:223.26-223.63" *) \u_issue.u_pipe_ctrl.opcode_e1_q [11:7];
  assign _1459_ = \u_issue.u_pipe_ctrl.valid_e2_q  & (* src = "./riscv_pipe_ctrl.v:312.24-312.51" *) _1500_;
  assign _1460_ = { _1475_, _1475_, _1475_, _1475_, _1475_ } & (* src = "./riscv_pipe_ctrl.v:328.26-328.91" *) \u_issue.u_pipe_ctrl.opcode_e2_q [11:7];
  assign _1461_ = _1513_ & (* src = "./riscv_pipe_ctrl.v:332.64-332.111" *) _1503_;
  assign _1462_ = \u_issue.u_pipe_ctrl.ctrl_e2_q  & (* src = "./riscv_pipe_ctrl.v:422.28-422.49" *) 32'd4294967167;
  assign _1463_ = \u_issue.u_pipe_ctrl.ctrl_wb_q [9] & (* src = "./riscv_pipe_ctrl.v:442.26-442.55" *) _1505_;
  assign _1464_ = \u_issue.u_pipe_ctrl.valid_wb_q  & (* src = "./riscv_pipe_ctrl.v:444.26-444.53" *) _1506_;
  assign _1465_ = \u_issue.u_pipe_ctrl.ctrl_wb_q [3] & (* src = "./riscv_pipe_ctrl.v:445.26-445.55" *) _1507_;
  assign _1466_ = { _1482_, _1482_, _1482_, _1482_, _1482_ } & (* src = "./riscv_pipe_ctrl.v:446.26-446.91" *) \u_issue.u_pipe_ctrl.opcode_wb_q [11:7];
  assign _1467_ = \u_issue.u_pipe_ctrl.issue_branch_taken_i  && (* src = "./riscv_pipe_ctrl.v:138.29-138.87" *) _1489_;
  assign _1468_ = \u_issue.u_pipe_ctrl.issue_valid_i  && (* src = "./riscv_pipe_ctrl.v:181.11-181.42" *) \u_issue.u_pipe_ctrl.issue_accept_i ;
  assign _1469_ = _1468_ && (* src = "./riscv_pipe_ctrl.v:181.10-181.82" *) _1490_;
  assign _1470_ = $signed(32'd1) && (* src = "./riscv_pipe_ctrl.v:319.9-319.42" *) \u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _1471_ = _1470_ && (* src = "./riscv_pipe_ctrl.v:319.9-319.76" *) _1485_;
  assign _1472_ = $signed(32'd1) && (* src = "./riscv_pipe_ctrl.v:321.14-321.46" *) \u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _1473_ = _1472_ && (* src = "./riscv_pipe_ctrl.v:321.14-321.62" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _1474_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_pipe_ctrl.v:328.30-328.56" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [7];
  assign _1475_ = _1474_ && (* src = "./riscv_pipe_ctrl.v:328.30-328.68" *) _1501_;
  assign _1476_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [4] && (* src = "./riscv_pipe_ctrl.v:332.27-332.58" *) _1502_;
  assign _1477_ = \u_issue.u_pipe_ctrl.valid_e2_q  && (* src = "./riscv_pipe_ctrl.v:337.9-337.53" *) _1487_;
  assign _1478_ = _1477_ && (* src = "./riscv_pipe_ctrl.v:337.9-337.71" *) \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _1479_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_pipe_ctrl.v:433.9-433.53" *) _1488_;
  assign _1480_ = \u_issue.u_pipe_ctrl.valid_e2_w  && (* src = "./riscv_pipe_ctrl.v:435.14-435.40" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _1481_ = \u_issue.u_pipe_ctrl.valid_wb_o  && (* src = "./riscv_pipe_ctrl.v:446.30-446.56" *) \u_issue.u_pipe_ctrl.ctrl_wb_q [7];
  assign _1482_ = _1481_ && (* src = "./riscv_pipe_ctrl.v:446.30-446.68" *) _1508_;
  assign _1483_ = \u_issue.u_pipe_ctrl.squash_e1_e2_o  || (* src = "./riscv_pipe_ctrl.v:181.49-181.81" *) \u_issue.u_pipe_ctrl.squash_e1_e2_i ;
  assign _1484_ = \u_issue.u_pipe_ctrl.squash_e1_e2_o  || (* src = "./riscv_pipe_ctrl.v:263.10-263.42" *) \u_issue.u_pipe_ctrl.squash_e1_e2_i ;
  assign _1485_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_pipe_ctrl.v:319.47-319.75" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _1486_ = _1476_ || (* src = "./riscv_pipe_ctrl.v:332.26-332.112" *) _1461_;
  assign _1487_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_pipe_ctrl.v:337.24-337.52" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _1488_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || (* src = "./riscv_pipe_ctrl.v:433.24-433.52" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _1489_ = \u_issue.u_pipe_ctrl.issue_branch_target_i [1:0] != (* src = "./riscv_pipe_ctrl.v:138.53-138.87" *) 2'h0;
  assign _1490_ = ~ (* src = "./riscv_pipe_ctrl.v:181.47-181.82" *) _1483_;
  assign _1491_ = ~ (* src = "./riscv_pipe_ctrl.v:184.26-184.82" *) _1511_;
  assign _1492_ = ~ (* src = "./riscv_pipe_ctrl.v:185.59-185.76" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1493_ = ~ (* src = "./riscv_pipe_ctrl.v:186.38-186.55" *) \u_issue.u_pipe_ctrl.issue_rd_valid_i ;
  assign _1494_ = ~ (* src = "./riscv_pipe_ctrl.v:186.58-186.75" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1495_ = ~ (* src = "./riscv_pipe_ctrl.v:187.40-187.57" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1496_ = ~ (* src = "./riscv_pipe_ctrl.v:188.40-188.57" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1497_ = ~ (* src = "./riscv_pipe_ctrl.v:189.40-189.57" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1498_ = ~ (* src = "./riscv_pipe_ctrl.v:190.40-190.57" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1499_ = ~ (* src = "./riscv_pipe_ctrl.v:191.40-191.57" *) \u_issue.u_pipe_ctrl.take_interrupt_i ;
  assign _1500_ = ~ (* src = "./riscv_pipe_ctrl.v:312.37-312.51" *) \u_issue.u_pipe_ctrl.issue_stall_i ;
  assign _1501_ = ~ (* src = "./riscv_pipe_ctrl.v:328.60-328.68" *) \u_issue.u_pipe_ctrl.stall_o ;
  assign _1502_ = ~ (* src = "./riscv_pipe_ctrl.v:332.43-332.58" *) \u_issue.u_pipe_ctrl.div_complete_i ;
  assign _1503_ = ~ (* src = "./riscv_pipe_ctrl.v:332.96-332.111" *) \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _1504_ = ~ (* src = "./riscv_pipe_ctrl.v:350.10-350.24" *) \u_issue.u_pipe_ctrl.issue_stall_i ;
  assign _1505_ = ~ (* src = "./riscv_pipe_ctrl.v:442.41-442.55" *) \u_issue.u_pipe_ctrl.issue_stall_i ;
  assign _1506_ = ~ (* src = "./riscv_pipe_ctrl.v:444.39-444.53" *) \u_issue.u_pipe_ctrl.issue_stall_i ;
  assign _1507_ = ~ (* src = "./riscv_pipe_ctrl.v:445.41-445.55" *) \u_issue.u_pipe_ctrl.issue_stall_i ;
  assign _1508_ = ~ (* src = "./riscv_pipe_ctrl.v:446.60-446.68" *) \u_issue.u_pipe_ctrl.stall_o ;
  assign _1509_ = \u_issue.u_pipe_ctrl.issue_lsu_i  | (* src = "./riscv_pipe_ctrl.v:184.28-184.53" *) \u_issue.u_pipe_ctrl.issue_csr_i ;
  assign _1510_ = _1509_ | (* src = "./riscv_pipe_ctrl.v:184.28-184.67" *) \u_issue.u_pipe_ctrl.issue_div_i ;
  assign _1511_ = _1510_ | (* src = "./riscv_pipe_ctrl.v:184.28-184.81" *) \u_issue.u_pipe_ctrl.issue_mul_i ;
  assign _1512_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] | (* src = "./riscv_pipe_ctrl.v:325.26-325.53" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _1513_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] | (* src = "./riscv_pipe_ctrl.v:332.65-332.92" *) \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign _1514_ = \u_issue.u_pipe_ctrl.squash_e1_e2_w  | (* src = "./riscv_pipe_ctrl.v:353.25-353.56" *) \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  assign _1515_ = | (* src = "./riscv_pipe_ctrl.v:200.25-200.43" *) \u_issue.u_pipe_ctrl.issue_exception_i ;
  assign _1516_ = | (* src = "./riscv_pipe_ctrl.v:294.14-294.29" *) \u_issue.u_pipe_ctrl.exception_e1_q ;
  assign _1517_ = | (* src = "./riscv_pipe_ctrl.v:343.25-343.40" *) \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _1518_ = | (* src = "./riscv_pipe_ctrl.v:421.9-421.24" *) \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _1519_ = \u_issue.u_pipe_ctrl.issue_branch_taken_i  ? (* src = "./riscv_pipe_ctrl.v:196.24-196.89" *) \u_issue.u_pipe_ctrl.issue_branch_target_i  : _1448_;
  assign _1520_ = _1515_ ? (* src = "./riscv_pipe_ctrl.v:200.24-201.59" *) \u_issue.u_pipe_ctrl.issue_exception_i  : _1521_;
  assign _1521_ = \u_issue.u_pipe_ctrl.branch_misaligned_w  ? (* src = "./riscv_pipe_ctrl.v:201.24-201.59" *) 6'h10 : 6'h00;
  assign _1557_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:201.18-201.31" *) 5'h01;
  assign _1558_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:202.18-202.31" *) 5'h02;
  assign _1559_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:203.18-203.31" *) 5'h03;
  assign _1560_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:204.18-204.31" *) 5'h04;
  assign _1561_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:205.18-205.31" *) 5'h05;
  assign _1562_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:206.18-206.31" *) 5'h06;
  assign _1563_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:207.18-207.31" *) 5'h07;
  assign _1564_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:208.18-208.31" *) 5'h08;
  assign _1565_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:209.18-209.31" *) 5'h09;
  assign _1566_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:210.18-210.32" *) 5'h0a;
  assign _1567_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:211.18-211.32" *) 5'h0b;
  assign _1568_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:212.18-212.32" *) 5'h0c;
  assign _1569_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:213.18-213.32" *) 5'h0d;
  assign _1570_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:214.18-214.32" *) 5'h0e;
  assign _1571_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:215.18-215.32" *) 5'h0f;
  assign _1572_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:216.18-216.32" *) 5'h10;
  assign _1573_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:217.18-217.32" *) 5'h11;
  assign _1574_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:218.18-218.32" *) 5'h12;
  assign _1575_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:219.18-219.32" *) 5'h13;
  assign _1576_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:220.18-220.32" *) 5'h14;
  assign _1577_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:221.18-221.32" *) 5'h15;
  assign _1578_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:222.18-222.32" *) 5'h16;
  assign _1579_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:223.18-223.32" *) 5'h17;
  assign _1580_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:224.18-224.32" *) 5'h18;
  assign _1581_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:225.18-225.32" *) 5'h19;
  assign _1582_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:226.18-226.32" *) 5'h1a;
  assign _1583_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:227.18-227.32" *) 5'h1b;
  assign _1584_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:228.18-228.32" *) 5'h1c;
  assign _1585_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:229.18-229.32" *) 5'h1d;
  assign _1586_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:230.18-230.32" *) 5'h1e;
  assign _1587_ = \u_issue.u_regfile.rd0_i  == (* src = "./riscv_regfile.v:231.18-231.32" *) 5'h1f;
  assign _1635_ = \u_lsu.opcode_ra_operand_i  + (* src = "./riscv_lsu.v:191.22-191.95" *) { \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31:20] };
  assign _1636_ = \u_lsu.opcode_ra_operand_i  + (* src = "./riscv_lsu.v:193.22-193.118" *) { \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31], \u_lsu.opcode_opcode_i [31:25], \u_lsu.opcode_opcode_i [11:7] };
  assign _1637_ = \u_lsu.mem_ack_i  & (* src = "./riscv_lsu.v:122.26-122.50" *) _1806_;
  assign _1638_ = \u_lsu.mem_ack_i  & (* src = "./riscv_lsu.v:123.26-123.49" *) \u_lsu.mem_error_i ;
  assign _1639_ = \u_lsu.mem_unaligned_e1_q  & (* src = "./riscv_lsu.v:143.27-143.63" *) _1807_;
  assign _1640_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:149.23-149.49" *) 32'd28799;
  assign _1641_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:150.23-150.49" *) 32'd28799;
  assign _1642_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:151.23-151.49" *) 32'd28799;
  assign _1643_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:152.23-152.49" *) 32'd28799;
  assign _1644_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:153.23-153.49" *) 32'd28799;
  assign _1645_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:154.23-154.49" *) 32'd28799;
  assign _1646_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:156.30-156.56" *) 32'd28799;
  assign _1647_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:157.30-157.56" *) 32'd28799;
  assign _1648_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:158.30-158.56" *) 32'd28799;
  assign _1649_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:160.24-160.50" *) 32'd28799;
  assign _1650_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:161.24-161.50" *) 32'd28799;
  assign _1651_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:162.24-162.50" *) 32'd28799;
  assign _1652_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:164.19-164.45" *) 32'd28799;
  assign _1653_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:164.62-164.88" *) 32'd28799;
  assign _1654_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:165.19-165.45" *) 32'd28799;
  assign _1655_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:165.65-165.91" *) 32'd28799;
  assign _1656_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:166.19-166.45" *) 32'd28799;
  assign _1657_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:166.65-166.91" *) 32'd28799;
  assign _1658_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:167.19-167.45" *) 32'd28799;
  assign _1659_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:168.19-168.45" *) 32'd28799;
  assign _1660_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:169.19-169.45" *) 32'd28799;
  assign _1661_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:171.22-171.48" *) 32'd28799;
  assign _1662_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:171.68-171.94" *) 32'd28799;
  assign _1663_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:171.114-171.140" *) 32'd28799;
  assign _1664_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:172.22-172.48" *) 32'd28799;
  assign _1665_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:172.68-172.94" *) 32'd28799;
  assign _1666_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:172.114-172.140" *) 32'd28799;
  assign _1667_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:188.29-188.55" *) 32'd28799;
  assign _1668_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:202.29-202.55" *) 32'd28799;
  assign _1669_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:207.34-207.60" *) 32'd28799;
  assign _1670_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:222.34-222.60" *) 32'd28799;
  assign _1671_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:253.30-253.56" *) 32'd28799;
  assign _1672_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:254.30-254.56" *) 32'd28799;
  assign _1673_ = \u_lsu.opcode_opcode_i  & (* src = "./riscv_lsu.v:255.30-255.56" *) 32'd28799;
  assign _1674_ = \u_lsu.opcode_valid_i  & (* src = "./riscv_lsu.v:320.25-320.61" *) \u_lsu.dcache_invalidate_w ;
  assign _1675_ = \u_lsu.opcode_valid_i  & (* src = "./riscv_lsu.v:321.25-321.60" *) \u_lsu.dcache_writeback_w ;
  assign _1676_ = \u_lsu.opcode_valid_i  & (* src = "./riscv_lsu.v:322.25-322.56" *) \u_lsu.dcache_flush_w ;
  assign _1677_ = \u_lsu.mem_rd_q  & (* src = "./riscv_lsu.v:328.27-328.53" *) _1808_;
  assign _1678_ = \u_lsu.mem_wr_q  & (* src = "./riscv_lsu.v:329.27-329.58" *) _1809_;
  assign _1679_ = \u_lsu.mem_unaligned_e2_q  & (* src = "./riscv_lsu.v:420.31-420.63" *) \u_lsu.resp_load_w ;
  assign _1680_ = \u_lsu.mem_unaligned_e2_q  & (* src = "./riscv_lsu.v:421.31-421.64" *) _1811_;
  assign _1681_ = _1640_ == (* src = "./riscv_lsu.v:149.22-149.59" *) 32'd3;
  assign _1682_ = _1641_ == (* src = "./riscv_lsu.v:150.22-150.62" *) 32'd4099;
  assign _1683_ = _1642_ == (* src = "./riscv_lsu.v:151.22-151.62" *) 32'd8195;
  assign _1684_ = _1643_ == (* src = "./riscv_lsu.v:152.22-152.62" *) 32'd16387;
  assign _1685_ = _1644_ == (* src = "./riscv_lsu.v:153.22-153.62" *) 32'd20483;
  assign _1686_ = _1645_ == (* src = "./riscv_lsu.v:154.22-154.62" *) 32'd24579;
  assign _1687_ = _1646_ == (* src = "./riscv_lsu.v:156.29-156.66" *) 32'd3;
  assign _1688_ = _1647_ == (* src = "./riscv_lsu.v:157.29-157.69" *) 32'd4099;
  assign _1689_ = _1648_ == (* src = "./riscv_lsu.v:158.29-158.69" *) 32'd8195;
  assign _1690_ = _1649_ == (* src = "./riscv_lsu.v:160.23-160.61" *) 32'd35;
  assign _1691_ = _1650_ == (* src = "./riscv_lsu.v:161.23-161.63" *) 32'd4131;
  assign _1692_ = _1651_ == (* src = "./riscv_lsu.v:162.23-162.63" *) 32'd8227;
  assign _1693_ = _1652_ == (* src = "./riscv_lsu.v:164.18-164.55" *) 32'd3;
  assign _1694_ = _1653_ == (* src = "./riscv_lsu.v:164.61-164.101" *) 32'd16387;
  assign _1695_ = _1654_ == (* src = "./riscv_lsu.v:165.18-165.58" *) 32'd4099;
  assign _1696_ = _1655_ == (* src = "./riscv_lsu.v:165.64-165.104" *) 32'd20483;
  assign _1697_ = _1656_ == (* src = "./riscv_lsu.v:166.18-166.58" *) 32'd8195;
  assign _1698_ = _1657_ == (* src = "./riscv_lsu.v:166.64-166.104" *) 32'd24579;
  assign _1699_ = _1658_ == (* src = "./riscv_lsu.v:167.18-167.56" *) 32'd35;
  assign _1700_ = _1659_ == (* src = "./riscv_lsu.v:168.18-168.58" *) 32'd4131;
  assign _1701_ = _1660_ == (* src = "./riscv_lsu.v:169.18-169.58" *) 32'd8227;
  assign _1702_ = _1661_ == (* src = "./riscv_lsu.v:171.21-171.61" *) 32'd8227;
  assign _1703_ = _1662_ == (* src = "./riscv_lsu.v:171.67-171.107" *) 32'd8195;
  assign _1704_ = _1663_ == (* src = "./riscv_lsu.v:171.113-171.153" *) 32'd24579;
  assign _1705_ = _1664_ == (* src = "./riscv_lsu.v:172.21-172.61" *) 32'd4131;
  assign _1706_ = _1665_ == (* src = "./riscv_lsu.v:172.67-172.107" *) 32'd4099;
  assign _1707_ = _1666_ == (* src = "./riscv_lsu.v:172.113-172.153" *) 32'd20483;
  assign _1708_ = _1667_ == (* src = "./riscv_lsu.v:188.28-188.68" *) 32'd4211;
  assign _1709_ = _1668_ == (* src = "./riscv_lsu.v:202.28-202.68" *) 32'd8227;
  assign _1710_ = _1669_ == (* src = "./riscv_lsu.v:207.33-207.73" *) 32'd4131;
  assign _1711_ = _1670_ == (* src = "./riscv_lsu.v:222.33-222.71" *) 32'd35;
  assign _1712_ = _1671_ == (* src = "./riscv_lsu.v:253.29-253.69" *) 32'd4211;
  assign _1713_ = \u_lsu.opcode_opcode_i [31:20] == (* src = "./riscv_lsu.v:253.75-253.108" *) 12'h3a0;
  assign _1714_ = _1672_ == (* src = "./riscv_lsu.v:254.29-254.69" *) 32'd4211;
  assign _1715_ = \u_lsu.opcode_opcode_i [31:20] == (* src = "./riscv_lsu.v:254.75-254.108" *) 12'h3a1;
  assign _1716_ = _1673_ == (* src = "./riscv_lsu.v:255.29-255.69" *) 32'd4211;
  assign _1717_ = \u_lsu.opcode_opcode_i [31:20] == (* src = "./riscv_lsu.v:255.75-255.108" *) 12'h3a2;
  assign _1718_ = \u_lsu.mem_addr_r  >= (* src = "./riscv_lsu.v:315.26-315.58" *) 32'd2147483648;
  assign _1719_ = \u_lsu.mem_addr_r  <= (* src = "./riscv_lsu.v:315.62-315.94" *) 32'd2415919103;
  assign _1720_ = _1762_ && (* src = "./riscv_lsu.v:121.26-121.121" *) \u_lsu.mem_accept_i ;
  assign _1721_ = \u_lsu.pending_lsu_e2_q  && (* src = "./riscv_lsu.v:134.23-134.60" *) _1752_;
  assign _1722_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:188.9-188.69" *) _1708_;
  assign _1723_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:190.14-190.43" *) \u_lsu.load_inst_w ;
  assign _1724_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:195.9-195.38" *) \u_lsu.req_sw_lw_w ;
  assign _1725_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:197.14-197.43" *) \u_lsu.req_sh_lh_w ;
  assign _1726_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:200.17-200.46" *) \u_lsu.load_inst_w ;
  assign _1727_ = _1726_ && (* src = "./riscv_lsu.v:200.17-200.66" *) _1753_;
  assign _1728_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:202.9-202.69" *) _1709_;
  assign _1729_ = _1728_ && (* src = "./riscv_lsu.v:202.9-202.89" *) _1754_;
  assign _1730_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:207.14-207.74" *) _1710_;
  assign _1731_ = _1730_ && (* src = "./riscv_lsu.v:207.14-207.94" *) _1755_;
  assign _1732_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:222.14-222.72" *) _1711_;
  assign _1733_ = _1712_ && (* src = "./riscv_lsu.v:253.28-253.123" *) _1713_;
  assign _1734_ = _1714_ && (* src = "./riscv_lsu.v:254.28-254.123" *) _1715_;
  assign _1735_ = _1716_ && (* src = "./riscv_lsu.v:255.28-255.123" *) _1717_;
  assign _1736_ = _1782_ && (* src = "./riscv_lsu.v:295.10-295.75" *) \u_lsu.delay_lsu_e2_w ;
  assign _1737_ = _1786_ && (* src = "./riscv_lsu.v:297.12-297.113" *) _1756_;
  assign _1738_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:308.27-308.56" *) \u_lsu.load_inst_w ;
  assign _1739_ = _1718_ && (* src = "./riscv_lsu.v:315.26-315.94" *) _1719_;
  assign _1740_ = \u_lsu.opcode_valid_i  && (* src = "./riscv_lsu.v:316.26-316.105" *) _1789_;
  assign _1741_ = _1793_ && (* src = "./riscv_lsu.v:337.28-337.129" *) _1758_;
  assign _1742_ = _1799_ && (* src = "./riscv_lsu.v:356.15-356.110" *) \u_lsu.mem_accept_i ;
  assign _1743_ = \u_lsu.mem_unaligned_e1_q  && (* src = "./riscv_lsu.v:356.116-356.153" *) _1810_;
  assign _1744_ = \u_lsu.mem_ack_i  && (* src = "./riscv_lsu.v:385.10-385.34" *) \u_lsu.mem_error_i ;
  assign _1745_ = \u_lsu.mem_ack_i  && (* src = "./riscv_lsu.v:388.14-388.38" *) \u_lsu.resp_load_w ;
  assign _1746_ = \u_lsu.resp_signed_w  && (* src = "./riscv_lsu.v:399.17-399.48" *) _1628_[7];
  assign _1747_ = \u_lsu.resp_signed_w  && (* src = "./riscv_lsu.v:409.17-409.49" *) _1633_[15];
  assign _1748_ = \u_lsu.mem_error_i  && (* src = "./riscv_lsu.v:422.31-422.58" *) \u_lsu.resp_load_w ;
  assign _1749_ = \u_lsu.mem_error_i  && (* src = "./riscv_lsu.v:423.31-423.58" *) _1812_;
  assign _1750_ = \u_lsu.mem_error_i  && (* src = "./riscv_lsu.v:424.31-424.62" *) \u_lsu.mem_load_fault_i ;
  assign _1751_ = \u_lsu.mem_error_i  && (* src = "./riscv_lsu.v:425.31-425.63" *) \u_lsu.mem_store_fault_i ;
  assign _1752_ = ! (* src = "./riscv_lsu.v:134.43-134.60" *) \u_lsu.complete_ok_e2_w ;
  assign _1753_ = ! (* src = "./riscv_lsu.v:200.50-200.66" *) _1615_;
  assign _1754_ = ! (* src = "./riscv_lsu.v:202.73-202.89" *) _1615_;
  assign _1755_ = ! (* src = "./riscv_lsu.v:207.78-207.94" *) _1615_;
  assign _1756_ = ! (* src = "./riscv_lsu.v:297.100-297.113" *) \u_lsu.mem_accept_i ;
  assign _1757_ = ! (* src = "./riscv_lsu.v:297.10-297.114" *) _1737_;
  assign _1758_ = ! (* src = "./riscv_lsu.v:337.116-337.129" *) \u_lsu.mem_accept_i ;
  assign _1759_ = \u_lsu.mem_rd_o  || (* src = "./riscv_lsu.v:121.27-121.50" *) _1816_;
  assign _1760_ = _1759_ || (* src = "./riscv_lsu.v:121.27-121.69" *) \u_lsu.mem_writeback_o ;
  assign _1761_ = _1760_ || (* src = "./riscv_lsu.v:121.27-121.89" *) \u_lsu.mem_invalidate_o ;
  assign _1762_ = _1761_ || (* src = "./riscv_lsu.v:121.27-121.104" *) \u_lsu.mem_flush_o ;
  assign _1763_ = \u_lsu.complete_ok_e2_w  || (* src = "./riscv_lsu.v:130.10-130.47" *) \u_lsu.complete_err_e2_w ;
  assign _1764_ = _1681_ || (* src = "./riscv_lsu.v:149.21-150.63" *) _1682_;
  assign _1765_ = _1764_ || (* src = "./riscv_lsu.v:149.21-151.63" *) _1683_;
  assign _1766_ = _1765_ || (* src = "./riscv_lsu.v:149.21-152.63" *) _1684_;
  assign _1767_ = _1766_ || (* src = "./riscv_lsu.v:149.21-153.63" *) _1685_;
  assign _1768_ = _1767_ || (* src = "./riscv_lsu.v:149.21-154.63" *) _1686_;
  assign _1769_ = _1687_ || (* src = "./riscv_lsu.v:156.28-157.70" *) _1688_;
  assign _1770_ = _1769_ || (* src = "./riscv_lsu.v:156.28-158.70" *) _1689_;
  assign _1771_ = _1690_ || (* src = "./riscv_lsu.v:160.22-161.64" *) _1691_;
  assign _1772_ = _1771_ || (* src = "./riscv_lsu.v:160.22-162.64" *) _1692_;
  assign _1773_ = _1693_ || (* src = "./riscv_lsu.v:164.17-164.102" *) _1694_;
  assign _1774_ = _1695_ || (* src = "./riscv_lsu.v:165.17-165.105" *) _1696_;
  assign _1775_ = _1697_ || (* src = "./riscv_lsu.v:166.17-166.105" *) _1698_;
  assign _1776_ = _1702_ || (* src = "./riscv_lsu.v:171.20-171.108" *) _1703_;
  assign _1777_ = _1776_ || (* src = "./riscv_lsu.v:171.20-171.154" *) _1704_;
  assign _1778_ = _1705_ || (* src = "./riscv_lsu.v:172.20-172.108" *) _1706_;
  assign _1779_ = _1778_ || (* src = "./riscv_lsu.v:172.20-172.154" *) _1707_;
  assign _1780_ = \u_lsu.complete_err_e2_w  || (* src = "./riscv_lsu.v:279.10-279.49" *) \u_lsu.mem_unaligned_e2_q ;
  assign _1781_ = \u_lsu.mem_rd_q  || (* src = "./riscv_lsu.v:295.11-295.34" *) _1817_;
  assign _1782_ = _1781_ || (* src = "./riscv_lsu.v:295.11-295.56" *) \u_lsu.mem_unaligned_e1_q ;
  assign _1783_ = \u_lsu.mem_writeback_o  || (* src = "./riscv_lsu.v:297.13-297.48" *) \u_lsu.mem_invalidate_o ;
  assign _1784_ = _1783_ || (* src = "./riscv_lsu.v:297.13-297.63" *) \u_lsu.mem_flush_o ;
  assign _1785_ = _1784_ || (* src = "./riscv_lsu.v:297.13-297.75" *) \u_lsu.mem_rd_o ;
  assign _1786_ = _1785_ || (* src = "./riscv_lsu.v:297.13-297.95" *) _1804_;
  assign _1787_ = _1739_ || (* src = "./riscv_lsu.v:315.25-316.106" *) _1740_;
  assign _1788_ = \u_lsu.dcache_invalidate_w  || (* src = "./riscv_lsu.v:316.45-316.86" *) \u_lsu.dcache_writeback_w ;
  assign _1789_ = _1788_ || (* src = "./riscv_lsu.v:316.45-316.104" *) \u_lsu.dcache_flush_w ;
  assign _1790_ = \u_lsu.mem_writeback_o  || (* src = "./riscv_lsu.v:337.29-337.64" *) \u_lsu.mem_invalidate_o ;
  assign _1791_ = _1790_ || (* src = "./riscv_lsu.v:337.29-337.79" *) \u_lsu.mem_flush_o ;
  assign _1792_ = _1791_ || (* src = "./riscv_lsu.v:337.29-337.91" *) \u_lsu.mem_rd_o ;
  assign _1793_ = _1792_ || (* src = "./riscv_lsu.v:337.29-337.111" *) _1805_;
  assign _1794_ = _1741_ || (* src = "./riscv_lsu.v:337.27-337.148" *) \u_lsu.delay_lsu_e2_w ;
  assign _1795_ = _1794_ || (* src = "./riscv_lsu.v:337.27-337.170" *) \u_lsu.mem_unaligned_e1_q ;
  assign _1796_ = \u_lsu.mem_rd_o  || (* src = "./riscv_lsu.v:356.16-356.39" *) _1818_;
  assign _1797_ = _1796_ || (* src = "./riscv_lsu.v:356.16-356.58" *) \u_lsu.mem_writeback_o ;
  assign _1798_ = _1797_ || (* src = "./riscv_lsu.v:356.16-356.78" *) \u_lsu.mem_invalidate_o ;
  assign _1799_ = _1798_ || (* src = "./riscv_lsu.v:356.16-356.93" *) \u_lsu.mem_flush_o ;
  assign _1800_ = _1742_ || (* src = "./riscv_lsu.v:356.14-356.154" *) _1743_;
  assign _1801_ = \u_lsu.mem_ack_i  || (* src = "./riscv_lsu.v:362.13-362.44" *) \u_lsu.mem_unaligned_e2_q ;
  assign _1802_ = _1744_ || (* src = "./riscv_lsu.v:385.9-385.57" *) \u_lsu.mem_unaligned_e2_q ;
  assign _1803_ = _1613_[1:0] != (* src = "./riscv_lsu.v:196.28-196.51" *) 2'h0;
  assign _1804_ = \u_lsu.mem_wr_o  != (* src = "./riscv_lsu.v:297.79-297.95" *) 4'h0;
  assign _1805_ = \u_lsu.mem_wr_o  != (* src = "./riscv_lsu.v:337.95-337.111" *) 4'h0;
  assign _1806_ = ~ (* src = "./riscv_lsu.v:122.38-122.50" *) \u_lsu.mem_error_i ;
  assign _1807_ = ~ (* src = "./riscv_lsu.v:143.48-143.63" *) \u_lsu.delay_lsu_e2_w ;
  assign _1808_ = ~ (* src = "./riscv_lsu.v:328.38-328.53" *) \u_lsu.delay_lsu_e2_w ;
  assign _1809_ = ~ (* src = "./riscv_lsu.v:329.38-329.58" *) { \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w  };
  assign _1810_ = ~ (* src = "./riscv_lsu.v:356.138-356.153" *) \u_lsu.delay_lsu_e2_w ;
  assign _1811_ = ~ (* src = "./riscv_lsu.v:421.52-421.64" *) \u_lsu.resp_load_w ;
  assign _1812_ = ~ (* src = "./riscv_lsu.v:423.46-423.58" *) \u_lsu.resp_load_w ;
  assign _1813_ = \u_lsu.req_lb_w  | (* src = "./riscv_lsu.v:309.27-309.46" *) \u_lsu.req_sb_w ;
  assign _1814_ = \u_lsu.req_lh_w  | (* src = "./riscv_lsu.v:310.27-310.46" *) \u_lsu.req_sh_w ;
  assign _1815_ = \u_lsu.mem_ack_i  | (* src = "./riscv_lsu.v:417.31-417.61" *) \u_lsu.mem_unaligned_e2_q ;
  assign _1816_ = | (* src = "./riscv_lsu.v:121.40-121.49" *) \u_lsu.mem_wr_o ;
  assign _1817_ = | (* src = "./riscv_lsu.v:295.24-295.33" *) \u_lsu.mem_wr_q ;
  assign _1818_ = | (* src = "./riscv_lsu.v:356.29-356.38" *) \u_lsu.mem_wr_o ;
  assign _1819_ = \u_lsu.fault_load_align_w  ? (* src = "./riscv_lsu.v:428.40-434.44" *) 6'h14 : _1820_;
  assign _1820_ = \u_lsu.fault_store_align_w  ? (* src = "./riscv_lsu.v:429.40-434.44" *) 6'h16 : _1821_;
  assign _1821_ = \u_lsu.fault_load_page_w  ? (* src = "./riscv_lsu.v:430.40-434.44" *) 6'h1d : _1822_;
  assign _1822_ = \u_lsu.fault_store_page_w  ? (* src = "./riscv_lsu.v:431.40-434.44" *) 6'h1f : _1823_;
  assign _1823_ = \u_lsu.fault_load_bus_w  ? (* src = "./riscv_lsu.v:432.40-434.44" *) 6'h15 : _1824_;
  assign _1824_ = \u_lsu.fault_store_bus_w  ? (* src = "./riscv_lsu.v:433.40-434.44" *) 6'h17 : 6'h00;
  assign _1840_ = \u_lsu.u_lsu_request.wr_ptr_q  + (* src = "./riscv_lsu.v:500.28-500.40" *) 32'd1;
  assign _1841_ = \u_lsu.u_lsu_request.rd_ptr_q  + (* src = "./riscv_lsu.v:505.26-505.38" *) 32'd1;
  assign _1842_ = \u_lsu.u_lsu_request.count_q  + (* src = "./riscv_lsu.v:509.20-509.31" *) 32'd1;
  assign _1843_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_lsu.v:497.9-497.26" *) \u_lsu.u_lsu_request.accept_o ;
  assign _1844_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_lsu.v:504.9-504.24" *) \u_lsu.u_lsu_request.valid_o ;
  assign _1845_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_lsu.v:508.10-508.27" *) \u_lsu.u_lsu_request.accept_o ;
  assign _1846_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_lsu.v:508.33-508.48" *) \u_lsu.u_lsu_request.valid_o ;
  assign _1847_ = _1845_ & (* src = "./riscv_lsu.v:508.9-508.49" *) _1857_;
  assign _1848_ = \u_lsu.u_lsu_request.push_i  & (* src = "./riscv_lsu.v:511.16-511.33" *) \u_lsu.u_lsu_request.accept_o ;
  assign _1849_ = \u_lsu.u_lsu_request.pop_i  & (* src = "./riscv_lsu.v:511.38-511.53" *) \u_lsu.u_lsu_request.valid_o ;
  assign _1850_ = _1858_ & (* src = "./riscv_lsu.v:511.14-511.54" *) _1849_;
  assign _1855_ = \u_lsu.u_lsu_request.count_q  != (* src = "./riscv_lsu.v:519.25-519.37" *) 32'd0;
  assign _1856_ = \u_lsu.u_lsu_request.count_q  != (* src = "./riscv_lsu.v:520.25-520.41" *) 32'd2;
  assign _1857_ = ~ (* src = "./riscv_lsu.v:508.31-508.49" *) _1846_;
  assign _1858_ = ~ (* src = "./riscv_lsu.v:511.14-511.34" *) _1848_;
  assign _1859_ = \u_lsu.u_lsu_request.count_q  - (* src = "./riscv_lsu.v:512.20-512.31" *) 32'd1;
  assign _1872_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:107.10-107.40" *) 32'd4261441663;
  assign _1873_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:109.15-109.45" *) 32'd4261441663;
  assign _1874_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:130.26-130.56" *) 32'd4261441663;
  assign _1875_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:89.25-89.55" *) 32'd4261441663;
  assign _1876_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:90.25-90.55" *) 32'd4261441663;
  assign _1877_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:91.25-91.55" *) 32'd4261441663;
  assign _1878_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:92.25-92.55" *) 32'd4261441663;
  assign _1879_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:97.10-97.40" *) 32'd4261441663;
  assign _1880_ = \u_mul.opcode_opcode_i  & (* src = "./riscv_multiplier.v:99.15-99.45" *) 32'd4261441663;
  assign _1881_ = _1872_ == (* src = "./riscv_multiplier.v:107.9-107.56" *) 32'd33562675;
  assign _1882_ = _1873_ == (* src = "./riscv_multiplier.v:109.14-109.61" *) 32'd33558579;
  assign _1883_ = _1874_ == (* src = "./riscv_multiplier.v:130.25-130.72" *) 32'd33554483;
  assign _1884_ = _1875_ == (* src = "./riscv_multiplier.v:89.24-89.71" *) 32'd33554483;
  assign _1885_ = _1876_ == (* src = "./riscv_multiplier.v:90.24-90.71" *) 32'd33558579;
  assign _1886_ = _1877_ == (* src = "./riscv_multiplier.v:91.24-91.71" *) 32'd33562675;
  assign _1887_ = _1878_ == (* src = "./riscv_multiplier.v:92.24-92.71" *) 32'd33566771;
  assign _1888_ = _1879_ == (* src = "./riscv_multiplier.v:97.9-97.56" *) 32'd33562675;
  assign _1889_ = _1880_ == (* src = "./riscv_multiplier.v:99.14-99.61" *) 32'd33558579;
  assign _1890_ = \u_mul.opcode_valid_i  && (* src = "./riscv_multiplier.v:126.10-126.39" *) \u_mul.mult_inst_w ;
  assign _1891_ = _1884_ || (* src = "./riscv_multiplier.v:89.23-90.72" *) _1885_;
  assign _1892_ = _1891_ || (* src = "./riscv_multiplier.v:89.23-91.72" *) _1886_;
  assign _1893_ = _1892_ || (* src = "./riscv_multiplier.v:89.23-92.72" *) _1887_;
  assign _1894_ = { \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q  } * (* src = "./riscv_multiplier.v:139.24-139.113" *) { \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q  };
  assign _1895_ = ~ (* src = "./riscv_multiplier.v:130.23-130.73" *) _1883_;
  assign _1896_ = ~ (* src = "./riscv_multiplier.v:149.10-149.17" *) \u_mul.hold_i ;
  assign _1897_ = ~ (* src = "./riscv_multiplier.v:155.10-155.17" *) \u_mul.hold_i ;
  assign _1898_ = \u_mul.mulhi_sel_e1_q  ? (* src = "./riscv_multiplier.v:143.16-143.75" *) \u_mul.mult_result_w [63:32] : \u_mul.mult_result_w [31:0];
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0014_ = _0089_;
    _0002_ = _0092_;
    _0004_ = \u_csr.opcode_opcode_i [29:28];
    _0005_ = _0050_;
    _0007_ = _0094_;
    _0008_ = _0099_;
    _0003_ = 1'h0;
  end
  always @* begin
      \u_csr.csr_priv_r  <= _0004_;
      \u_csr.csr_readonly_r  <= _0005_;
      \u_csr.csr_write_r  <= _0007_;
      \u_csr.set_r  <= _0014_;
      \u_csr.clr_r  <= _0002_;
      \u_csr.csr_fault_r  <= _0003_;
      \u_csr.data_r  <= _0008_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0012_ = \u_csr.rd_valid_e1_q ;
    _0011_ = \u_csr.rd_result_e1_q ;
    _0006_ = \u_csr.csr_wdata_e1_q ;
    _0009_ = \u_csr.exception_e1_q ;
    (* src = "./riscv_csr.v:220.1-270.4" *)
    if (\u_csr.rst_i ) begin
      _0012_ = 1'h0;
      _0011_ = 32'd0;
      _0006_ = 32'd0;
      _0009_ = 6'h00;
    end else begin
      (* src = "./riscv_csr.v:227.6-270.4" *)
      if (\u_csr.opcode_valid_i ) begin
        _0012_ = _0072_;
        (* src = "./riscv_csr.v:233.5-236.40" *)
        if (_0077_) begin
          _0011_ = \u_csr.opcode_opcode_i ;
        end else begin
          _0011_ = \u_csr.csr_rdata_w ;
        end
        (* src = "./riscv_csr.v:239.5-254.33" *)
        if (_0052_) begin
          _0009_ = _0017_;
        end else begin
          (* src = "./riscv_csr.v:242.10-254.33" *)
          if (\u_csr.eret_fault_w ) begin
            _0009_ = 6'h12;
          end else begin
            (* src = "./riscv_csr.v:244.10-254.33" *)
            if (_0053_) begin
              _0009_ = _0018_;
            end else begin
              (* src = "./riscv_csr.v:246.10-254.33" *)
              if (_0054_) begin
                _0009_ = 6'h13;
              end else begin
                (* src = "./riscv_csr.v:248.10-254.33" *)
                if (_0078_) begin
                  _0009_ = 6'h12;
                end else begin
                  (* src = "./riscv_csr.v:251.10-254.33" *)
                  if (_0080_) begin
                    _0009_ = 6'h34;
                  end else begin
                    _0009_ = 6'h00;
                  end
                end
              end
            end
          end
        end
        (* src = "./riscv_csr.v:257.5-262.49" *)
        if (_0073_) begin
          _0006_ = \u_csr.data_r ;
        end else begin
          (* src = "./riscv_csr.v:259.10-262.49" *)
          if (\u_csr.set_r ) begin
            _0006_ = _0097_;
          end else begin
            (* src = "./riscv_csr.v:261.10-262.49" *)
            if (\u_csr.clr_r ) begin
              _0006_ = _0035_;
            end else begin
            end
          end
        end
      end else begin
        _0012_ = 1'h0;
        _0011_ = 32'd0;
        _0006_ = 32'd0;
        _0009_ = 6'h00;
      end
    end
  end
  always @(posedge \u_csr.clk_i ) begin
      \u_csr.rd_valid_e1_q  <= _0012_;
      \u_csr.rd_result_e1_q  <= _0011_;
      \u_csr.csr_wdata_e1_q  <= _0006_;
      \u_csr.exception_e1_q  <= _0009_;
  end
  always @(posedge \u_csr.rst_i ) begin
      \u_csr.rd_valid_e1_q  <= _0012_;
      \u_csr.rd_result_e1_q  <= _0011_;
      \u_csr.csr_wdata_e1_q  <= _0006_;
      \u_csr.exception_e1_q  <= _0009_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0015_ = \u_csr.take_interrupt_q ;
    (* src = "./riscv_csr.v:283.1-286.66" *)
    if (\u_csr.rst_i ) begin
      _0015_ = 1'h0;
    end else begin
      _0015_ = _0036_;
    end
  end
  always @(posedge \u_csr.clk_i ) begin
      \u_csr.take_interrupt_q  <= _0015_;
  end
  always @(posedge \u_csr.rst_i ) begin
      \u_csr.take_interrupt_q  <= _0015_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0016_ = \u_csr.tlb_flush_q ;
    (* src = "./riscv_csr.v:296.1-299.46" *)
    if (\u_csr.rst_i ) begin
      _0016_ = 1'h0;
    end else begin
      _0016_ = _0081_;
    end
  end
  always @(posedge \u_csr.clk_i ) begin
      \u_csr.tlb_flush_q  <= _0016_;
  end
  always @(posedge \u_csr.rst_i ) begin
      \u_csr.tlb_flush_q  <= _0016_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0010_ = \u_csr.ifence_q ;
    (* src = "./riscv_csr.v:307.1-310.29" *)
    if (\u_csr.rst_i ) begin
      _0010_ = 1'h0;
    end else begin
      _0010_ = \u_csr.ifence_w ;
    end
  end
  always @(posedge \u_csr.clk_i ) begin
      \u_csr.ifence_q  <= _0010_;
  end
  always @(posedge \u_csr.rst_i ) begin
      \u_csr.ifence_q  <= _0010_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0000_ = \u_csr.branch_q ;
    _0001_ = \u_csr.branch_target_q ;
    _0013_ = \u_csr.reset_q ;
    (* src = "./riscv_csr.v:322.1-338.4" *)
    if (\u_csr.rst_i ) begin
      _0001_ = 32'd0;
      _0000_ = 1'h0;
      _0013_ = 1'h1;
    end else begin
      (* src = "./riscv_csr.v:328.6-338.4" *)
      if (\u_csr.reset_q ) begin
        _0001_ = \u_csr.reset_vector_i ;
        _0000_ = 1'h1;
        _0013_ = 1'h0;
      end else begin
        _0000_ = \u_csr.csr_branch_w ;
        _0001_ = \u_csr.csr_target_w ;
      end
    end
  end
  always @(posedge \u_csr.clk_i ) begin
      \u_csr.branch_q  <= _0000_;
      \u_csr.branch_target_q  <= _0001_;
      \u_csr.reset_q  <= _0013_;
  end
  always @(posedge \u_csr.rst_i ) begin
      \u_csr.branch_q  <= _0000_;
      \u_csr.branch_target_q  <= _0001_;
      \u_csr.reset_q  <= _0013_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0150_ = _0183_;
    _0149_ = _0182_;
    _0152_ = _0184_;
    (* src = "./riscv_csr_regfile.v:134.5-149.8" *)
          _0183_ = _0302_;
      _0182_ = _0384_;
      _0184_ = 2'h3;
    end
  end
  always @* begin
      \u_csr.u_csrfile.irq_pending_r  <= _0150_;
      \u_csr.u_csrfile.irq_masked_r  <= _0149_;
      \u_csr.u_csrfile.irq_priv_r  <= _0152_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0151_ = \u_csr.u_csrfile.irq_priv_q ;
    (* src = "./riscv_csr_regfile.v:154.1-157.30" *)
    if (\u_csr.u_csrfile.rst_i ) begin
      _0151_ = 2'h3;
    end else begin
      (* src = "./riscv_csr_regfile.v:156.6-157.30" *)
      if (_0382_) begin
        _0151_ = \u_csr.u_csrfile.irq_priv_r ;
      end else begin
      end
    end
  end
  always @(posedge \u_csr.u_csrfile.clk_i ) begin
      \u_csr.u_csrfile.irq_priv_q  <= _0151_;
  end
  always @(posedge \u_csr.u_csrfile.rst_i ) begin
      \u_csr.u_csrfile.irq_priv_q  <= _0151_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0122_ = \u_csr.u_csrfile.csr_mip_upd_q ;
    (* src = "./riscv_csr_regfile.v:165.1-170.27" *)
    if (\u_csr.u_csrfile.rst_i ) begin
      _0122_ = 1'h0;
    end else begin
      (* src = "./riscv_csr_regfile.v:167.6-170.27" *)
      if (_0371_) begin
        _0122_ = 1'h1;
      end else begin
        (* src = "./riscv_csr_regfile.v:169.6-170.27" *)
        if (_0373_) begin
          _0122_ = 1'h0;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_csr.u_csrfile.clk_i ) begin
      \u_csr.u_csrfile.csr_mip_upd_q  <= _0122_;
  end
  always @(posedge \u_csr.u_csrfile.rst_i ) begin
      \u_csr.u_csrfile.csr_mip_upd_q  <= _0122_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0153_ = _0185_;
    (* src = "./riscv_csr_regfile.v:182.5-212.12" *)
    casez (\u_csr.u_csrfile.csr_raddr_i )
      12'h340:
          _0185_ = _0303_;
      12'h341:
          _0185_ = _0304_;
      12'h305:
          _0185_ = _0305_;
      12'h342:
          _0185_ = _0306_;
      12'h343:
          _0185_ = _0307_;
      12'h300:
          _0185_ = _0308_;
      12'h344:
          _0185_ = _0309_;
      12'h304:
          _0185_ = _0310_;
      12'hc00, 12'hc01:
          _0185_ = \u_csr.u_csrfile.csr_mcycle_q ;
      12'hc81:
          _0185_ = \u_csr.u_csrfile.csr_mcycle_h_q ;
      12'hf14:
          _0185_ = \u_csr.u_csrfile.cpu_id_i ;
      12'h301:
          _0185_ = \u_csr.u_csrfile.misa_i ;
      12'h302:
          _0185_ = 32'd0;
      12'h303:
          _0185_ = 32'd0;
      12'h7c0:
          _0185_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
      12'h100:
          _0185_ = 32'd0;
      12'h144:
          _0185_ = 32'd0;
      12'h104:
          _0185_ = 32'd0;
      12'h141:
          _0185_ = 32'd0;
      12'h105:
          _0185_ = 32'd0;
      12'h142:
          _0185_ = 32'd0;
      12'h143:
          _0185_ = 32'd0;
      12'h180:
          _0185_ = 32'd0;
      12'h140:
          _0185_ = 32'd0;
      default:
          _0185_ = 32'd0;
    endcase
  end
  always @* begin
      \u_csr.u_csrfile.rdata_r  <= _0153_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    { _0119_[31:12], _0119_[10], _0119_[8], _0119_[6], _0119_[4:0] } = { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_q [4:0] };
    _0109_ = _0299_;
    _0113_ = _0164_;
    _0106_ = _0162_;
    _0132_ = _0173_;
    _0142_ = _0178_;
    _0134_ = _0174_;
    _0117_ = _0166_;
    _0124_ = _0169_;
    _0126_ = _0170_;
    _0130_ = _0172_;
    _0111_ = _0163_;
    _0115_ = _0165_;
    _0140_ = _0177_;
    _0148_ = _0181_;
    _0138_ = _0176_;
    _0146_ = _0180_;
    _0136_ = _0175_;
    _0144_ = _0179_;
    _0119_[9] = _0167_;
    _0119_[11] = _0193_;
    _0128_ = _0280_;
    _0119_[5] = _0259_;
    _0119_[7] = _0278_;
    _0121_ = _0381_;
    (* src = "./riscv_csr_regfile.v:281.5-465.8" *)
    if (_0343_) begin
      { _0178_[31:13], _0178_[10:9], _0178_[6], _0178_[4], _0178_[2], _0178_[0] } = { \u_csr.u_csrfile.csr_sr_q [31:13], \u_csr.u_csrfile.csr_sr_q [10:9], \u_csr.u_csrfile.csr_sr_q [6], \u_csr.u_csrfile.csr_sr_q [4], \u_csr.u_csrfile.csr_sr_q [2], \u_csr.u_csrfile.csr_sr_q [0] };
      _0174_ = \u_csr.u_csrfile.csr_mtvec_q ;
      _0168_ = \u_csr.u_csrfile.csr_mip_q ;
      _0166_ = \u_csr.u_csrfile.csr_mie_q ;
      _0170_ = \u_csr.u_csrfile.csr_mscratch_q ;
      _0172_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
      _0171_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
      _0163_ = \u_csr.u_csrfile.csr_medeleg_q ;
      _0165_ = \u_csr.u_csrfile.csr_mideleg_q ;
      _0181_ = \u_csr.u_csrfile.csr_stvec_q ;
      _0175_ = \u_csr.u_csrfile.csr_satp_q ;
      _0179_ = \u_csr.u_csrfile.csr_sscratch_q ;
      _0164_ = _0190_;
      _0162_ = _0188_;
      _0173_ = _0199_;
      _0178_[1] = _0204_;
      _0178_[3] = _0226_;
      _0178_[5] = _0248_;
      _0178_[8:7] = _0270_;
      _0178_[12:11] = _0284_;
      _0169_ = _0195_;
      _0177_ = _0203_;
      _0176_ = _0202_;
      _0180_ = _0206_;
      (* src = "./riscv_csr_regfile.v:284.9-332.12" *)
      if (_0344_) begin
        _0204_ = \u_csr.u_csrfile.csr_sr_q [1];
        _0248_ = \u_csr.u_csrfile.csr_sr_q [5];
        _0270_[1] = \u_csr.u_csrfile.csr_sr_q [8];
        _0203_ = \u_csr.u_csrfile.csr_sepc_q ;
        _0202_ = \u_csr.u_csrfile.csr_scause_q ;
        _0206_ = \u_csr.u_csrfile.csr_stval_q ;
        _0270_[0] = \u_csr.u_csrfile.csr_sr_q [3];
        _0284_ = \u_csr.u_csrfile.csr_mpriv_q ;
        _0226_ = 1'h0;
        _0195_ = 2'h3;
        _0190_ = \u_csr.u_csrfile.exception_pc_i ;
        _0199_ = 32'd0;
        _0188_ = _0210_;
        (* src = "./riscv_csr_regfile.v:301.13-306.51" *)
        if (\u_csr.u_csrfile.interrupt_o [3]) begin
          _0210_ = 32'd2147483651;
        end else begin
          _0210_ = _0232_;
          (* src = "./riscv_csr_regfile.v:303.18-306.51" *)
          if (\u_csr.u_csrfile.interrupt_o [7]) begin
            _0232_ = 32'd2147483655;
          end else begin
            _0232_ = _0254_;
            (* src = "./riscv_csr_regfile.v:305.18-306.51" *)
            if (\u_csr.u_csrfile.interrupt_o [11]) begin
              _0254_ = 32'd2147483659;
            end else begin
              _0254_ = \u_csr.u_csrfile.csr_mcause_q ;
            end
          end
        end
      end else begin
        _0190_ = \u_csr.u_csrfile.csr_mepc_q ;
        _0188_ = \u_csr.u_csrfile.csr_mcause_q ;
        _0199_ = \u_csr.u_csrfile.csr_mtval_q ;
        _0226_ = \u_csr.u_csrfile.csr_sr_q [3];
        _0270_[0] = \u_csr.u_csrfile.csr_sr_q [7];
        _0284_ = \u_csr.u_csrfile.csr_sr_q [12:11];
        _0248_ = \u_csr.u_csrfile.csr_sr_q [1];
        _0270_[1] = _0345_;
        _0204_ = 1'h0;
        _0195_ = 2'h1;
        _0203_ = \u_csr.u_csrfile.exception_pc_i ;
        _0206_ = 32'd0;
        _0202_ = _0224_;
        (* src = "./riscv_csr_regfile.v:326.13-331.50" *)
        if (\u_csr.u_csrfile.interrupt_o [1]) begin
          _0224_ = 32'd2147483649;
        end else begin
          _0224_ = _0246_;
          (* src = "./riscv_csr_regfile.v:328.18-331.50" *)
          if (\u_csr.u_csrfile.interrupt_o [5]) begin
            _0246_ = 32'd2147483653;
          end else begin
            _0246_ = _0268_;
            (* src = "./riscv_csr_regfile.v:330.18-331.50" *)
            if (\u_csr.u_csrfile.interrupt_o [9]) begin
              _0268_ = 32'd2147483657;
            end else begin
              _0268_ = \u_csr.u_csrfile.csr_scause_q ;
            end
          end
        end
      end
    end else begin
      _0164_ = _0212_;
      _0162_ = _0276_;
      _0173_ = _0221_;
      _0178_ = _0290_;
      _0174_ = _0200_;
      _0168_ = _0194_;
      _0166_ = _0192_;
      _0169_ = _0217_;
      _0170_ = _0196_;
      _0172_ = _0198_;
      _0171_ = _0197_;
      _0163_ = _0189_;
      _0165_ = _0191_;
      _0177_ = _0225_;
      _0181_ = _0207_;
      _0176_ = _0282_;
      _0180_ = _0228_;
      _0175_ = _0201_;
      _0179_ = _0205_;
      (* src = "./riscv_csr_regfile.v:335.10-465.8" *)
      if (_0362_) begin
        _0212_ = \u_csr.u_csrfile.csr_mepc_q ;
        _0276_ = \u_csr.u_csrfile.csr_mcause_q ;
        _0221_ = \u_csr.u_csrfile.csr_mtval_q ;
        { _0290_[31:13], _0290_[10:9], _0290_[6], _0290_[4], _0290_[2], _0290_[0] } = { \u_csr.u_csrfile.csr_sr_q [31:13], \u_csr.u_csrfile.csr_sr_q [10:9], \u_csr.u_csrfile.csr_sr_q [6], \u_csr.u_csrfile.csr_sr_q [4], \u_csr.u_csrfile.csr_sr_q [2], \u_csr.u_csrfile.csr_sr_q [0] };
        _0200_ = \u_csr.u_csrfile.csr_mtvec_q ;
        _0194_ = \u_csr.u_csrfile.csr_mip_q ;
        _0192_ = \u_csr.u_csrfile.csr_mie_q ;
        _0196_ = \u_csr.u_csrfile.csr_mscratch_q ;
        _0198_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
        _0197_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
        _0189_ = \u_csr.u_csrfile.csr_medeleg_q ;
        _0191_ = \u_csr.u_csrfile.csr_mideleg_q ;
        _0225_ = \u_csr.u_csrfile.csr_sepc_q ;
        _0207_ = \u_csr.u_csrfile.csr_stvec_q ;
        _0282_ = \u_csr.u_csrfile.csr_scause_q ;
        _0228_ = \u_csr.u_csrfile.csr_stval_q ;
        _0201_ = \u_csr.u_csrfile.csr_satp_q ;
        _0205_ = \u_csr.u_csrfile.csr_sscratch_q ;
        _0290_[1] = _0295_;
        _0290_[3] = _0298_;
        _0290_[5] = _0154_;
        _0290_[8:7] = _0155_;
        _0290_[12:11] = _0156_;
        _0217_ = _0239_;
        (* src = "./riscv_csr_regfile.v:338.9-362.12" *)
        if (_0346_) begin
          _0295_ = \u_csr.u_csrfile.csr_sr_q [1];
          _0154_ = \u_csr.u_csrfile.csr_sr_q [5];
          _0155_[1] = \u_csr.u_csrfile.csr_sr_q [8];
          _0239_ = \u_csr.u_csrfile.csr_sr_q [12:11];
          _0298_ = \u_csr.u_csrfile.csr_sr_q [7];
          _0155_[0] = 1'h1;
          _0156_ = 2'h0;
        end else begin
          _0298_ = \u_csr.u_csrfile.csr_sr_q [3];
          _0155_[0] = \u_csr.u_csrfile.csr_sr_q [7];
          _0156_ = \u_csr.u_csrfile.csr_sr_q [12:11];
          _0239_ = _0385_;
          _0295_ = \u_csr.u_csrfile.csr_sr_q [5];
          _0154_ = 1'h1;
          _0155_[1] = 1'h0;
        end
      end else begin
        _0212_ = _0234_;
        _0276_ = _0286_;
        _0221_ = _0243_;
        _0290_ = _0157_;
        _0200_ = _0222_;
        _0194_ = _0216_;
        _0192_ = _0214_;
        _0217_ = _0261_;
        _0196_ = _0218_;
        _0198_ = _0220_;
        _0197_ = _0219_;
        _0189_ = _0211_;
        _0191_ = _0213_;
        _0225_ = _0247_;
        _0207_ = _0229_;
        _0282_ = _0289_;
        _0228_ = _0250_;
        _0201_ = _0223_;
        _0205_ = _0227_;
        (* src = "./riscv_csr_regfile.v:365.10-465.8" *)
        if (_0363_) begin
          _0234_ = \u_csr.u_csrfile.csr_mepc_q ;
          _0286_ = \u_csr.u_csrfile.csr_mcause_q ;
          _0243_ = \u_csr.u_csrfile.csr_mtval_q ;
          { _0157_[31:9], _0157_[7:6], _0157_[4:2], _0157_[0] } = { \u_csr.u_csrfile.csr_sr_q [31:9], \u_csr.u_csrfile.csr_sr_q [7:6], \u_csr.u_csrfile.csr_sr_q [4:2], \u_csr.u_csrfile.csr_sr_q [0] };
          _0222_ = \u_csr.u_csrfile.csr_mtvec_q ;
          _0216_ = \u_csr.u_csrfile.csr_mip_q ;
          _0214_ = \u_csr.u_csrfile.csr_mie_q ;
          _0218_ = \u_csr.u_csrfile.csr_mscratch_q ;
          _0220_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
          _0219_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
          _0211_ = \u_csr.u_csrfile.csr_medeleg_q ;
          _0213_ = \u_csr.u_csrfile.csr_mideleg_q ;
          _0229_ = \u_csr.u_csrfile.csr_stvec_q ;
          _0223_ = \u_csr.u_csrfile.csr_satp_q ;
          _0227_ = \u_csr.u_csrfile.csr_sscratch_q ;
          _0157_[5] = \u_csr.u_csrfile.csr_sr_q [1];
          _0157_[8] = _0347_;
          _0157_[1] = 1'h0;
          _0261_ = 2'h1;
          _0247_ = \u_csr.u_csrfile.exception_pc_i ;
          _0250_ = _0272_;
          _0289_ = { 28'h0000000, \u_csr.u_csrfile.exception_i [3:0] };
          (* src = "./riscv_csr_regfile.v:381.9-393.16" *)
          casez (\u_csr.u_csrfile.exception_i )
            6'h10, 6'h11, 6'h1c:
                _0272_ = \u_csr.u_csrfile.exception_pc_i ;
            6'h12, 6'h14, 6'h15, 6'h16, 6'h17, 6'h1d, 6'h1f:
                _0272_ = \u_csr.u_csrfile.exception_addr_i ;
            default:
                _0272_ = 32'd0;
          endcase
        end else begin
          _0234_ = _0256_;
          _0286_ = _0292_;
          _0243_ = _0265_;
          _0157_ = _0158_;
          _0222_ = _0244_;
          _0216_ = _0238_;
          _0214_ = _0236_;
          _0261_ = _0279_;
          _0218_ = _0240_;
          _0220_ = _0242_;
          _0219_ = _0241_;
          _0211_ = _0233_;
          _0213_ = _0235_;
          _0247_ = _0269_;
          _0229_ = _0251_;
          _0289_ = _0294_;
          _0250_ = _0285_;
          _0223_ = _0245_;
          _0227_ = _0249_;
          (* src = "./riscv_csr_regfile.v:399.10-465.8" *)
          if (\u_csr.u_csrfile.is_exception_w ) begin
            { _0158_[31:13], _0158_[10:8], _0158_[6:4], _0158_[2:0] } = { \u_csr.u_csrfile.csr_sr_q [31:13], \u_csr.u_csrfile.csr_sr_q [10:8], \u_csr.u_csrfile.csr_sr_q [6:4], \u_csr.u_csrfile.csr_sr_q [2:0] };
            _0244_ = \u_csr.u_csrfile.csr_mtvec_q ;
            _0238_ = \u_csr.u_csrfile.csr_mip_q ;
            _0236_ = \u_csr.u_csrfile.csr_mie_q ;
            _0240_ = \u_csr.u_csrfile.csr_mscratch_q ;
            _0242_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
            _0241_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
            _0233_ = \u_csr.u_csrfile.csr_medeleg_q ;
            _0235_ = \u_csr.u_csrfile.csr_mideleg_q ;
            _0269_ = \u_csr.u_csrfile.csr_sepc_q ;
            _0251_ = \u_csr.u_csrfile.csr_stvec_q ;
            _0294_ = \u_csr.u_csrfile.csr_scause_q ;
            _0285_ = \u_csr.u_csrfile.csr_stval_q ;
            _0245_ = \u_csr.u_csrfile.csr_satp_q ;
            _0249_ = \u_csr.u_csrfile.csr_sscratch_q ;
            _0158_[7] = \u_csr.u_csrfile.csr_sr_q [3];
            _0158_[12:11] = \u_csr.u_csrfile.csr_mpriv_q ;
            _0158_[3] = 1'h0;
            _0279_ = 2'h3;
            _0256_ = \u_csr.u_csrfile.exception_pc_i ;
            _0265_ = _0281_;
            _0292_ = { 28'h0000000, \u_csr.u_csrfile.exception_i [3:0] };
            (* src = "./riscv_csr_regfile.v:415.9-427.16" *)
            casez (\u_csr.u_csrfile.exception_i )
              6'h10, 6'h11, 6'h1c:
                  _0281_ = \u_csr.u_csrfile.exception_pc_i ;
              6'h12, 6'h14, 6'h15, 6'h16, 6'h17, 6'h1d, 6'h1f:
                  _0281_ = \u_csr.u_csrfile.exception_addr_i ;
              default:
                  _0281_ = 32'd0;
            endcase
          end else begin
            _0279_ = \u_csr.u_csrfile.csr_mpriv_q ;
            _0256_ = _0277_;
            _0292_ = _0296_;
            _0265_ = _0288_;
            _0158_ = _0159_;
            _0244_ = _0266_;
            _0238_ = _0260_;
            _0236_ = _0258_;
            _0240_ = _0262_;
            _0242_ = _0264_;
            _0241_ = _0263_;
            _0233_ = _0255_;
            _0235_ = _0257_;
            _0269_ = _0283_;
            _0251_ = _0273_;
            _0294_ = _0297_;
            _0285_ = _0291_;
            _0245_ = _0267_;
            _0249_ = _0271_;
            (* src = "./riscv_csr_regfile.v:434.9-464.16" *)
            casez (\u_csr.u_csrfile.csr_waddr_i )
              12'h340:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0262_ = _0313_;
                end
              12'h341:
                begin
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0277_ = _0314_;
                end
              12'h305:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0266_ = _0315_;
                end
              12'h342:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0296_ = _0316_;
                end
              12'h343:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0288_ = _0317_;
                end
              12'h300:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0159_ = _0318_;
                end
              12'h344:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0260_ = _0319_;
                end
              12'h304:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0258_ = _0320_;
                end
              12'h302:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0255_ = _0321_;
                end
              12'h303:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0257_ = _0322_;
                end
              12'h7c0:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0264_ = _0323_;
                  _0263_ = 1'h1;
                end
              12'h141:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0283_ = _0324_;
                end
              12'h105:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0273_ = _0325_;
                end
              12'h142:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0297_ = _0326_;
                end
              12'h143:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0291_ = _0327_;
                end
              12'h180:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0267_ = _0328_;
                end
              12'h140:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = _0329_;
                end
              12'h100:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0159_ = _0378_;
                end
              12'h144:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0260_ = _0379_;
                end
              12'h104:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                  _0258_ = _0380_;
                end
              default:
                begin
                  _0277_ = \u_csr.u_csrfile.csr_mepc_q ;
                  _0296_ = \u_csr.u_csrfile.csr_mcause_q ;
                  _0288_ = \u_csr.u_csrfile.csr_mtval_q ;
                  _0159_ = \u_csr.u_csrfile.csr_sr_q ;
                  _0266_ = \u_csr.u_csrfile.csr_mtvec_q ;
                  _0260_ = \u_csr.u_csrfile.csr_mip_q ;
                  _0258_ = \u_csr.u_csrfile.csr_mie_q ;
                  _0262_ = \u_csr.u_csrfile.csr_mscratch_q ;
                  _0264_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
                  _0263_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
                  _0255_ = \u_csr.u_csrfile.csr_medeleg_q ;
                  _0257_ = \u_csr.u_csrfile.csr_mideleg_q ;
                  _0283_ = \u_csr.u_csrfile.csr_sepc_q ;
                  _0273_ = \u_csr.u_csrfile.csr_stvec_q ;
                  _0297_ = \u_csr.u_csrfile.csr_scause_q ;
                  _0291_ = \u_csr.u_csrfile.csr_stval_q ;
                  _0267_ = \u_csr.u_csrfile.csr_satp_q ;
                  _0271_ = \u_csr.u_csrfile.csr_sscratch_q ;
                end
            endcase
          end
        end
      end
    end
    (* src = "./riscv_csr_regfile.v:469.5-469.70" *)
    if (_0364_) begin
      _0167_ = 1'h1;
    end else begin
      _0167_ = \u_csr.u_csrfile.csr_mip_next_q [9];
    end
    (* src = "./riscv_csr_regfile.v:470.5-470.71" *)
    if (_0365_) begin
      _0193_ = 1'h1;
    end else begin
      _0193_ = \u_csr.u_csrfile.csr_mip_next_q [11];
    end
    (* src = "./riscv_csr_regfile.v:471.5-471.69" *)
    if (_0366_) begin
      _0215_ = 1'h1;
    end else begin
      _0215_ = \u_csr.u_csrfile.csr_mip_next_q [5];
    end
    (* src = "./riscv_csr_regfile.v:472.5-472.69" *)
    if (_0367_) begin
      _0237_ = 1'h1;
    end else begin
      _0237_ = \u_csr.u_csrfile.csr_mip_next_q [7];
    end
    (* src = "./riscv_csr_regfile.v:475.5-482.8" *)
    if (_0368_) begin
      _0259_ = _0287_;
      _0278_ = _0293_;
      _0280_ = 1'h0;
      (* src = "./riscv_csr_regfile.v:477.9-480.48" *)
      if (\u_csr.u_csrfile.csr_mideleg_q [7]) begin
        _0293_ = _0237_;
        _0287_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
      end else begin
        _0287_ = _0215_;
        _0293_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
      end
    end else begin
      _0280_ = _0171_;
      _0259_ = _0215_;
      _0278_ = _0237_;
    end
  end
  always @* begin
      \u_csr.u_csrfile.csr_mepc_r  <= _0113_;
      \u_csr.u_csrfile.csr_mcause_r  <= _0106_;
      \u_csr.u_csrfile.csr_mtval_r  <= _0132_;
      \u_csr.u_csrfile.csr_sr_r  <= _0142_;
      \u_csr.u_csrfile.csr_mtvec_r  <= _0134_;
      \u_csr.u_csrfile.csr_mip_r  <= _0121_;
      \u_csr.u_csrfile.csr_mie_r  <= _0117_;
      \u_csr.u_csrfile.csr_mpriv_r  <= _0124_;
      \u_csr.u_csrfile.csr_mcycle_r  <= _0109_;
      \u_csr.u_csrfile.csr_mscratch_r  <= _0126_;
      \u_csr.u_csrfile.csr_mtimecmp_r  <= _0130_;
      \u_csr.u_csrfile.csr_mtime_ie_r  <= _0128_;
      \u_csr.u_csrfile.csr_medeleg_r  <= _0111_;
      \u_csr.u_csrfile.csr_mideleg_r  <= _0115_;
      \u_csr.u_csrfile.csr_mip_next_r  <= _0119_;
      \u_csr.u_csrfile.csr_sepc_r  <= _0140_;
      \u_csr.u_csrfile.csr_stvec_r  <= _0148_;
      \u_csr.u_csrfile.csr_scause_r  <= _0138_;
      \u_csr.u_csrfile.csr_stval_r  <= _0146_;
      \u_csr.u_csrfile.csr_satp_r  <= _0136_;
      \u_csr.u_csrfile.csr_sscratch_r  <= _0144_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0112_ = \u_csr.u_csrfile.csr_mepc_q ;
    _0105_ = \u_csr.u_csrfile.csr_mcause_q ;
    _0141_ = \u_csr.u_csrfile.csr_sr_q ;
    _0133_ = \u_csr.u_csrfile.csr_mtvec_q ;
    _0120_ = \u_csr.u_csrfile.csr_mip_q ;
    _0116_ = \u_csr.u_csrfile.csr_mie_q ;
    _0123_ = \u_csr.u_csrfile.csr_mpriv_q ;
    _0108_ = \u_csr.u_csrfile.csr_mcycle_q ;
    _0107_ = \u_csr.u_csrfile.csr_mcycle_h_q ;
    _0125_ = \u_csr.u_csrfile.csr_mscratch_q ;
    _0131_ = \u_csr.u_csrfile.csr_mtval_q ;
    _0129_ = \u_csr.u_csrfile.csr_mtimecmp_q ;
    _0127_ = \u_csr.u_csrfile.csr_mtime_ie_q ;
    _0110_ = \u_csr.u_csrfile.csr_medeleg_q ;
    _0114_ = \u_csr.u_csrfile.csr_mideleg_q ;
    _0139_ = \u_csr.u_csrfile.csr_sepc_q ;
    _0147_ = \u_csr.u_csrfile.csr_stvec_q ;
    _0137_ = \u_csr.u_csrfile.csr_scause_q ;
    _0145_ = \u_csr.u_csrfile.csr_stval_q ;
    _0135_ = \u_csr.u_csrfile.csr_satp_q ;
    _0143_ = \u_csr.u_csrfile.csr_sscratch_q ;
    _0118_ = \u_csr.u_csrfile.csr_mip_next_q ;
    (* src = "./riscv_csr_regfile.v:498.1-577.4" *)
    if (\u_csr.u_csrfile.rst_i ) begin
      _0112_ = 32'd0;
      _0141_ = 32'd0;
      _0105_ = 32'd0;
      _0131_ = 32'd0;
      _0133_ = 32'd0;
      _0120_ = 32'd0;
      _0116_ = 32'd0;
      _0123_ = 2'h3;
      _0108_ = 32'd0;
      _0107_ = 32'd0;
      _0125_ = 32'd0;
      _0129_ = 32'd0;
      _0127_ = 1'h0;
      _0110_ = 32'd0;
      _0114_ = 32'd0;
      _0139_ = 32'd0;
      _0147_ = 32'd0;
      _0137_ = 32'd0;
      _0145_ = 32'd0;
      _0135_ = 32'd0;
      _0143_ = 32'd0;
      _0118_ = 32'd0;
    end else begin
      _0112_ = \u_csr.u_csrfile.csr_mepc_r ;
      _0141_ = \u_csr.u_csrfile.csr_sr_r ;
      _0105_ = \u_csr.u_csrfile.csr_mcause_r ;
      _0131_ = \u_csr.u_csrfile.csr_mtval_r ;
      _0133_ = \u_csr.u_csrfile.csr_mtvec_r ;
      _0120_ = \u_csr.u_csrfile.csr_mip_r ;
      _0116_ = \u_csr.u_csrfile.csr_mie_r ;
      _0123_ = 2'h3;
      _0108_ = \u_csr.u_csrfile.csr_mcycle_r ;
      _0125_ = \u_csr.u_csrfile.csr_mscratch_r ;
      _0129_ = \u_csr.u_csrfile.csr_mtimecmp_r ;
      _0127_ = \u_csr.u_csrfile.csr_mtime_ie_r ;
      _0110_ = 32'd0;
      _0114_ = 32'd0;
      _0139_ = 32'd0;
      _0147_ = 32'd0;
      _0137_ = 32'd0;
      _0145_ = 32'd0;
      _0135_ = 32'd0;
      _0143_ = 32'd0;
      _0118_ = _0386_;
      (* src = "./riscv_csr_regfile.v:556.5-557.50" *)
      if (_0349_) begin
        _0107_ = _0300_;
      end else begin
      end
    end
  end
  always @(posedge \u_csr.u_csrfile.clk_i ) begin
      \u_csr.u_csrfile.csr_mepc_q  <= _0112_;
      \u_csr.u_csrfile.csr_mcause_q  <= _0105_;
      \u_csr.u_csrfile.csr_sr_q  <= _0141_;
      \u_csr.u_csrfile.csr_mtvec_q  <= _0133_;
      \u_csr.u_csrfile.csr_mip_q  <= _0120_;
      \u_csr.u_csrfile.csr_mie_q  <= _0116_;
      \u_csr.u_csrfile.csr_mpriv_q  <= _0123_;
      \u_csr.u_csrfile.csr_mcycle_q  <= _0108_;
      \u_csr.u_csrfile.csr_mcycle_h_q  <= _0107_;
      \u_csr.u_csrfile.csr_mscratch_q  <= _0125_;
      \u_csr.u_csrfile.csr_mtval_q  <= _0131_;
      \u_csr.u_csrfile.csr_mtimecmp_q  <= _0129_;
      \u_csr.u_csrfile.csr_mtime_ie_q  <= _0127_;
      \u_csr.u_csrfile.csr_medeleg_q  <= _0110_;
      \u_csr.u_csrfile.csr_mideleg_q  <= _0114_;
      \u_csr.u_csrfile.csr_sepc_q  <= _0139_;
      \u_csr.u_csrfile.csr_stvec_q  <= _0147_;
      \u_csr.u_csrfile.csr_scause_q  <= _0137_;
      \u_csr.u_csrfile.csr_stval_q  <= _0145_;
      \u_csr.u_csrfile.csr_satp_q  <= _0135_;
      \u_csr.u_csrfile.csr_sscratch_q  <= _0143_;
      \u_csr.u_csrfile.csr_mip_next_q  <= _0118_;
  end
  always @(posedge \u_csr.u_csrfile.rst_i ) begin
      \u_csr.u_csrfile.csr_mepc_q  <= _0112_;
      \u_csr.u_csrfile.csr_mcause_q  <= _0105_;
      \u_csr.u_csrfile.csr_sr_q  <= _0141_;
      \u_csr.u_csrfile.csr_mtvec_q  <= _0133_;
      \u_csr.u_csrfile.csr_mip_q  <= _0120_;
      \u_csr.u_csrfile.csr_mie_q  <= _0116_;
      \u_csr.u_csrfile.csr_mpriv_q  <= _0123_;
      \u_csr.u_csrfile.csr_mcycle_q  <= _0108_;
      \u_csr.u_csrfile.csr_mcycle_h_q  <= _0107_;
      \u_csr.u_csrfile.csr_mscratch_q  <= _0125_;
      \u_csr.u_csrfile.csr_mtval_q  <= _0131_;
      \u_csr.u_csrfile.csr_mtimecmp_q  <= _0129_;
      \u_csr.u_csrfile.csr_mtime_ie_q  <= _0127_;
      \u_csr.u_csrfile.csr_medeleg_q  <= _0110_;
      \u_csr.u_csrfile.csr_mideleg_q  <= _0114_;
      \u_csr.u_csrfile.csr_sepc_q  <= _0139_;
      \u_csr.u_csrfile.csr_stvec_q  <= _0147_;
      \u_csr.u_csrfile.csr_scause_q  <= _0137_;
      \u_csr.u_csrfile.csr_stval_q  <= _0145_;
      \u_csr.u_csrfile.csr_satp_q  <= _0135_;
      \u_csr.u_csrfile.csr_sscratch_q  <= _0143_;
      \u_csr.u_csrfile.csr_mip_next_q  <= _0118_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0103_ = _0160_;
    _0104_ = _0161_;
    (* src = "./riscv_csr_regfile.v:591.5-629.8" *)
    if (_0350_) begin
      _0160_ = 1'h1;
      _0161_ = _0387_;
    end else begin
      _0160_ = _0186_;
      _0161_ = _0187_;
      (* src = "./riscv_csr_regfile.v:597.10-629.8" *)
      if (_0369_) begin
        _0186_ = _0208_;
        _0187_ = _0209_;
        (* src = "./riscv_csr_regfile.v:600.9-610.12" *)
        if (_0352_) begin
          _0208_ = 1'h1;
          _0209_ = \u_csr.u_csrfile.csr_mepc_q ;
        end else begin
          _0208_ = 1'h1;
          _0209_ = \u_csr.u_csrfile.csr_sepc_q ;
        end
      end else begin
        _0186_ = _0230_;
        _0187_ = _0231_;
        (* src = "./riscv_csr_regfile.v:613.10-629.8" *)
        if (_0370_) begin
          _0230_ = 1'h1;
          _0231_ = \u_csr.u_csrfile.csr_stvec_q ;
        end else begin
          _0230_ = _0252_;
          _0231_ = _0253_;
          (* src = "./riscv_csr_regfile.v:619.10-629.8" *)
          if (\u_csr.u_csrfile.is_exception_w ) begin
            _0252_ = 1'h1;
            _0253_ = \u_csr.u_csrfile.csr_mtvec_q ;
          end else begin
            _0252_ = _0274_;
            _0253_ = _0275_;
            (* src = "./riscv_csr_regfile.v:625.10-629.8" *)
            if (_0353_) begin
              _0274_ = 1'h1;
              _0275_ = _0301_;
            end else begin
              _0274_ = 1'h0;
              _0275_ = 32'd0;
            end
          end
        end
      end
    end
  end
  always @* begin
      \u_csr.u_csrfile.branch_r  <= _0103_;
      \u_csr.u_csrfile.branch_target_r  <= _0104_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0883_ = \u_div.dividend_q ;
    _0884_ = \u_div.divisor_q ;
    _0887_ = \u_div.quotient_q ;
    _0886_ = \u_div.q_mask_q ;
    _0881_ = \u_div.div_inst_q ;
    _0880_ = \u_div.div_busy_q ;
    _0885_ = \u_div.invert_res_q ;
    (* src = "./riscv_divider.v:103.1-149.4" *)
    if (\u_div.rst_i ) begin
      _0880_ = 1'h0;
      _0883_ = 32'd0;
      _0884_ = 63'h0000000000000000;
      _0885_ = 1'h0;
      _0887_ = 32'd0;
      _0886_ = 32'd0;
      _0881_ = 1'h0;
    end else begin
      (* src = "./riscv_divider.v:113.6-149.4" *)
      if (\u_div.div_start_w ) begin
        _0880_ = 1'h1;
        _0881_ = \u_div.div_operation_w ;
        _0885_ = _0928_;
        _0887_ = 32'd0;
        _0886_ = 32'd2147483648;
        (* src = "./riscv_divider.v:119.5-122.43" *)
        if (_0922_) begin
          _0883_ = _0935_;
        end else begin
          _0883_ = \u_div.opcode_ra_operand_i ;
        end
        (* src = "./riscv_divider.v:124.5-127.51" *)
        if (_0923_) begin
          _0884_ = { _0936_, 31'h00000000 };
        end else begin
          _0884_ = { \u_div.opcode_rb_operand_i , 31'h00000000 };
        end
      end else begin
        (* src = "./riscv_divider.v:135.6-149.4" *)
        if (\u_div.div_complete_w ) begin
          _0880_ = 1'h0;
        end else begin
          (* src = "./riscv_divider.v:139.6-149.4" *)
          if (\u_div.div_busy_q ) begin
            _0884_ = { 1'h0, \u_div.divisor_q [62:1] };
            _0886_ = { 1'h0, \u_div.q_mask_q [31:1] };
            (* src = "./riscv_divider.v:141.5-145.8" *)
            if (_0921_) begin
              _0883_ = _0942_;
              _0887_ = _0939_;
            end else begin
            end
          end else begin
          end
        end
      end
    end
  end
  always @(posedge \u_div.clk_i ) begin
      \u_div.dividend_q  <= _0883_;
      \u_div.divisor_q  <= _0884_;
      \u_div.quotient_q  <= _0887_;
      \u_div.q_mask_q  <= _0886_;
      \u_div.div_inst_q  <= _0881_;
      \u_div.div_busy_q  <= _0880_;
      \u_div.invert_res_q  <= _0885_;
  end
  always @(posedge \u_div.rst_i ) begin
      \u_div.dividend_q  <= _0883_;
      \u_div.divisor_q  <= _0884_;
      \u_div.quotient_q  <= _0887_;
      \u_div.q_mask_q  <= _0886_;
      \u_div.div_inst_q  <= _0881_;
      \u_div.div_busy_q  <= _0880_;
      \u_div.invert_res_q  <= _0885_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0882_ = _0890_;
    (* src = "./riscv_divider.v:156.5-159.64" *)
    if (\u_div.div_inst_q ) begin
      _0890_ = _0943_;
    end else begin
      _0890_ = _0944_;
    end
  end
  always @* begin
      \u_div.div_result_r  <= _0882_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0888_ = \u_div.valid_q ;
    (* src = "./riscv_divider.v:163.1-166.31" *)
    if (\u_div.rst_i ) begin
      _0888_ = 1'h0;
    end else begin
      _0888_ = \u_div.div_complete_w ;
    end
  end
  always @(posedge \u_div.clk_i ) begin
      \u_div.valid_q  <= _0888_;
  end
  always @(posedge \u_div.rst_i ) begin
      \u_div.valid_q  <= _0888_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0889_ = \u_div.wb_result_q ;
    (* src = "./riscv_divider.v:169.1-172.33" *)
    if (\u_div.rst_i ) begin
      _0889_ = 32'd0;
    end else begin
      (* src = "./riscv_divider.v:171.6-172.33" *)
      if (\u_div.div_complete_w ) begin
        _0889_ = \u_div.div_result_r ;
      end else begin
      end
    end
  end
  always @(posedge \u_div.clk_i ) begin
      \u_div.wb_result_q  <= _0889_;
  end
  always @(posedge \u_div.rst_i ) begin
      \u_div.wb_result_q  <= _0889_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0945_ = _1005_;
    _0946_ = _1006_;
    _0947_ = _1007_;
    (* src = "./riscv_exec.v:111.5-240.8" *)
    if (_1148_) begin
      _1005_ = 4'h4;
      _1006_ = \u_exec.opcode_ra_operand_i ;
      _1007_ = \u_exec.opcode_rb_operand_i ;
    end else begin
      _1005_ = _1031_;
      _1006_ = _1032_;
      _1007_ = _1033_;
      (* src = "./riscv_exec.v:117.10-240.8" *)
      if (_1149_) begin
        _1031_ = 4'h7;
        _1032_ = \u_exec.opcode_ra_operand_i ;
        _1033_ = \u_exec.opcode_rb_operand_i ;
      end else begin
        _1031_ = _1048_;
        _1032_ = _1049_;
        _1033_ = _1050_;
        (* src = "./riscv_exec.v:123.10-240.8" *)
        if (_1150_) begin
          _1048_ = 4'h8;
          _1049_ = \u_exec.opcode_ra_operand_i ;
          _1050_ = \u_exec.opcode_rb_operand_i ;
        end else begin
          _1048_ = _1061_;
          _1049_ = _1062_;
          _1050_ = _1063_;
          (* src = "./riscv_exec.v:129.10-240.8" *)
          if (_1151_) begin
            _1061_ = 4'h1;
            _1062_ = \u_exec.opcode_ra_operand_i ;
            _1063_ = \u_exec.opcode_rb_operand_i ;
          end else begin
            _1061_ = _1074_;
            _1062_ = _1075_;
            _1063_ = _1076_;
            (* src = "./riscv_exec.v:135.10-240.8" *)
            if (_1152_) begin
              _1074_ = 4'h3;
              _1075_ = \u_exec.opcode_ra_operand_i ;
              _1076_ = \u_exec.opcode_rb_operand_i ;
            end else begin
              _1074_ = _1087_;
              _1075_ = _1088_;
              _1076_ = _1089_;
              (* src = "./riscv_exec.v:141.10-240.8" *)
              if (_1153_) begin
                _1087_ = 4'h2;
                _1088_ = \u_exec.opcode_ra_operand_i ;
                _1089_ = \u_exec.opcode_rb_operand_i ;
              end else begin
                _1087_ = _1097_;
                _1088_ = _1098_;
                _1089_ = _1099_;
                (* src = "./riscv_exec.v:147.10-240.8" *)
                if (_1154_) begin
                  _1097_ = 4'h6;
                  _1098_ = \u_exec.opcode_ra_operand_i ;
                  _1099_ = \u_exec.opcode_rb_operand_i ;
                end else begin
                  _1097_ = _1103_;
                  _1098_ = _1104_;
                  _1099_ = _1105_;
                  (* src = "./riscv_exec.v:153.10-240.8" *)
                  if (_1155_) begin
                    _1103_ = 4'h9;
                    _1104_ = \u_exec.opcode_ra_operand_i ;
                    _1105_ = \u_exec.opcode_rb_operand_i ;
                  end else begin
                    _1103_ = _1108_;
                    _1104_ = _1109_;
                    _1105_ = _1110_;
                    (* src = "./riscv_exec.v:159.10-240.8" *)
                    if (_1156_) begin
                      _1108_ = 4'hb;
                      _1109_ = \u_exec.opcode_ra_operand_i ;
                      _1110_ = \u_exec.opcode_rb_operand_i ;
                    end else begin
                      _1108_ = _0975_;
                      _1109_ = _0976_;
                      _1110_ = _0977_;
                      (* src = "./riscv_exec.v:165.10-240.8" *)
                      if (_1157_) begin
                        _0975_ = 4'ha;
                        _0976_ = \u_exec.opcode_ra_operand_i ;
                        _0977_ = \u_exec.opcode_rb_operand_i ;
                      end else begin
                        _0975_ = _0978_;
                        _0976_ = _0979_;
                        _0977_ = _0980_;
                        (* src = "./riscv_exec.v:171.10-240.8" *)
                        if (_1158_) begin
                          _0978_ = 4'h4;
                          _0979_ = \u_exec.opcode_ra_operand_i ;
                          _0980_ = \u_exec.imm12_r ;
                        end else begin
                          _0978_ = _0981_;
                          _0979_ = _0982_;
                          _0980_ = _0983_;
                          (* src = "./riscv_exec.v:177.10-240.8" *)
                          if (_1159_) begin
                            _0981_ = 4'h7;
                            _0982_ = \u_exec.opcode_ra_operand_i ;
                            _0983_ = \u_exec.imm12_r ;
                          end else begin
                            _0981_ = _0984_;
                            _0982_ = _0985_;
                            _0983_ = _0986_;
                            (* src = "./riscv_exec.v:183.10-240.8" *)
                            if (_1160_) begin
                              _0984_ = 4'hb;
                              _0985_ = \u_exec.opcode_ra_operand_i ;
                              _0986_ = \u_exec.imm12_r ;
                            end else begin
                              _0984_ = _0987_;
                              _0985_ = _0988_;
                              _0986_ = _0989_;
                              (* src = "./riscv_exec.v:189.10-240.8" *)
                              if (_1161_) begin
                                _0987_ = 4'ha;
                                _0988_ = \u_exec.opcode_ra_operand_i ;
                                _0989_ = \u_exec.imm12_r ;
                              end else begin
                                _0987_ = _0990_;
                                _0988_ = _0991_;
                                _0989_ = _0992_;
                                (* src = "./riscv_exec.v:195.10-240.8" *)
                                if (_1162_) begin
                                  _0990_ = 4'h8;
                                  _0991_ = \u_exec.opcode_ra_operand_i ;
                                  _0992_ = \u_exec.imm12_r ;
                                end else begin
                                  _0990_ = _0993_;
                                  _0991_ = _0994_;
                                  _0992_ = _0995_;
                                  (* src = "./riscv_exec.v:201.10-240.8" *)
                                  if (_1163_) begin
                                    _0993_ = 4'h9;
                                    _0994_ = \u_exec.opcode_ra_operand_i ;
                                    _0995_ = \u_exec.imm12_r ;
                                  end else begin
                                    _0993_ = _0996_;
                                    _0994_ = _0997_;
                                    _0995_ = _0998_;
                                    (* src = "./riscv_exec.v:207.10-240.8" *)
                                    if (_1164_) begin
                                      _0996_ = 4'h1;
                                      _0997_ = \u_exec.opcode_ra_operand_i ;
                                      _0998_ = { 27'h0000000, \u_exec.shamt_r  };
                                    end else begin
                                      _0996_ = _0999_;
                                      _0997_ = _1000_;
                                      _0998_ = _1001_;
                                      (* src = "./riscv_exec.v:213.10-240.8" *)
                                      if (_1165_) begin
                                        _0999_ = 4'h2;
                                        _1000_ = \u_exec.opcode_ra_operand_i ;
                                        _1001_ = { 27'h0000000, \u_exec.shamt_r  };
                                      end else begin
                                        _0999_ = _1002_;
                                        _1000_ = _1003_;
                                        _1001_ = _1004_;
                                        (* src = "./riscv_exec.v:219.10-240.8" *)
                                        if (_1166_) begin
                                          _1002_ = 4'h3;
                                          _1003_ = \u_exec.opcode_ra_operand_i ;
                                          _1004_ = { 27'h0000000, \u_exec.shamt_r  };
                                        end else begin
                                          _1002_ = _1022_;
                                          _1003_ = _1023_;
                                          _1004_ = _1024_;
                                          (* src = "./riscv_exec.v:225.10-240.8" *)
                                          if (_1167_) begin
                                            _1022_ = 4'h0;
                                            _1024_ = 32'd0;
                                            _1023_ = \u_exec.imm20_r ;
                                          end else begin
                                            _1022_ = _1025_;
                                            _1023_ = _1026_;
                                            _1024_ = _1027_;
                                            (* src = "./riscv_exec.v:229.10-240.8" *)
                                            if (_1168_) begin
                                              _1025_ = 4'h4;
                                              _1026_ = \u_exec.opcode_pc_i ;
                                              _1027_ = \u_exec.imm20_r ;
                                            end else begin
                                              _1025_ = _1028_;
                                              _1026_ = _1029_;
                                              _1027_ = _1030_;
                                              (* src = "./riscv_exec.v:235.10-240.8" *)
                                              if (_1198_) begin
                                                _1028_ = 4'h4;
                                                _1029_ = \u_exec.opcode_pc_i ;
                                                _1030_ = 32'd4;
                                              end else begin
                                                _1028_ = 4'h0;
                                                _1029_ = 32'd0;
                                                _1030_ = 32'd0;
                                              end
                                            end
                                          end
                                        end
                                      end
                                    end
                                  end
                                end
                              end
                            end
                          end
                        end
                      end
                    end
                  end
                end
              end
            end
          end
        end
      end
    end
  end
  always @* begin
      \u_exec.alu_func_r  <= _0945_;
      \u_exec.alu_input_a_r  <= _0946_;
      \u_exec.alu_input_b_r  <= _0947_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0973_ = \u_exec.result_q ;
    (* src = "./riscv_exec.v:262.1-265.25" *)
    if (\u_exec.rst_i ) begin
      _0973_ = 32'd0;
    end else begin
      (* src = "./riscv_exec.v:264.6-265.25" *)
      if (_1203_) begin
        _0973_ = \u_exec.alu_p_w ;
      end else begin
      end
    end
  end
  always @(posedge \u_exec.clk_i ) begin
      \u_exec.result_q  <= _0973_;
  end
  always @(posedge \u_exec.rst_i ) begin
      \u_exec.result_q  <= _0973_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0954_ = _1010_;
    _0959_ = _1013_;
    _0958_ = _1012_;
    _0950_ = _1008_;
    _0956_ = _1011_;
    _0952_ = _1009_;
    _0967_ = _1018_;
    _0969_ = _1020_;
    _0970_ = _1021_;
    _0968_ = _1019_;
    _0960_ = _1014_;
    _0962_ = _1016_;
    _0963_ = _1017_;
    _0961_ = _1015_;
    (* src = "./riscv_exec.v:326.5-373.8" *)
    if (_1171_) begin
      _1011_ = 1'h0;
      _1018_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
      _1020_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
      _1021_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
      _1019_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
      _1014_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
      _1016_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
      _1017_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
      _1015_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
      _1010_ = 1'h1;
      _1012_ = 1'h1;
      _1013_ = _1112_;
      _1008_ = _1172_;
      _1009_ = 1'h1;
    end else begin
      _1010_ = _1036_;
      _1013_ = _1039_;
      _1012_ = _1038_;
      _1008_ = _1034_;
      _1011_ = _1037_;
      _1009_ = _1035_;
      _1018_ = _1044_;
      _1020_ = _1046_;
      _1021_ = _1047_;
      _1019_ = _1045_;
      _1014_ = _1040_;
      _1016_ = _1042_;
      _1017_ = _1043_;
      _1015_ = _1041_;
      (* src = "./riscv_exec.v:334.10-373.8" *)
      if (_1173_) begin
        _1044_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
        _1046_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
        _1047_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
        _1045_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
        _1040_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
        _1042_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
        _1043_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
        _1041_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
        _1036_ = 1'h1;
        _1038_ = 1'h1;
        _1039_[31:1] = _1113_[31:1];
        _1039_[0] = 1'h0;
        _1037_ = _1186_;
        _1034_ = _1187_;
        _1035_ = _1205_;
      end else begin
        _1039_ = _1111_;
        _1034_ = 1'h0;
        _1037_ = 1'h0;
        _1035_ = 1'h0;
        _1036_ = _1051_;
        _1038_ = _1052_;
        _1044_ = _1057_;
        _1046_ = _1059_;
        _1047_ = _1060_;
        _1045_ = _1058_;
        _1040_ = _1053_;
        _1042_ = _1055_;
        _1043_ = _1056_;
        _1041_ = _1054_;
        (* src = "./riscv_exec.v:344.10-373.8" *)
        if (_1177_) begin
          _1057_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
          _1059_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
          _1060_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
          _1058_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
          _1053_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
          _1055_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
          _1056_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
          _1054_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
          _1051_ = 1'h1;
          _1052_ = _1178_;
        end else begin
          _1051_ = _1064_;
          _1052_ = _1065_;
          _1057_ = _1070_;
          _1059_ = _1072_;
          _1060_ = _1073_;
          _1058_ = _1071_;
          _1053_ = _1066_;
          _1055_ = _1068_;
          _1056_ = _1069_;
          _1054_ = _1067_;
          (* src = "./riscv_exec.v:349.10-373.8" *)
          if (_1179_) begin
            _1070_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
            _1072_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
            _1073_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
            _1071_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
            _1066_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
            _1068_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
            _1069_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
            _1067_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
            _1064_ = 1'h1;
            _1065_ = _1202_;
          end else begin
            _1064_ = _1077_;
            _1065_ = _1078_;
            _1070_ = _1083_;
            _1072_ = _1085_;
            _1073_ = _1086_;
            _1071_ = _1084_;
            _1066_ = _1079_;
            _1068_ = _1081_;
            _1069_ = _1082_;
            _1067_ = _1080_;
            (* src = "./riscv_exec.v:354.10-373.8" *)
            if (_1180_) begin
              _1079_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
              _1081_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
              _1082_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
              _1080_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
              _1077_ = 1'h1;
              _1085_ = \u_exec.opcode_ra_operand_i ;
              _1086_ = \u_exec.opcode_rb_operand_i ;
              _1084_ = _1210_;
              _1083_ = _1096_;
              _1078_ = _1096_;
              (* src = "./riscv_exec.v:280.5-283.34" *)
              if (_1200_) begin
                _1096_ = \u_exec.opcode_ra_operand_i [31];
              end else begin
                _1096_ = _1210_[31];
              end
            end else begin
              _1083_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result ;
              _1085_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x ;
              _1086_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y ;
              _1084_ = \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v ;
              _1077_ = _1090_;
              _1078_ = _1091_;
              _1079_ = _1092_;
              _1081_ = _1094_;
              _1082_ = _1095_;
              _1080_ = _1093_;
              (* src = "./riscv_exec.v:359.10-373.8" *)
              if (_1181_) begin
                _1090_ = 1'h1;
                _1094_ = \u_exec.opcode_ra_operand_i ;
                _1095_ = \u_exec.opcode_rb_operand_i ;
                _1093_ = _1211_;
                _1092_ = _1102_;
                _1091_ = _1208_;
                (* src = "./riscv_exec.v:298.5-301.37" *)
                if (_1201_) begin
                  _1102_ = \u_exec.opcode_rb_operand_i [31];
                end else begin
                  _1102_ = _1211_[31];
                end
              end else begin
                _1092_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result ;
                _1094_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x ;
                _1095_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y ;
                _1093_ = \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v ;
                _1090_ = _1100_;
                _1091_ = _1101_;
                (* src = "./riscv_exec.v:364.10-373.8" *)
                if (_1183_) begin
                  _1100_ = 1'h1;
                  _1101_ = _1199_;
                end else begin
                  _1100_ = _1106_;
                  _1101_ = _1107_;
                  (* src = "./riscv_exec.v:369.10-373.8" *)
                  if (_1184_) begin
                    _1106_ = 1'h1;
                    _1107_ = _1185_;
                  end else begin
                    _1106_ = 1'h0;
                    _1107_ = 1'h0;
                  end
                end
              end
            end
          end
        end
      end
    end
  end
  always @* begin
      \u_exec.branch_r  <= _0954_;
      \u_exec.branch_target_r  <= _0959_;
      \u_exec.branch_taken_r  <= _0958_;
      \u_exec.branch_call_r  <= _0950_;
      \u_exec.branch_ret_r  <= _0956_;
      \u_exec.branch_jmp_r  <= _0952_;
      \u_exec.less_than_signed$func$./riscv_exec.v:357$769.$result  <= 1'hx;
      \u_exec.less_than_signed$func$./riscv_exec.v:357$769.x  <= 32'hxxxxxxxx;
      \u_exec.less_than_signed$func$./riscv_exec.v:357$769.y  <= 32'hxxxxxxxx;
      \u_exec.less_than_signed$func$./riscv_exec.v:357$769.v  <= 32'hxxxxxxxx;
      \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.$result  <= 1'hx;
      \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.x  <= 32'hxxxxxxxx;
      \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.y  <= 32'hxxxxxxxx;
      \u_exec.greater_than_signed$func$./riscv_exec.v:362$770.v  <= 32'hxxxxxxxx;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0957_ = \u_exec.branch_taken_q ;
    _0953_ = \u_exec.branch_ntaken_q ;
    _0972_ = \u_exec.pc_x_q ;
    _0971_ = \u_exec.pc_m_q ;
    _0949_ = \u_exec.branch_call_q ;
    _0955_ = \u_exec.branch_ret_q ;
    _0951_ = \u_exec.branch_jmp_q ;
    (* src = "./riscv_exec.v:385.1-404.4" *)
    if (\u_exec.rst_i ) begin
      _0957_ = 1'h0;
      _0953_ = 1'h0;
      _0972_ = 32'd0;
      _0971_ = 32'd0;
      _0949_ = 1'h0;
      _0955_ = 1'h0;
      _0951_ = 1'h0;
    end else begin
      (* src = "./riscv_exec.v:395.6-404.4" *)
      if (\u_exec.opcode_valid_i ) begin
        _0957_ = _1188_;
        _0953_ = _1189_;
        _0972_ = _1212_;
        _0949_ = _1191_;
        _0955_ = _1193_;
        _0951_ = _1195_;
        _0971_ = \u_exec.opcode_pc_i ;
      end else begin
      end
    end
  end
  always @(posedge \u_exec.clk_i ) begin
      \u_exec.branch_taken_q  <= _0957_;
      \u_exec.branch_ntaken_q  <= _0953_;
      \u_exec.pc_x_q  <= _0972_;
      \u_exec.pc_m_q  <= _0971_;
      \u_exec.branch_call_q  <= _0949_;
      \u_exec.branch_ret_q  <= _0955_;
      \u_exec.branch_jmp_q  <= _0951_;
  end
  always @(posedge \u_exec.rst_i ) begin
      \u_exec.branch_taken_q  <= _0957_;
      \u_exec.branch_ntaken_q  <= _0953_;
      \u_exec.pc_x_q  <= _0972_;
      \u_exec.pc_m_q  <= _0971_;
      \u_exec.branch_call_q  <= _0949_;
      \u_exec.branch_ret_q  <= _0955_;
      \u_exec.branch_jmp_q  <= _0951_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _0965_ = { \u_exec.opcode_opcode_i [31:12], 12'h000 };
    _0964_ = { \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31:20] };
    _0948_ = { \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [7], \u_exec.opcode_opcode_i [30:25], \u_exec.opcode_opcode_i [11:8], 1'h0 };
    _0966_ = { \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [31], \u_exec.opcode_opcode_i [19:12], \u_exec.opcode_opcode_i [20], \u_exec.opcode_opcode_i [30:21], 1'h0 };
    _0974_ = \u_exec.opcode_opcode_i [24:20];
  end
  always @* begin
      \u_exec.imm20_r  <= _0965_;
      \u_exec.imm12_r  <= _0964_;
      \u_exec.bimm_r  <= _0948_;
      \u_exec.jimm20_r  <= _0966_;
      \u_exec.shamt_r  <= _0974_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1213_ = _1223_;
    _1222_ = _1232_;
    _1218_ = _1228_;
    _1219_ = _1229_;
    _1220_ = _1230_;
    _1221_ = _1231_;
    _1214_ = _1224_;
    _1215_ = _1225_;
    _1216_ = _1226_;
    _1217_ = _1227_;
    (* src = "./riscv_alu.v:91.5-202.12" *)
    casez (\u_exec.u_alu.alu_op_i )
      4'h1:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = _1234_;
          _1225_ = _1235_;
          _1226_ = _1236_;
          _1227_ = _1237_;
          _1223_ = _1233_;
          (* src = "./riscv_alu.v:97.13-100.42" *)
          if (_1258_) begin
            _1234_ = { \u_exec.u_alu.alu_a_i [30:0], 1'h0 };
          end else begin
            _1234_ = \u_exec.u_alu.alu_a_i ;
          end
          (* src = "./riscv_alu.v:102.13-105.49" *)
          if (_1247_) begin
            _1235_ = { _1234_[29:0], 2'h0 };
          end else begin
            _1235_ = _1234_;
          end
          (* src = "./riscv_alu.v:107.13-110.49" *)
          if (_1248_) begin
            _1236_ = { _1235_[27:0], 4'h0 };
          end else begin
            _1236_ = _1235_;
          end
          (* src = "./riscv_alu.v:112.13-115.49" *)
          if (_1249_) begin
            _1237_ = { _1236_[23:0], 8'h00 };
          end else begin
            _1237_ = _1236_;
          end
          (* src = "./riscv_alu.v:117.13-120.43" *)
          if (_1250_) begin
            _1233_ = { _1237_[15:0], 16'h0000 };
          end else begin
            _1233_ = _1237_;
          end
        end
      4'h2, 4'h3:
        begin
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1232_ = _1242_;
          _1228_ = _1238_;
          _1229_ = _1239_;
          _1230_ = _1240_;
          _1231_ = _1241_;
          _1223_ = _1243_;
          (* src = "./riscv_alu.v:128.13-131.59" *)
          if (_1259_) begin
            _1242_ = 16'hffff;
          end else begin
            _1242_ = 16'h0000;
          end
          (* src = "./riscv_alu.v:133.13-136.43" *)
          if (_1253_) begin
            _1238_ = { _1242_[15], \u_exec.u_alu.alu_a_i [31:1] };
          end else begin
            _1238_ = \u_exec.u_alu.alu_a_i ;
          end
          (* src = "./riscv_alu.v:138.13-141.51" *)
          if (_1254_) begin
            _1239_ = { _1242_[15:14], _1238_[31:2] };
          end else begin
            _1239_ = _1238_;
          end
          (* src = "./riscv_alu.v:143.13-146.51" *)
          if (_1255_) begin
            _1240_ = { _1242_[15:12], _1239_[31:4] };
          end else begin
            _1240_ = _1239_;
          end
          (* src = "./riscv_alu.v:148.13-151.51" *)
          if (_1256_) begin
            _1241_ = { _1242_[15:8], _1240_[31:8] };
          end else begin
            _1241_ = _1240_;
          end
          (* src = "./riscv_alu.v:153.13-156.44" *)
          if (_1257_) begin
            _1243_ = { _1242_, _1241_[31:16] };
          end else begin
            _1243_ = _1241_;
          end
        end
      4'h4:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1245_;
        end
      4'h6:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = \u_exec.u_alu.sub_res_w ;
        end
      4'h7:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1246_;
        end
      4'h8:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1262_;
        end
      4'h9:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1267_;
        end
      4'ha:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1264_;
        end
      4'hb:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = _1244_;
          (* src = "./riscv_alu.v:193.13-196.59" *)
          if (_1261_) begin
            _1244_ = _1265_;
          end else begin
            _1244_ = _1266_;
          end
        end
      default:
        begin
          _1232_ = 16'h0000;
          _1228_ = 32'd0;
          _1229_ = 32'd0;
          _1230_ = 32'd0;
          _1231_ = 32'd0;
          _1224_ = 32'd0;
          _1225_ = 32'd0;
          _1226_ = 32'd0;
          _1227_ = 32'd0;
          _1223_ = \u_exec.u_alu.alu_a_i ;
        end
    endcase
  end
  always @* begin
      \u_exec.u_alu.result_r  <= _1213_;
      \u_exec.u_alu.shift_right_fill_r  <= _1222_;
      \u_exec.u_alu.shift_right_1_r  <= _1218_;
      \u_exec.u_alu.shift_right_2_r  <= _1219_;
      \u_exec.u_alu.shift_right_4_r  <= _1220_;
      \u_exec.u_alu.shift_right_8_r  <= _1221_;
      \u_exec.u_alu.shift_left_1_r  <= _1214_;
      \u_exec.u_alu.shift_left_2_r  <= _1215_;
      \u_exec.u_alu.shift_left_4_r  <= _1216_;
      \u_exec.u_alu.shift_left_8_r  <= _1217_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1272_ = \u_fetch.branch_q ;
    _1270_ = \u_fetch.branch_pc_q ;
    _1271_ = \u_fetch.branch_priv_q ;
    (* src = "./riscv_fetch.v:104.1-120.4" *)
    if (\u_fetch.rst_i ) begin
      _1272_ = 1'h0;
      _1270_ = 32'd0;
      _1271_ = 2'h3;
    end else begin
      (* src = "./riscv_fetch.v:110.6-120.4" *)
      if (\u_fetch.branch_request_i ) begin
        _1272_ = 1'h1;
        _1270_ = \u_fetch.branch_pc_i ;
        _1271_ = \u_fetch.branch_priv_i ;
      end else begin
        (* src = "./riscv_fetch.v:116.6-120.4" *)
        if (_1285_) begin
          _1272_ = 1'h0;
          _1270_ = 32'd0;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.branch_q  <= _1272_;
      \u_fetch.branch_pc_q  <= _1270_;
      \u_fetch.branch_priv_q  <= _1271_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.branch_q  <= _1272_;
      \u_fetch.branch_pc_q  <= _1270_;
      \u_fetch.branch_priv_q  <= _1271_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1268_ = \u_fetch.active_q ;
    (* src = "./riscv_fetch.v:132.1-135.25" *)
    if (\u_fetch.rst_i ) begin
      _1268_ = 1'h0;
    end else begin
      (* src = "./riscv_fetch.v:134.6-135.25" *)
      if (_1286_) begin
        _1268_ = 1'h1;
      end else begin
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.active_q  <= _1268_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.active_q  <= _1268_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1280_ = \u_fetch.stall_q ;
    (* src = "./riscv_fetch.v:143.1-146.27" *)
    if (\u_fetch.rst_i ) begin
      _1280_ = 1'h0;
    end else begin
      _1280_ = \u_fetch.stall_w ;
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.stall_q  <= _1280_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.stall_q  <= _1280_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1273_ = \u_fetch.icache_fetch_q ;
    (* src = "./riscv_fetch.v:156.1-161.28" *)
    if (\u_fetch.rst_i ) begin
      _1273_ = 1'h0;
    end else begin
      (* src = "./riscv_fetch.v:158.6-161.28" *)
      if (_1287_) begin
        _1273_ = 1'h1;
      end else begin
        (* src = "./riscv_fetch.v:160.6-161.28" *)
        if (\u_fetch.icache_valid_i ) begin
          _1273_ = 1'h0;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.icache_fetch_q  <= _1273_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.icache_fetch_q  <= _1273_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1274_ = \u_fetch.icache_invalidate_q ;
    (* src = "./riscv_fetch.v:164.1-169.33" *)
    if (\u_fetch.rst_i ) begin
      _1274_ = 1'h0;
    end else begin
      (* src = "./riscv_fetch.v:166.6-169.33" *)
      if (_1288_) begin
        _1274_ = 1'h1;
      end else begin
        _1274_ = 1'h0;
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.icache_invalidate_q  <= _1274_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.icache_invalidate_q  <= _1274_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1276_ = \u_fetch.pc_f_q ;
    (* src = "./riscv_fetch.v:182.1-189.49" *)
    if (\u_fetch.rst_i ) begin
      _1276_ = 32'd0;
    end else begin
      (* src = "./riscv_fetch.v:185.6-189.49" *)
      if (_1289_) begin
        _1276_ = \u_fetch.branch_pc_w ;
      end else begin
        (* src = "./riscv_fetch.v:188.6-189.49" *)
        if (_1296_) begin
          _1276_ = _1281_;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.pc_f_q  <= _1276_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.pc_f_q  <= _1276_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1277_ = \u_fetch.priv_f_q ;
    (* src = "./riscv_fetch.v:195.1-199.32" *)
    if (\u_fetch.rst_i ) begin
      _1277_ = 2'h3;
    end else begin
      (* src = "./riscv_fetch.v:198.6-199.32" *)
      if (_1290_) begin
        _1277_ = \u_fetch.branch_priv_w ;
      end else begin
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.priv_f_q  <= _1277_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.priv_f_q  <= _1277_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1269_ = \u_fetch.branch_d_q ;
    (* src = "./riscv_fetch.v:202.1-209.25" *)
    if (\u_fetch.rst_i ) begin
      _1269_ = 1'h0;
    end else begin
      (* src = "./riscv_fetch.v:205.6-209.25" *)
      if (_1291_) begin
        _1269_ = 1'h1;
      end else begin
        (* src = "./riscv_fetch.v:208.6-209.25" *)
        if (_1297_) begin
          _1269_ = 1'h0;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.branch_d_q  <= _1269_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.branch_d_q  <= _1269_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1275_ = \u_fetch.pc_d_q ;
    (* src = "./riscv_fetch.v:217.1-220.27" *)
    if (\u_fetch.rst_i ) begin
      _1275_ = 32'd0;
    end else begin
      (* src = "./riscv_fetch.v:219.6-220.27" *)
      if (_1292_) begin
        _1275_ = \u_fetch.icache_pc_w ;
      end else begin
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.pc_d_q  <= _1275_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.pc_d_q  <= _1275_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1278_ = \u_fetch.skid_buffer_q ;
    _1279_ = \u_fetch.skid_valid_q ;
    (* src = "./riscv_fetch.v:240.1-255.4" *)
    if (\u_fetch.rst_i ) begin
      _1278_ = 66'h00000000000000000;
      _1279_ = 1'h0;
    end else begin
      (* src = "./riscv_fetch.v:246.6-255.4" *)
      if (_1294_) begin
        _1279_ = 1'h1;
        _1278_ = { \u_fetch.fetch_fault_page_o , \u_fetch.fetch_fault_fetch_o , \u_fetch.fetch_pc_o , \u_fetch.fetch_instr_o  };
      end else begin
        _1279_ = 1'h0;
        _1278_ = 66'h00000000000000000;
      end
    end
  end
  always @(posedge \u_fetch.clk_i ) begin
      \u_fetch.skid_buffer_q  <= _1278_;
      \u_fetch.skid_valid_q  <= _1279_;
  end
  always @(posedge \u_fetch.rst_i ) begin
      \u_fetch.skid_buffer_q  <= _1278_;
      \u_fetch.skid_valid_q  <= _1279_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1325_ = \u_issue.priv_x_q ;
    (* src = "./riscv_issue.v:170.1-173.35" *)
    if (\u_issue.rst_i ) begin
      _1325_ = 2'h3;
    end else begin
      (* src = "./riscv_issue.v:172.6-173.35" *)
      if (\u_issue.branch_csr_request_i ) begin
        _1325_ = \u_issue.branch_csr_priv_i ;
      end else begin
      end
    end
  end
  always @(posedge \u_issue.clk_i ) begin
      \u_issue.priv_x_q  <= _1325_;
  end
  always @(posedge \u_issue.rst_i ) begin
      \u_issue.priv_x_q  <= _1325_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1320_ = \u_issue.div_pending_q ;
    (* src = "./riscv_issue.v:341.1-348.27" *)
    if (\u_issue.rst_i ) begin
      _1320_ = 1'h0;
    end else begin
      (* src = "./riscv_issue.v:343.6-348.27" *)
      if (\u_issue.pipe_squash_e1_e2_w ) begin
        _1320_ = 1'h0;
      end else begin
        (* src = "./riscv_issue.v:345.6-348.27" *)
        if (_1367_) begin
          _1320_ = 1'h1;
        end else begin
          (* src = "./riscv_issue.v:347.6-348.27" *)
          if (\u_issue.writeback_div_valid_i ) begin
            _1320_ = 1'h0;
          end else begin
          end
        end
      end
    end
  end
  always @(posedge \u_issue.clk_i ) begin
      \u_issue.div_pending_q  <= _1320_;
  end
  always @(posedge \u_issue.rst_i ) begin
      \u_issue.div_pending_q  <= _1320_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1319_ = \u_issue.csr_pending_q ;
    (* src = "./riscv_issue.v:353.1-360.27" *)
    if (\u_issue.rst_i ) begin
      _1319_ = 1'h0;
    end else begin
      (* src = "./riscv_issue.v:355.6-360.27" *)
      if (\u_issue.pipe_squash_e1_e2_w ) begin
        _1319_ = 1'h0;
      end else begin
        (* src = "./riscv_issue.v:357.6-360.27" *)
        if (_1368_) begin
          _1319_ = 1'h1;
        end else begin
          (* src = "./riscv_issue.v:359.6-360.27" *)
          if (\u_issue.pipe_csr_wb_w ) begin
            _1319_ = 1'h0;
          end else begin
          end
        end
      end
    end
  end
  always @(posedge \u_issue.clk_i ) begin
      \u_issue.csr_pending_q  <= _1319_;
  end
  always @(posedge \u_issue.rst_i ) begin
      \u_issue.csr_pending_q  <= _1319_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1317_ = _1327_;
    _1324_ = _1332_;
    _1323_ = _1331_;
    _1326_ = _1343_;
    _1318_ = _1328_;
    (* src = "./riscv_issue.v:376.5-380.8" *)
        end
    (* src = "./riscv_issue.v:381.5-385.8" *)
        end
    (* src = "./riscv_issue.v:388.5-389.43" *)
    if (_1375_) begin
      _1327_ = \u_issue.pipe_rd_e1_w ;
      _1333_ = _1396_;
    end else begin
      _1333_ = 32'd0;
      _1327_ = _1357_;
    end
    (* src = "./riscv_issue.v:392.5-393.37" *)
    if (_1369_) begin
      _1339_ = 32'd4294967295;
    end else begin
      _1339_ = _1333_;
    end
    (* src = "./riscv_issue.v:396.5-409.8" *)
    if (_1381_) begin
      _1332_ = 1'h0;
      _1331_ = 1'h0;
      _1343_ = _1339_;
      _1328_ = _1358_;
    end else begin
      _1332_ = _1338_;
      _1331_ = _1337_;
      _1343_ = _1346_;
      _1328_ = _1334_;
      (* src = "./riscv_issue.v:399.10-409.8" *)
      if (_1370_) begin
        _1338_ = 1'h1;
        _1337_ = 1'h1;
        _1346_ = _1347_;
        _1334_ = _1340_;
        (* src = "./riscv_issue.v:407.9-408.49" *)
        if (_1372_) begin
          _1340_ = \u_issue.issue_rd_idx_w ;
          _1347_ = _1397_;
        end else begin
          _1347_ = _1339_;
          _1340_ = _1358_;
        end
      end else begin
        _1338_ = 1'h0;
        _1337_ = 1'h0;
        _1346_ = _1339_;
        _1334_ = _1358_;
      end
    end
  end
  always @* begin
      \u_issue.opcode_issue_r  <= _1324_;
      \u_issue.opcode_accept_r  <= _1323_;
      \u_issue.scoreboard_r  <= _1326_;
      _1357_ <= 5'hxx;
      _1358_ <= 5'hxx;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1321_ = _1344_;
    _1322_ = _1345_;
    (* src = "./riscv_issue.v:471.5-472.45" *)
    if (_1359_) begin
      _1329_ = \u_issue.pipe_result_wb_w ;
    end else begin
      _1329_ = \u_issue.issue_ra_value_w ;
    end
    (* src = "./riscv_issue.v:473.5-474.45" *)
    if (_1360_) begin
      _1330_ = \u_issue.pipe_result_wb_w ;
    end else begin
      _1330_ = \u_issue.issue_rb_value_w ;
    end
    (* src = "./riscv_issue.v:477.5-478.45" *)
    if (_1361_) begin
      _1335_ = \u_issue.pipe_result_e2_w ;
    end else begin
      _1335_ = _1329_;
    end
    (* src = "./riscv_issue.v:479.5-480.45" *)
    if (_1362_) begin
      _1336_ = \u_issue.pipe_result_e2_w ;
    end else begin
      _1336_ = _1330_;
    end
    (* src = "./riscv_issue.v:483.5-484.51" *)
    if (_1363_) begin
      _1341_ = \u_issue.writeback_exec_value_i ;
    end else begin
      _1341_ = _1335_;
    end
    (* src = "./riscv_issue.v:485.5-486.51" *)
    if (_1364_) begin
      _1342_ = \u_issue.writeback_exec_value_i ;
    end else begin
      _1342_ = _1336_;
    end
    (* src = "./riscv_issue.v:489.5-490.34" *)
    if (_1365_) begin
      _1344_ = 32'd0;
    end else begin
      _1344_ = _1341_;
    end
    (* src = "./riscv_issue.v:491.5-492.34" *)
    if (_1366_) begin
      _1345_ = 32'd0;
    end else begin
      _1345_ = _1342_;
    end
  end
  always @* begin
      \u_issue.issue_ra_value_r  <= _1321_;
      \u_issue.issue_rb_value_r  <= _1322_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1419_ = \u_issue.u_pipe_ctrl.exception_e1_q ;
    _1442_ = \u_issue.u_pipe_ctrl.valid_e1_q ;
    _1416_ = \u_issue.u_pipe_ctrl.ctrl_e1_q ;
    _1435_ = \u_issue.u_pipe_ctrl.pc_e1_q ;
    _1423_ = \u_issue.u_pipe_ctrl.npc_e1_q ;
    _1426_ = \u_issue.u_pipe_ctrl.opcode_e1_q ;
    _1429_ = \u_issue.u_pipe_ctrl.operand_ra_e1_q ;
    _1432_ = \u_issue.u_pipe_ctrl.operand_rb_e1_q ;
    (* src = "./riscv_pipe_ctrl.v:167.1-214.4" *)
    if (\u_issue.u_pipe_ctrl.rst_i ) begin
      _1442_ = 1'h0;
      _1416_ = 10'h000;
      _1435_ = 32'd0;
      _1423_ = 32'd0;
      _1426_ = 32'd0;
      _1429_ = 32'd0;
      _1432_ = 32'd0;
      _1419_ = 6'h00;
    end else begin
      (* src = "./riscv_pipe_ctrl.v:179.6-214.4" *)
      if (\u_issue.u_pipe_ctrl.issue_stall_i ) begin
      end else begin
        (* src = "./riscv_pipe_ctrl.v:181.6-214.4" *)
        if (_1469_) begin
          _1442_ = 1'h1;
          _1416_[0] = _1491_;
          _1416_[1] = _1450_;
          _1416_[2] = _1452_;
          _1416_[3] = _1453_;
          _1416_[4] = _1454_;
          _1416_[5] = _1455_;
          _1416_[6] = _1456_;
          _1416_[7] = _1457_;
          _1416_[8] = \u_issue.u_pipe_ctrl.take_interrupt_i ;
          _1416_[9] = 1'h1;
          _1435_ = \u_issue.u_pipe_ctrl.issue_pc_i ;
          _1423_ = _1519_;
          _1426_ = \u_issue.u_pipe_ctrl.issue_opcode_i ;
          _1429_ = \u_issue.u_pipe_ctrl.issue_operand_ra_i ;
          _1432_ = \u_issue.u_pipe_ctrl.issue_operand_rb_i ;
          _1419_ = _1520_;
        end else begin
          _1442_ = 1'h0;
          _1416_ = 10'h000;
          _1435_ = 32'd0;
          _1423_ = 32'd0;
          _1426_ = 32'd0;
          _1429_ = 32'd0;
          _1432_ = 32'd0;
          _1419_ = 6'h00;
        end
      end
    end
  end
  always @(posedge \u_issue.u_pipe_ctrl.clk_i ) begin
      \u_issue.u_pipe_ctrl.exception_e1_q  <= _1419_;
      \u_issue.u_pipe_ctrl.valid_e1_q  <= _1442_;
      \u_issue.u_pipe_ctrl.ctrl_e1_q  <= _1416_;
      \u_issue.u_pipe_ctrl.pc_e1_q  <= _1435_;
      \u_issue.u_pipe_ctrl.npc_e1_q  <= _1423_;
      \u_issue.u_pipe_ctrl.opcode_e1_q  <= _1426_;
      \u_issue.u_pipe_ctrl.operand_ra_e1_q  <= _1429_;
      \u_issue.u_pipe_ctrl.operand_rb_e1_q  <= _1432_;
  end
  always @(posedge \u_issue.u_pipe_ctrl.rst_i ) begin
      \u_issue.u_pipe_ctrl.exception_e1_q  <= _1419_;
      \u_issue.u_pipe_ctrl.valid_e1_q  <= _1442_;
      \u_issue.u_pipe_ctrl.ctrl_e1_q  <= _1416_;
      \u_issue.u_pipe_ctrl.pc_e1_q  <= _1435_;
      \u_issue.u_pipe_ctrl.npc_e1_q  <= _1423_;
      \u_issue.u_pipe_ctrl.opcode_e1_q  <= _1426_;
      \u_issue.u_pipe_ctrl.operand_ra_e1_q  <= _1429_;
      \u_issue.u_pipe_ctrl.operand_rb_e1_q  <= _1432_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1438_ = \u_issue.u_pipe_ctrl.result_e2_q ;
    _1443_ = \u_issue.u_pipe_ctrl.valid_e2_q ;
    _1417_ = \u_issue.u_pipe_ctrl.ctrl_e2_q ;
    _1414_ = \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
    _1412_ = \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
    _1436_ = \u_issue.u_pipe_ctrl.pc_e2_q ;
    _1424_ = \u_issue.u_pipe_ctrl.npc_e2_q ;
    _1427_ = \u_issue.u_pipe_ctrl.opcode_e2_q ;
    _1430_ = \u_issue.u_pipe_ctrl.operand_ra_e2_q ;
    _1433_ = \u_issue.u_pipe_ctrl.operand_rb_e2_q ;
    _1420_ = \u_issue.u_pipe_ctrl.exception_e2_q ;
    (* src = "./riscv_pipe_ctrl.v:245.1-308.4" *)
    if (\u_issue.u_pipe_ctrl.rst_i ) begin
      _1443_ = 1'h0;
      _1417_ = 10'h000;
      _1414_ = 1'h0;
      _1412_ = 32'd0;
      _1436_ = 32'd0;
      _1424_ = 32'd0;
      _1427_ = 32'd0;
      _1430_ = 32'd0;
      _1433_ = 32'd0;
      _1438_ = 32'd0;
      _1420_ = 6'h00;
    end else begin
      (* src = "./riscv_pipe_ctrl.v:260.6-308.4" *)
      if (\u_issue.u_pipe_ctrl.issue_stall_i ) begin
      end else begin
        (* src = "./riscv_pipe_ctrl.v:263.6-308.4" *)
        if (_1484_) begin
          _1443_ = 1'h0;
          _1417_ = 10'h000;
          _1414_ = 1'h0;
          _1412_ = 32'd0;
          _1436_ = 32'd0;
          _1424_ = 32'd0;
          _1427_ = 32'd0;
          _1430_ = 32'd0;
          _1433_ = 32'd0;
          _1438_ = 32'd0;
          _1420_ = 6'h00;
        end else begin
          _1443_ = \u_issue.u_pipe_ctrl.valid_e1_q ;
          _1417_ = \u_issue.u_pipe_ctrl.ctrl_e1_q ;
          _1414_ = \u_issue.u_pipe_ctrl.csr_result_write_e1_i ;
          _1412_ = \u_issue.u_pipe_ctrl.csr_result_wdata_e1_i ;
          _1436_ = \u_issue.u_pipe_ctrl.pc_e1_q ;
          _1424_ = \u_issue.u_pipe_ctrl.npc_e1_q ;
          _1427_ = \u_issue.u_pipe_ctrl.opcode_e1_q ;
          _1430_ = \u_issue.u_pipe_ctrl.operand_ra_e1_q ;
          _1433_ = \u_issue.u_pipe_ctrl.operand_rb_e1_q ;
          (* src = "./riscv_pipe_ctrl.v:291.5-300.54" *)
          if (\u_issue.u_pipe_ctrl.ctrl_e1_q [8]) begin
            _1420_ = 6'h20;
          end else begin
            (* src = "./riscv_pipe_ctrl.v:294.10-300.54" *)
            if (_1516_) begin
              _1443_ = 1'h0;
              _1420_ = \u_issue.u_pipe_ctrl.exception_e1_q ;
            end else begin
              _1420_ = \u_issue.u_pipe_ctrl.csr_result_exception_e1_i ;
            end
          end
          (* src = "./riscv_pipe_ctrl.v:302.5-307.40" *)
          if (\u_issue.u_pipe_ctrl.ctrl_e1_q [4]) begin
            _1438_ = \u_issue.u_pipe_ctrl.div_result_i ;
          end else begin
            (* src = "./riscv_pipe_ctrl.v:304.10-307.40" *)
            if (\u_issue.u_pipe_ctrl.ctrl_e1_q [3]) begin
              _1438_ = \u_issue.u_pipe_ctrl.csr_result_value_e1_i ;
            end else begin
              _1438_ = \u_issue.u_pipe_ctrl.alu_result_e1_i ;
            end
          end
        end
      end
    end
  end
  always @(posedge \u_issue.u_pipe_ctrl.clk_i ) begin
      \u_issue.u_pipe_ctrl.result_e2_q  <= _1438_;
      \u_issue.u_pipe_ctrl.valid_e2_q  <= _1443_;
      \u_issue.u_pipe_ctrl.ctrl_e2_q  <= _1417_;
      \u_issue.u_pipe_ctrl.csr_wr_e2_q  <= _1414_;
      \u_issue.u_pipe_ctrl.csr_wdata_e2_q  <= _1412_;
      \u_issue.u_pipe_ctrl.pc_e2_q  <= _1436_;
      \u_issue.u_pipe_ctrl.npc_e2_q  <= _1424_;
      \u_issue.u_pipe_ctrl.opcode_e2_q  <= _1427_;
      \u_issue.u_pipe_ctrl.operand_ra_e2_q  <= _1430_;
      \u_issue.u_pipe_ctrl.operand_rb_e2_q  <= _1433_;
      \u_issue.u_pipe_ctrl.exception_e2_q  <= _1420_;
  end
  always @(posedge \u_issue.u_pipe_ctrl.rst_i ) begin
      \u_issue.u_pipe_ctrl.result_e2_q  <= _1438_;
      \u_issue.u_pipe_ctrl.valid_e2_q  <= _1443_;
      \u_issue.u_pipe_ctrl.ctrl_e2_q  <= _1417_;
      \u_issue.u_pipe_ctrl.csr_wr_e2_q  <= _1414_;
      \u_issue.u_pipe_ctrl.csr_wdata_e2_q  <= _1412_;
      \u_issue.u_pipe_ctrl.pc_e2_q  <= _1436_;
      \u_issue.u_pipe_ctrl.npc_e2_q  <= _1424_;
      \u_issue.u_pipe_ctrl.opcode_e2_q  <= _1427_;
      \u_issue.u_pipe_ctrl.operand_ra_e2_q  <= _1430_;
      \u_issue.u_pipe_ctrl.operand_rb_e2_q  <= _1433_;
      \u_issue.u_pipe_ctrl.exception_e2_q  <= _1420_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1439_ = _1446_;
    (* src = "./riscv_pipe_ctrl.v:319.5-322.39" *)
    if (_1471_) begin
      _1446_ = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
    end else begin
      _1446_ = _1447_;
      (* src = "./riscv_pipe_ctrl.v:321.10-322.39" *)
      if (_1473_) begin
        _1447_ = \u_issue.u_pipe_ctrl.mul_result_e2_i ;
      end else begin
        _1447_ = \u_issue.u_pipe_ctrl.result_e2_q ;
      end
    end
  end
  always @* begin
      \u_issue.u_pipe_ctrl.result_e2_r  <= _1439_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1421_ = _1445_;
    (* src = "./riscv_pipe_ctrl.v:337.5-340.41" *)
    if (_1478_) begin
      _1445_ = \u_issue.u_pipe_ctrl.mem_exception_e2_i ;
    end else begin
      _1445_ = \u_issue.u_pipe_ctrl.exception_e2_q ;
    end
  end
  always @* begin
      \u_issue.u_pipe_ctrl.exception_e2_r  <= _1421_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1441_ = \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
    (* src = "./riscv_pipe_ctrl.v:348.1-351.38" *)
    if (\u_issue.u_pipe_ctrl.rst_i ) begin
      _1441_ = 1'h0;
    end else begin
      (* src = "./riscv_pipe_ctrl.v:350.6-351.38" *)
      if (_1504_) begin
        _1441_ = \u_issue.u_pipe_ctrl.squash_e1_e2_w ;
      end else begin
      end
    end
  end
  always @(posedge \u_issue.u_pipe_ctrl.clk_i ) begin
      \u_issue.u_pipe_ctrl.squash_e1_e2_q  <= _1441_;
  end
  always @(posedge \u_issue.u_pipe_ctrl.rst_i ) begin
      \u_issue.u_pipe_ctrl.squash_e1_e2_q  <= _1441_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1444_ = \u_issue.u_pipe_ctrl.valid_wb_q ;
    _1418_ = \u_issue.u_pipe_ctrl.ctrl_wb_q ;
    _1415_ = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
    _1413_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
    _1440_ = \u_issue.u_pipe_ctrl.result_wb_q ;
    _1437_ = \u_issue.u_pipe_ctrl.pc_wb_q ;
    _1425_ = \u_issue.u_pipe_ctrl.npc_wb_q ;
    _1428_ = \u_issue.u_pipe_ctrl.opcode_wb_q ;
    _1431_ = \u_issue.u_pipe_ctrl.operand_ra_wb_q ;
    _1434_ = \u_issue.u_pipe_ctrl.operand_rb_wb_q ;
    _1422_ = \u_issue.u_pipe_ctrl.exception_wb_q ;
    (* src = "./riscv_pipe_ctrl.v:371.1-439.4" *)
    if (\u_issue.u_pipe_ctrl.rst_i ) begin
      _1444_ = 1'h0;
      _1418_ = 10'h000;
      _1415_ = 1'h0;
      _1413_ = 32'd0;
      _1437_ = 32'd0;
      _1425_ = 32'd0;
      _1428_ = 32'd0;
      _1431_ = 32'd0;
      _1434_ = 32'd0;
      _1440_ = 32'd0;
      _1422_ = 6'h00;
    end else begin
      (* src = "./riscv_pipe_ctrl.v:386.6-439.4" *)
      if (\u_issue.u_pipe_ctrl.issue_stall_i ) begin
      end else begin
        (* src = "./riscv_pipe_ctrl.v:388.6-439.4" *)
        if (\u_issue.u_pipe_ctrl.squash_wb_i ) begin
          _1444_ = 1'h0;
          _1418_ = 10'h000;
          _1415_ = 1'h0;
          _1413_ = 32'd0;
          _1437_ = 32'd0;
          _1425_ = 32'd0;
          _1428_ = 32'd0;
          _1431_ = 32'd0;
          _1434_ = 32'd0;
          _1440_ = 32'd0;
          _1422_ = 6'h00;
        end else begin
          _1415_ = \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
          _1413_ = \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
          _1437_ = \u_issue.u_pipe_ctrl.pc_e2_q ;
          _1425_ = \u_issue.u_pipe_ctrl.npc_e2_q ;
          _1428_ = \u_issue.u_pipe_ctrl.opcode_e2_q ;
          _1431_ = \u_issue.u_pipe_ctrl.operand_ra_e2_q ;
          _1434_ = \u_issue.u_pipe_ctrl.operand_rb_e2_q ;
          _1422_ = \u_issue.u_pipe_ctrl.exception_e2_r ;
          (* src = "./riscv_pipe_ctrl.v:405.5-415.12" *)
          casez (\u_issue.u_pipe_ctrl.exception_e2_r )
            6'h14, 6'h15, 6'h16, 6'h17, 6'h1d, 6'h1f:
                _1444_ = 1'h0;
            default:
                _1444_ = \u_issue.u_pipe_ctrl.valid_e2_q ;
          endcase
          (* src = "./riscv_pipe_ctrl.v:421.5-424.38" *)
          if (_1518_) begin
            _1418_ = _1462_[9:0];
          end else begin
            _1418_ = \u_issue.u_pipe_ctrl.ctrl_e2_q ;
          end
          (* src = "./riscv_pipe_ctrl.v:433.5-438.36" *)
          if (_1479_) begin
            _1440_ = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
          end else begin
            (* src = "./riscv_pipe_ctrl.v:435.10-438.36" *)
            if (_1480_) begin
              _1440_ = \u_issue.u_pipe_ctrl.mul_result_e2_i ;
            end else begin
              _1440_ = \u_issue.u_pipe_ctrl.result_e2_q ;
            end
          end
        end
      end
    end
  end
  always @(posedge \u_issue.u_pipe_ctrl.clk_i ) begin
      \u_issue.u_pipe_ctrl.valid_wb_q  <= _1444_;
      \u_issue.u_pipe_ctrl.ctrl_wb_q  <= _1418_;
      \u_issue.u_pipe_ctrl.csr_wr_wb_q  <= _1415_;
      \u_issue.u_pipe_ctrl.csr_wdata_wb_q  <= _1413_;
      \u_issue.u_pipe_ctrl.result_wb_q  <= _1440_;
      \u_issue.u_pipe_ctrl.pc_wb_q  <= _1437_;
      \u_issue.u_pipe_ctrl.npc_wb_q  <= _1425_;
      \u_issue.u_pipe_ctrl.opcode_wb_q  <= _1428_;
      \u_issue.u_pipe_ctrl.operand_ra_wb_q  <= _1431_;
      \u_issue.u_pipe_ctrl.operand_rb_wb_q  <= _1434_;
      \u_issue.u_pipe_ctrl.exception_wb_q  <= _1422_;
  end
  always @(posedge \u_issue.u_pipe_ctrl.rst_i ) begin
      \u_issue.u_pipe_ctrl.valid_wb_q  <= _1444_;
      \u_issue.u_pipe_ctrl.ctrl_wb_q  <= _1418_;
      \u_issue.u_pipe_ctrl.csr_wr_wb_q  <= _1415_;
      \u_issue.u_pipe_ctrl.csr_wdata_wb_q  <= _1413_;
      \u_issue.u_pipe_ctrl.result_wb_q  <= _1440_;
      \u_issue.u_pipe_ctrl.pc_wb_q  <= _1437_;
      \u_issue.u_pipe_ctrl.npc_wb_q  <= _1425_;
      \u_issue.u_pipe_ctrl.opcode_wb_q  <= _1428_;
      \u_issue.u_pipe_ctrl.operand_ra_wb_q  <= _1431_;
      \u_issue.u_pipe_ctrl.operand_rb_wb_q  <= _1434_;
      \u_issue.u_pipe_ctrl.exception_wb_q  <= _1422_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1534_ = \u_issue.u_regfile.REGFILE.reg_r1_q ;
    _1545_ = \u_issue.u_regfile.REGFILE.reg_r2_q ;
    _1548_ = \u_issue.u_regfile.REGFILE.reg_r3_q ;
    _1549_ = \u_issue.u_regfile.REGFILE.reg_r4_q ;
    _1550_ = \u_issue.u_regfile.REGFILE.reg_r5_q ;
    _1551_ = \u_issue.u_regfile.REGFILE.reg_r6_q ;
    _1552_ = \u_issue.u_regfile.REGFILE.reg_r7_q ;
    _1553_ = \u_issue.u_regfile.REGFILE.reg_r8_q ;
    _1554_ = \u_issue.u_regfile.REGFILE.reg_r9_q ;
    _1524_ = \u_issue.u_regfile.REGFILE.reg_r10_q ;
    _1525_ = \u_issue.u_regfile.REGFILE.reg_r11_q ;
    _1526_ = \u_issue.u_regfile.REGFILE.reg_r12_q ;
    _1527_ = \u_issue.u_regfile.REGFILE.reg_r13_q ;
    _1528_ = \u_issue.u_regfile.REGFILE.reg_r14_q ;
    _1529_ = \u_issue.u_regfile.REGFILE.reg_r15_q ;
    _1530_ = \u_issue.u_regfile.REGFILE.reg_r16_q ;
    _1531_ = \u_issue.u_regfile.REGFILE.reg_r17_q ;
    _1532_ = \u_issue.u_regfile.REGFILE.reg_r18_q ;
    _1533_ = \u_issue.u_regfile.REGFILE.reg_r19_q ;
    _1535_ = \u_issue.u_regfile.REGFILE.reg_r20_q ;
    _1536_ = \u_issue.u_regfile.REGFILE.reg_r21_q ;
    _1537_ = \u_issue.u_regfile.REGFILE.reg_r22_q ;
    _1538_ = \u_issue.u_regfile.REGFILE.reg_r23_q ;
    _1539_ = \u_issue.u_regfile.REGFILE.reg_r24_q ;
    _1540_ = \u_issue.u_regfile.REGFILE.reg_r25_q ;
    _1541_ = \u_issue.u_regfile.REGFILE.reg_r26_q ;
    _1542_ = \u_issue.u_regfile.REGFILE.reg_r27_q ;
    _1543_ = \u_issue.u_regfile.REGFILE.reg_r28_q ;
    _1544_ = \u_issue.u_regfile.REGFILE.reg_r29_q ;
    _1546_ = \u_issue.u_regfile.REGFILE.reg_r30_q ;
    _1547_ = \u_issue.u_regfile.REGFILE.reg_r31_q ;
    (* src = "./riscv_regfile.v:165.5-232.8" *)
    if (\u_issue.u_regfile.rst_i ) begin
      _1534_ = 32'd0;
      _1545_ = 32'd0;
      _1548_ = 32'd0;
      _1549_ = 32'd0;
      _1550_ = 32'd0;
      _1551_ = 32'd0;
      _1552_ = 32'd0;
      _1553_ = 32'd0;
      _1554_ = 32'd0;
      _1524_ = 32'd0;
      _1525_ = 32'd0;
      _1526_ = 32'd0;
      _1527_ = 32'd0;
      _1528_ = 32'd0;
      _1529_ = 32'd0;
      _1530_ = 32'd0;
      _1531_ = 32'd0;
      _1532_ = 32'd0;
      _1533_ = 32'd0;
      _1535_ = 32'd0;
      _1536_ = 32'd0;
      _1537_ = 32'd0;
      _1538_ = 32'd0;
      _1539_ = 32'd0;
      _1540_ = 32'd0;
      _1541_ = 32'd0;
      _1542_ = 32'd0;
      _1543_ = 32'd0;
      _1544_ = 32'd0;
      _1546_ = 32'd0;
      _1547_ = 32'd0;
    end else begin
      (* src = "./riscv_regfile.v:201.9-201.57" *)
      if (_1557_) begin
        _1534_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:202.9-202.57" *)
      if (_1558_) begin
        _1545_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:203.9-203.57" *)
      if (_1559_) begin
        _1548_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:204.9-204.57" *)
      if (_1560_) begin
        _1549_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:205.9-205.57" *)
      if (_1561_) begin
        _1550_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:206.9-206.57" *)
      if (_1562_) begin
        _1551_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:207.9-207.57" *)
      if (_1563_) begin
        _1552_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:208.9-208.57" *)
      if (_1564_) begin
        _1553_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:209.9-209.57" *)
      if (_1565_) begin
        _1554_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:210.9-210.59" *)
      if (_1566_) begin
        _1524_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:211.9-211.59" *)
      if (_1567_) begin
        _1525_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:212.9-212.59" *)
      if (_1568_) begin
        _1526_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:213.9-213.59" *)
      if (_1569_) begin
        _1527_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:214.9-214.59" *)
      if (_1570_) begin
        _1528_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:215.9-215.59" *)
      if (_1571_) begin
        _1529_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:216.9-216.59" *)
      if (_1572_) begin
        _1530_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:217.9-217.59" *)
      if (_1573_) begin
        _1531_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:218.9-218.59" *)
      if (_1574_) begin
        _1532_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:219.9-219.59" *)
      if (_1575_) begin
        _1533_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:220.9-220.59" *)
      if (_1576_) begin
        _1535_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:221.9-221.59" *)
      if (_1577_) begin
        _1536_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:222.9-222.59" *)
      if (_1578_) begin
        _1537_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:223.9-223.59" *)
      if (_1579_) begin
        _1538_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:224.9-224.59" *)
      if (_1580_) begin
        _1539_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:225.9-225.59" *)
      if (_1581_) begin
        _1540_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:226.9-226.59" *)
      if (_1582_) begin
        _1541_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:227.9-227.59" *)
      if (_1583_) begin
        _1542_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:228.9-228.59" *)
      if (_1584_) begin
        _1543_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:229.9-229.59" *)
      if (_1585_) begin
        _1544_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:230.9-230.59" *)
      if (_1586_) begin
        _1546_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
      (* src = "./riscv_regfile.v:231.9-231.59" *)
      if (_1587_) begin
        _1547_ = \u_issue.u_regfile.rd0_value_i ;
      end else begin
      end
    end
  end
  always @(posedge \u_issue.u_regfile.clk_i ) begin
      \u_issue.u_regfile.REGFILE.reg_r1_q  <= _1534_;
      \u_issue.u_regfile.REGFILE.reg_r2_q  <= _1545_;
      \u_issue.u_regfile.REGFILE.reg_r3_q  <= _1548_;
      \u_issue.u_regfile.REGFILE.reg_r4_q  <= _1549_;
      \u_issue.u_regfile.REGFILE.reg_r5_q  <= _1550_;
      \u_issue.u_regfile.REGFILE.reg_r6_q  <= _1551_;
      \u_issue.u_regfile.REGFILE.reg_r7_q  <= _1552_;
      \u_issue.u_regfile.REGFILE.reg_r8_q  <= _1553_;
      \u_issue.u_regfile.REGFILE.reg_r9_q  <= _1554_;
      \u_issue.u_regfile.REGFILE.reg_r10_q  <= _1524_;
      \u_issue.u_regfile.REGFILE.reg_r11_q  <= _1525_;
      \u_issue.u_regfile.REGFILE.reg_r12_q  <= _1526_;
      \u_issue.u_regfile.REGFILE.reg_r13_q  <= _1527_;
      \u_issue.u_regfile.REGFILE.reg_r14_q  <= _1528_;
      \u_issue.u_regfile.REGFILE.reg_r15_q  <= _1529_;
      \u_issue.u_regfile.REGFILE.reg_r16_q  <= _1530_;
      \u_issue.u_regfile.REGFILE.reg_r17_q  <= _1531_;
      \u_issue.u_regfile.REGFILE.reg_r18_q  <= _1532_;
      \u_issue.u_regfile.REGFILE.reg_r19_q  <= _1533_;
      \u_issue.u_regfile.REGFILE.reg_r20_q  <= _1535_;
      \u_issue.u_regfile.REGFILE.reg_r21_q  <= _1536_;
      \u_issue.u_regfile.REGFILE.reg_r22_q  <= _1537_;
      \u_issue.u_regfile.REGFILE.reg_r23_q  <= _1538_;
      \u_issue.u_regfile.REGFILE.reg_r24_q  <= _1539_;
      \u_issue.u_regfile.REGFILE.reg_r25_q  <= _1540_;
      \u_issue.u_regfile.REGFILE.reg_r26_q  <= _1541_;
      \u_issue.u_regfile.REGFILE.reg_r27_q  <= _1542_;
      \u_issue.u_regfile.REGFILE.reg_r28_q  <= _1543_;
      \u_issue.u_regfile.REGFILE.reg_r29_q  <= _1544_;
      \u_issue.u_regfile.REGFILE.reg_r30_q  <= _1546_;
      \u_issue.u_regfile.REGFILE.reg_r31_q  <= _1547_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1522_ = _1555_;
    _1523_ = _1556_;
    (* src = "./riscv_regfile.v:241.9-274.16" *)
    casez (\u_issue.u_regfile.ra0_i )
      5'h01:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r1_q ;
      5'h02:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r2_q ;
      5'h03:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r3_q ;
      5'h04:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r4_q ;
      5'h05:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r5_q ;
      5'h06:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r6_q ;
      5'h07:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r7_q ;
      5'h08:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r8_q ;
      5'h09:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r9_q ;
      5'h0a:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r10_q ;
      5'h0b:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r11_q ;
      5'h0c:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r12_q ;
      5'h0d:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r13_q ;
      5'h0e:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r14_q ;
      5'h0f:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r15_q ;
      5'h10:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r16_q ;
      5'h11:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r17_q ;
      5'h12:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r18_q ;
      5'h13:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r19_q ;
      5'h14:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r20_q ;
      5'h15:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r21_q ;
      5'h16:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r22_q ;
      5'h17:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r23_q ;
      5'h18:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r24_q ;
      5'h19:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r25_q ;
      5'h1a:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r26_q ;
      5'h1b:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r27_q ;
      5'h1c:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r28_q ;
      5'h1d:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r29_q ;
      5'h1e:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r30_q ;
      5'h1f:
          _1555_ = \u_issue.u_regfile.REGFILE.reg_r31_q ;
      default:
          _1555_ = 32'd0;
    endcase
    (* src = "./riscv_regfile.v:276.9-309.16" *)
    casez (\u_issue.u_regfile.rb0_i )
      5'h01:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r1_q ;
      5'h02:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r2_q ;
      5'h03:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r3_q ;
      5'h04:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r4_q ;
      5'h05:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r5_q ;
      5'h06:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r6_q ;
      5'h07:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r7_q ;
      5'h08:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r8_q ;
      5'h09:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r9_q ;
      5'h0a:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r10_q ;
      5'h0b:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r11_q ;
      5'h0c:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r12_q ;
      5'h0d:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r13_q ;
      5'h0e:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r14_q ;
      5'h0f:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r15_q ;
      5'h10:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r16_q ;
      5'h11:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r17_q ;
      5'h12:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r18_q ;
      5'h13:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r19_q ;
      5'h14:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r20_q ;
      5'h15:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r21_q ;
      5'h16:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r22_q ;
      5'h17:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r23_q ;
      5'h18:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r24_q ;
      5'h19:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r25_q ;
      5'h1a:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r26_q ;
      5'h1b:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r27_q ;
      5'h1c:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r28_q ;
      5'h1d:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r29_q ;
      5'h1e:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r30_q ;
      5'h1f:
          _1556_ = \u_issue.u_regfile.REGFILE.reg_r31_q ;
      default:
          _1556_ = 32'd0;
    endcase
  end
  always @* begin
      \u_issue.u_regfile.REGFILE.ra0_value_r  <= _1522_;
      \u_issue.u_regfile.REGFILE.rb0_value_r  <= _1523_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1611_ = \u_lsu.pending_lsu_e2_q ;
    (* src = "./riscv_lsu.v:126.1-131.30" *)
    if (\u_lsu.rst_i ) begin
      _1611_ = 1'h0;
    end else begin
      (* src = "./riscv_lsu.v:128.6-131.30" *)
      if (\u_lsu.issue_lsu_e1_w ) begin
        _1611_ = 1'h1;
      end else begin
        (* src = "./riscv_lsu.v:130.6-131.30" *)
        if (_1763_) begin
          _1611_ = 1'h0;
        end else begin
        end
      end
    end
  end
  always @(posedge \u_lsu.clk_i ) begin
      \u_lsu.pending_lsu_e2_q  <= _1611_;
  end
  always @(posedge \u_lsu.rst_i ) begin
      \u_lsu.pending_lsu_e2_q  <= _1611_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1604_ = \u_lsu.mem_unaligned_e2_q ;
    (* src = "./riscv_lsu.v:140.1-143.64" *)
    if (\u_lsu.rst_i ) begin
      _1604_ = 1'h0;
    end else begin
      _1604_ = _1639_;
    end
  end
  always @(posedge \u_lsu.clk_i ) begin
      \u_lsu.mem_unaligned_e2_q  <= _1604_;
  end
  always @(posedge \u_lsu.rst_i ) begin
      \u_lsu.mem_unaligned_e2_q  <= _1604_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1593_ = _1613_;
    _1605_ = _1615_;
    _1602_ = _1727_;
    _1595_ = _1614_;
    _1607_ = _1616_;
    (* src = "./riscv_lsu.v:188.5-193.119" *)
    if (_1722_) begin
      _1613_ = \u_lsu.opcode_ra_operand_i ;
    end else begin
      _1613_ = _1618_;
      (* src = "./riscv_lsu.v:190.10-193.119" *)
      if (_1723_) begin
        _1618_ = _1635_;
      end else begin
        _1618_ = _1636_;
      end
    end
    (* src = "./riscv_lsu.v:195.5-198.41" *)
    if (_1724_) begin
      _1615_ = _1803_;
    end else begin
      _1615_ = _1620_;
      (* src = "./riscv_lsu.v:197.10-198.41" *)
      if (_1725_) begin
        _1620_ = _1613_[0];
      end else begin
        _1620_ = 1'h0;
      end
    end
    (* src = "./riscv_lsu.v:202.5-250.28" *)
    if (_1729_) begin
      _1614_ = \u_lsu.opcode_rb_operand_i ;
      _1616_ = 4'hf;
    end else begin
      _1614_ = _1619_;
      _1616_ = _1621_;
      (* src = "./riscv_lsu.v:207.10-250.28" *)
      if (_1731_) begin
        _1619_ = _1623_;
        _1621_ = _1624_;
        (* src = "./riscv_lsu.v:209.9-220.16" *)
        casez (_1613_[1:0])
          2'h2:
            begin
              _1623_ = { \u_lsu.opcode_rb_operand_i [15:0], 16'h0000 };
              _1624_ = 4'hc;
            end
          default:
            begin
              _1623_ = { 16'h0000, \u_lsu.opcode_rb_operand_i [15:0] };
              _1624_ = 4'h3;
            end
        endcase
      end else begin
        _1619_ = _1626_;
        _1621_ = _1627_;
        (* src = "./riscv_lsu.v:222.10-250.28" *)
        if (_1732_) begin
          _1626_ = _1629_;
          _1627_ = _1630_;
          (* src = "./riscv_lsu.v:224.9-247.16" *)
          casez (_1613_[1:0])
            2'h3:
              begin
                _1629_ = { \u_lsu.opcode_rb_operand_i [7:0], 24'h000000 };
                _1630_ = 4'h8;
              end
            2'h2:
              begin
                _1629_ = { 8'h00, \u_lsu.opcode_rb_operand_i [7:0], 16'h0000 };
                _1630_ = 4'h4;
              end
            2'h1:
              begin
                _1629_ = { 16'h0000, \u_lsu.opcode_rb_operand_i [7:0], 8'h00 };
                _1630_ = 4'h2;
              end
            2'h0:
              begin
                _1629_ = { 24'h000000, \u_lsu.opcode_rb_operand_i [7:0] };
                _1630_ = 4'h1;
              end
            default:
              begin
                _1629_ = 32'd0;
                _1630_ = 4'h0;
              end
          endcase
        end else begin
          _1626_ = 32'd0;
          _1627_ = 4'h0;
        end
      end
    end
  end
  always @* begin
      \u_lsu.mem_addr_r  <= _1593_;
      \u_lsu.mem_unaligned_r  <= _1605_;
      \u_lsu.mem_data_r  <= _1595_;
      \u_lsu.mem_rd_r  <= _1602_;
      \u_lsu.mem_wr_r  <= _1607_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1592_ = \u_lsu.mem_addr_q ;
    _1596_ = \u_lsu.mem_data_wr_q ;
    _1601_ = \u_lsu.mem_rd_q ;
    _1606_ = \u_lsu.mem_wr_q ;
    _1594_ = \u_lsu.mem_cacheable_q ;
    _1598_ = \u_lsu.mem_invalidate_q ;
    _1608_ = \u_lsu.mem_writeback_q ;
    _1597_ = \u_lsu.mem_flush_q ;
    _1603_ = \u_lsu.mem_unaligned_e1_q ;
    _1599_ = \u_lsu.mem_load_q ;
    _1609_ = \u_lsu.mem_xb_q ;
    _1610_ = \u_lsu.mem_xh_q ;
    _1600_ = \u_lsu.mem_ls_q ;
    (* src = "./riscv_lsu.v:262.1-324.4" *)
    if (\u_lsu.rst_i ) begin
      _1592_ = 32'd0;
      _1596_ = 32'd0;
      _1601_ = 1'h0;
      _1606_ = 4'h0;
      _1594_ = 1'h0;
      _1598_ = 1'h0;
      _1608_ = 1'h0;
      _1597_ = 1'h0;
      _1603_ = 1'h0;
      _1599_ = 1'h0;
      _1609_ = 1'h0;
      _1610_ = 1'h0;
      _1600_ = 1'h0;
    end else begin
      (* src = "./riscv_lsu.v:279.6-324.4" *)
      if (_1780_) begin
        _1592_ = 32'd0;
        _1596_ = 32'd0;
        _1601_ = 1'h0;
        _1606_ = 4'h0;
        _1594_ = 1'h0;
        _1598_ = 1'h0;
        _1608_ = 1'h0;
        _1597_ = 1'h0;
        _1603_ = 1'h0;
        _1599_ = 1'h0;
        _1609_ = 1'h0;
        _1610_ = 1'h0;
        _1600_ = 1'h0;
      end else begin
        (* src = "./riscv_lsu.v:295.6-324.4" *)
        if (_1736_) begin
        end else begin
          (* src = "./riscv_lsu.v:297.6-324.4" *)
          if (_1757_) begin
            _1596_ = \u_lsu.mem_data_r ;
            _1601_ = \u_lsu.mem_rd_r ;
            _1606_ = \u_lsu.mem_wr_r ;
            _1603_ = \u_lsu.mem_unaligned_r ;
            _1599_ = _1738_;
            _1609_ = _1813_;
            _1610_ = _1814_;
            _1600_ = \u_lsu.load_signed_inst_w ;
            _1594_ = _1787_;
            _1598_ = _1674_;
            _1608_ = _1675_;
            _1597_ = _1676_;
            _1592_ = \u_lsu.mem_addr_r ;
          end else begin
          end
        end
      end
    end
  end
  always @(posedge \u_lsu.clk_i ) begin
      \u_lsu.mem_addr_q  <= _1592_;
      \u_lsu.mem_data_wr_q  <= _1596_;
      \u_lsu.mem_rd_q  <= _1601_;
      \u_lsu.mem_wr_q  <= _1606_;
      \u_lsu.mem_cacheable_q  <= _1594_;
      \u_lsu.mem_invalidate_q  <= _1598_;
      \u_lsu.mem_writeback_q  <= _1608_;
      \u_lsu.mem_flush_q  <= _1597_;
      \u_lsu.mem_unaligned_e1_q  <= _1603_;
      \u_lsu.mem_load_q  <= _1599_;
      \u_lsu.mem_xb_q  <= _1609_;
      \u_lsu.mem_xh_q  <= _1610_;
      \u_lsu.mem_ls_q  <= _1600_;
  end
  always @(posedge \u_lsu.rst_i ) begin
      \u_lsu.mem_addr_q  <= _1592_;
      \u_lsu.mem_data_wr_q  <= _1596_;
      \u_lsu.mem_rd_q  <= _1601_;
      \u_lsu.mem_wr_q  <= _1606_;
      \u_lsu.mem_cacheable_q  <= _1594_;
      \u_lsu.mem_invalidate_q  <= _1598_;
      \u_lsu.mem_writeback_q  <= _1608_;
      \u_lsu.mem_flush_q  <= _1597_;
      \u_lsu.mem_unaligned_e1_q  <= _1603_;
      \u_lsu.mem_load_q  <= _1599_;
      \u_lsu.mem_xb_q  <= _1609_;
      \u_lsu.mem_xh_q  <= _1610_;
      \u_lsu.mem_ls_q  <= _1600_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1588_ = \u_lsu.resp_addr_w [1:0];
    _1589_ = \u_lsu.resp_byte_w ;
    _1590_ = \u_lsu.resp_half_w ;
    _1591_ = \u_lsu.resp_signed_w ;
    _1612_ = _1617_;
    (* src = "./riscv_lsu.v:385.5-414.8" *)
    if (_1802_) begin
      _1617_ = \u_lsu.resp_addr_w ;
    end else begin
      _1617_ = _1622_;
      (* src = "./riscv_lsu.v:388.10-414.8" *)
      if (_1745_) begin
        _1622_ = _1625_;
        (* src = "./riscv_lsu.v:390.9-413.41" *)
        if (\u_lsu.resp_byte_w ) begin
          _1625_ = _1631_;
          (* src = "./riscv_lsu.v:392.13-397.20" *)
          casez (\u_lsu.resp_addr_w [1:0])
            2'h3:
                _1628_ = { 24'h000000, \u_lsu.mem_data_rd_i [31:24] };
            2'h2:
                _1628_ = { 24'h000000, \u_lsu.mem_data_rd_i [23:16] };
            2'h1:
                _1628_ = { 24'h000000, \u_lsu.mem_data_rd_i [15:8] };
            2'h0:
                _1628_ = { 24'h000000, \u_lsu.mem_data_rd_i [7:0] };
            default:
                _1628_ = 32'd0;
          endcase
          (* src = "./riscv_lsu.v:399.13-400.62" *)
          if (_1746_) begin
            _1631_ = { 24'hffffff, _1628_[7:0] };
          end else begin
            _1631_ = _1628_;
          end
        end else begin
          _1625_ = _1632_;
          (* src = "./riscv_lsu.v:402.14-413.41" *)
          if (\u_lsu.resp_half_w ) begin
            _1632_ = _1634_;
            (* src = "./riscv_lsu.v:404.13-407.60" *)
            if (\u_lsu.resp_addr_w [1]) begin
              _1633_ = { 16'h0000, \u_lsu.mem_data_rd_i [31:16] };
            end else begin
              _1633_ = { 16'h0000, \u_lsu.mem_data_rd_i [15:0] };
            end
            (* src = "./riscv_lsu.v:409.13-410.61" *)
            if (_1747_) begin
              _1634_ = { 16'hffff, _1633_[15:0] };
            end else begin
              _1634_ = _1633_;
            end
          end else begin
            _1632_ = \u_lsu.mem_data_rd_i ;
          end
        end
      end else begin
        _1622_ = 32'd0;
      end
    end
  end
  always @* begin
      \u_lsu.addr_lsb_r  <= _1588_;
      \u_lsu.load_byte_r  <= _1589_;
      \u_lsu.load_half_r  <= _1590_;
      \u_lsu.load_signed_r  <= _1591_;
      \u_lsu.wb_result_r  <= _1612_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1825_ = _1834_;
    (* src = "./riscv_lsu.v:0.0-0.0" *)
    casez (_1851_)
      1'h0:
          _1834_ = \u_lsu.u_lsu_request.ram_q[0] ;
      1'h1:
          _1834_ = \u_lsu.u_lsu_request.ram_q[1] ;
      default:
          _1834_ = 36'hxxxxxxxxx;
    endcase
  end
  always @* begin
      _1852_ <= _1825_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1832_ = \u_lsu.u_lsu_request.rd_ptr_q ;
    _1833_ = \u_lsu.u_lsu_request.wr_ptr_q ;
    _1828_ = \u_lsu.u_lsu_request.count_q ;
    _1830_ = \u_lsu.u_lsu_request.ram_q[0] ;
    _1831_ = \u_lsu.u_lsu_request.ram_q[1] ;
    _1829_ = _1837_;
    _1826_ = _1835_;
    _1827_ = _1836_;
    (* src = "./riscv_lsu.v:483.1-513.4" *)
    if (\u_lsu.u_lsu_request.rst_i ) begin
      _1835_ = _1853_;
      _1836_ = _1854_;
      _1828_ = 2'h0;
      _1832_ = 1'h0;
      _1833_ = 1'h0;
      _1830_ = 36'h000000000;
      _1831_ = 36'h000000000;
      _1837_ = 32'd2;
    end else begin
      _1837_ = \u_lsu.u_lsu_request.i ;
      _1835_ = _1838_;
      _1836_ = _1839_;
      (* src = "./riscv_lsu.v:497.5-501.8" *)
      if (_1843_) begin
        _1839_ = \u_lsu.u_lsu_request.data_in_i ;
        _1838_ = \u_lsu.u_lsu_request.wr_ptr_q ;
        _1833_ = _1840_[0];
        (* src = "./riscv_lsu.v:0.0-0.0" *)
        casez (\u_lsu.u_lsu_request.wr_ptr_q )
          1'h0:
              _1830_ = \u_lsu.u_lsu_request.data_in_i ;
          1'h1:
              _1831_ = \u_lsu.u_lsu_request.data_in_i ;
          default:
              /* empty */;
        endcase
      end else begin
        _1838_ = _1853_;
        _1839_ = _1854_;
      end
      (* src = "./riscv_lsu.v:504.5-505.39" *)
      if (_1844_) begin
        _1832_ = _1841_[0];
      end else begin
      end
      (* src = "./riscv_lsu.v:508.5-512.32" *)
      if (_1847_) begin
        _1828_ = _1842_[1:0];
      end else begin
        (* src = "./riscv_lsu.v:511.10-512.32" *)
        if (_1850_) begin
          _1828_ = _1859_[1:0];
        end else begin
        end
      end
    end
  end
  always @(posedge \u_lsu.u_lsu_request.clk_i ) begin
      \u_lsu.u_lsu_request.rd_ptr_q  <= _1832_;
      \u_lsu.u_lsu_request.wr_ptr_q  <= _1833_;
      \u_lsu.u_lsu_request.count_q  <= _1828_;
      \u_lsu.u_lsu_request.i  <= _1829_;
      \u_lsu.u_lsu_request.ram_q[0]  <= _1830_;
      \u_lsu.u_lsu_request.ram_q[1]  <= _1831_;
      _1853_ <= 1'hx;
      _1854_ <= 36'hxxxxxxxxx;
  end
  always @(posedge \u_lsu.u_lsu_request.rst_i ) begin
      \u_lsu.u_lsu_request.rd_ptr_q  <= _1832_;
      \u_lsu.u_lsu_request.wr_ptr_q  <= _1833_;
      \u_lsu.u_lsu_request.count_q  <= _1828_;
      \u_lsu.u_lsu_request.i  <= _1829_;
      \u_lsu.u_lsu_request.ram_q[0]  <= _1830_;
      \u_lsu.u_lsu_request.ram_q[1]  <= _1831_;
      _1853_ <= 1'hx;
      _1854_ <= 36'hxxxxxxxxx;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1864_ = _1869_;
    (* src = "./riscv_multiplier.v:107.5-112.57" *)
    if (_1881_) begin
      _1869_ = { 1'h0, \u_mul.opcode_rb_operand_i  };
    end else begin
      _1869_ = _1871_;
      (* src = "./riscv_multiplier.v:109.10-112.57" *)
      if (_1882_) begin
        _1871_ = { \u_mul.opcode_rb_operand_i [31], \u_mul.opcode_rb_operand_i  };
      end else begin
        _1871_ = { 1'h0, \u_mul.opcode_rb_operand_i  };
      end
    end
  end
  always @* begin
      \u_mul.operand_b_r  <= _1864_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1861_ = \u_mul.operand_a_e1_q ;
    _1863_ = \u_mul.operand_b_e1_q ;
    _1860_ = \u_mul.mulhi_sel_e1_q ;
    (* src = "./riscv_multiplier.v:118.1-137.4" *)
    if (\u_mul.rst_i ) begin
      _1861_ = 33'h000000000;
      _1863_ = 33'h000000000;
      _1860_ = 1'h0;
    end else begin
      (* src = "./riscv_multiplier.v:124.6-137.4" *)
      if (\u_mul.hold_i ) begin
      end else begin
        (* src = "./riscv_multiplier.v:126.6-137.4" *)
        if (_1890_) begin
          _1861_ = \u_mul.operand_a_r ;
          _1863_ = \u_mul.operand_b_r ;
          _1860_ = _1895_;
        end else begin
          _1861_ = 33'h000000000;
          _1863_ = 33'h000000000;
          _1860_ = 1'h0;
        end
      end
    end
  end
  always @(posedge \u_mul.clk_i ) begin
      \u_mul.operand_a_e1_q  <= _1861_;
      \u_mul.operand_b_e1_q  <= _1863_;
      \u_mul.mulhi_sel_e1_q  <= _1860_;
  end
  always @(posedge \u_mul.rst_i ) begin
      \u_mul.operand_a_e1_q  <= _1861_;
      \u_mul.operand_b_e1_q  <= _1863_;
      \u_mul.mulhi_sel_e1_q  <= _1860_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1867_ = _1898_;
  end
  always @* begin
      \u_mul.result_r  <= _1867_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1865_ = \u_mul.result_e2_q ;
    (* src = "./riscv_multiplier.v:147.1-150.29" *)
    if (\u_mul.rst_i ) begin
      _1865_ = 32'd0;
    end else begin
      (* src = "./riscv_multiplier.v:149.6-150.29" *)
      if (_1896_) begin
        _1865_ = \u_mul.result_r ;
      end else begin
      end
    end
  end
  always @(posedge \u_mul.clk_i ) begin
      \u_mul.result_e2_q  <= _1865_;
  end
  always @(posedge \u_mul.rst_i ) begin
      \u_mul.result_e2_q  <= _1865_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1866_ = \u_mul.result_e3_q ;
    (* src = "./riscv_multiplier.v:153.1-156.32" *)
    if (\u_mul.rst_i ) begin
      _1866_ = 32'd0;
    end else begin
      (* src = "./riscv_multiplier.v:155.6-156.32" *)
      if (_1897_) begin
        _1866_ = \u_mul.result_e2_q ;
      end else begin
      end
    end
  end
  always @(posedge \u_mul.clk_i ) begin
      \u_mul.result_e3_q  <= _1866_;
  end
  always @(posedge \u_mul.rst_i ) begin
      \u_mul.result_e3_q  <= _1866_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$2417 ) begin end
    _1862_ = _1868_;
    (* src = "./riscv_multiplier.v:97.5-102.57" *)
    if (_1888_) begin
      _1868_ = { \u_mul.opcode_ra_operand_i [31], \u_mul.opcode_ra_operand_i  };
    end else begin
      _1868_ = _1870_;
      (* src = "./riscv_multiplier.v:99.10-102.57" *)
      if (_1889_) begin
        _1870_ = { \u_mul.opcode_ra_operand_i [31], \u_mul.opcode_ra_operand_i  };
      end else begin
        _1870_ = { 1'h0, \u_mul.opcode_ra_operand_i  };
      end
    end
  end
  always @* begin
      \u_mul.operand_a_r  <= _1862_;
  end
  assign \u_exec.writeback_value_o  = \u_exec.result_q ;
  assign \u_exec.branch_request_o  = _1209_;
  assign \u_exec.branch_is_taken_o  = \u_exec.branch_taken_q ;
  assign \u_exec.branch_is_not_taken_o  = \u_exec.branch_ntaken_q ;
  assign \u_exec.branch_source_o  = \u_exec.pc_m_q ;
  assign \u_exec.branch_pc_o  = \u_exec.pc_x_q ;
  assign \u_exec.branch_is_call_o  = \u_exec.branch_call_q ;
  assign \u_exec.branch_is_ret_o  = \u_exec.branch_ret_q ;
  assign \u_exec.branch_is_jmp_o  = \u_exec.branch_jmp_q ;
  assign \u_exec.branch_d_request_o  = _1197_;
  assign \u_exec.branch_d_pc_o  = \u_exec.branch_target_r ;
  assign \u_exec.branch_d_priv_o  = 2'h0;
  assign \u_exec.u_alu.sub_res_w  = _1263_;
  assign \u_exec.u_alu.alu_p_o  = \u_exec.u_alu.result_r ;
  assign \u_exec.alu_p_w  = \u_exec.u_alu.alu_p_o ;
  assign \u_exec.u_alu.alu_b_i  = \u_exec.alu_input_b_r ;
  assign \u_exec.u_alu.alu_a_i  = \u_exec.alu_input_a_r ;
  assign \u_exec.u_alu.alu_op_i  = \u_exec.alu_func_r ;
  assign writeback_exec_value_w = \u_exec.writeback_value_o ;
  assign branch_d_exec_priv_w = \u_exec.branch_d_priv_o ;
  assign branch_d_exec_pc_w = \u_exec.branch_d_pc_o ;
  assign branch_d_exec_request_w = \u_exec.branch_d_request_o ;
  assign branch_exec_pc_w = \u_exec.branch_pc_o ;
  assign branch_exec_is_jmp_w = \u_exec.branch_is_jmp_o ;
  assign branch_exec_is_ret_w = \u_exec.branch_is_ret_o ;
  assign branch_exec_is_call_w = \u_exec.branch_is_call_o ;
  assign branch_exec_source_w = \u_exec.branch_source_o ;
  assign branch_exec_is_not_taken_w = \u_exec.branch_is_not_taken_o ;
  assign branch_exec_is_taken_w = \u_exec.branch_is_taken_o ;
  assign branch_exec_request_w = \u_exec.branch_request_o ;
  assign \u_exec.hold_i  = exec_hold_w;
  assign \u_exec.opcode_rb_operand_i  = opcode_rb_operand_w;
  assign \u_exec.opcode_ra_operand_i  = opcode_ra_operand_w;
  assign \u_exec.opcode_rb_idx_i  = opcode_rb_idx_w;
  assign \u_exec.opcode_ra_idx_i  = opcode_ra_idx_w;
  assign \u_exec.opcode_rd_idx_i  = opcode_rd_idx_w;
  assign \u_exec.opcode_invalid_i  = opcode_invalid_w;
  assign \u_exec.opcode_pc_i  = opcode_pc_w;
  assign \u_exec.opcode_opcode_i  = opcode_opcode_w;
  assign \u_exec.opcode_valid_i  = exec_opcode_valid_w;
  assign \u_exec.rst_i  = rst_i;
  assign \u_exec.clk_i  = clk_i;
  assign \u_decode.enable_muldiv_w  = 1'h1;
  assign \u_decode.genblk1.fetch_in_instr_w  = _0390_;
  assign \u_decode.fetch_out_valid_o  = \u_decode.fetch_in_valid_i ;
  assign \u_decode.fetch_out_pc_o  = \u_decode.fetch_in_pc_i ;
  assign \u_decode.fetch_out_instr_o  = \u_decode.genblk1.fetch_in_instr_w ;
  assign \u_decode.fetch_out_fault_page_o  = \u_decode.fetch_in_fault_page_i ;
  assign \u_decode.fetch_out_fault_fetch_o  = \u_decode.fetch_in_fault_fetch_i ;
  assign \u_decode.fetch_in_accept_o  = \u_decode.fetch_out_accept_i ;
  assign \u_decode.genblk1.u_dec.invalid_w  = _0723_;
  assign \u_decode.genblk1.u_dec.invalid_o  = \u_decode.genblk1.u_dec.invalid_w ;
  assign \u_decode.genblk1.u_dec.rd_valid_o  = _0765_;
  assign \u_decode.genblk1.u_dec.exec_o  = _0785_;
  assign \u_decode.genblk1.u_dec.lsu_o  = _0793_;
  assign \u_decode.genblk1.u_dec.branch_o  = _0800_;
  assign \u_decode.genblk1.u_dec.mul_o  = _0721_;
  assign \u_decode.genblk1.u_dec.div_o  = _0722_;
  assign \u_decode.genblk1.u_dec.csr_o  = _0820_;
  assign \u_decode.fetch_out_instr_rd_valid_o  = \u_decode.genblk1.u_dec.rd_valid_o ;
  assign \u_decode.fetch_out_instr_csr_o  = \u_decode.genblk1.u_dec.csr_o ;
  assign \u_decode.fetch_out_instr_div_o  = \u_decode.genblk1.u_dec.div_o ;
  assign \u_decode.fetch_out_instr_mul_o  = \u_decode.genblk1.u_dec.mul_o ;
  assign \u_decode.fetch_out_instr_branch_o  = \u_decode.genblk1.u_dec.branch_o ;
  assign \u_decode.fetch_out_instr_lsu_o  = \u_decode.genblk1.u_dec.lsu_o ;
  assign \u_decode.fetch_out_instr_exec_o  = \u_decode.genblk1.u_dec.exec_o ;
  assign \u_decode.fetch_out_instr_invalid_o  = \u_decode.genblk1.u_dec.invalid_o ;
  assign \u_decode.genblk1.u_dec.opcode_i  = \u_decode.fetch_out_instr_o ;
  assign \u_decode.genblk1.u_dec.enable_muldiv_i  = \u_decode.enable_muldiv_w ;
  assign \u_decode.genblk1.u_dec.fetch_fault_i  = _0389_;
  assign \u_decode.genblk1.u_dec.valid_i  = \u_decode.fetch_in_valid_i ;
  assign fetch_instr_invalid_w = \u_decode.fetch_out_instr_invalid_o ;
  assign fetch_instr_rd_valid_w = \u_decode.fetch_out_instr_rd_valid_o ;
  assign fetch_instr_csr_w = \u_decode.fetch_out_instr_csr_o ;
  assign fetch_instr_div_w = \u_decode.fetch_out_instr_div_o ;
  assign fetch_instr_mul_w = \u_decode.fetch_out_instr_mul_o ;
  assign fetch_instr_branch_w = \u_decode.fetch_out_instr_branch_o ;
  assign fetch_instr_lsu_w = \u_decode.fetch_out_instr_lsu_o ;
  assign fetch_instr_exec_w = \u_decode.fetch_out_instr_exec_o ;
  assign fetch_fault_page_w = \u_decode.fetch_out_fault_page_o ;
  assign fetch_fault_fetch_w = \u_decode.fetch_out_fault_fetch_o ;
  assign fetch_pc_w = \u_decode.fetch_out_pc_o ;
  assign fetch_instr_w = \u_decode.fetch_out_instr_o ;
  assign fetch_valid_w = \u_decode.fetch_out_valid_o ;
  assign fetch_dec_accept_w = \u_decode.fetch_in_accept_o ;
  assign \u_decode.squash_decode_i  = squash_decode_w;
  assign \u_decode.fetch_out_accept_i  = fetch_accept_w;
  assign \u_decode.fetch_in_fault_page_i  = fetch_dec_fault_page_w;
  assign \u_decode.fetch_in_fault_fetch_i  = fetch_dec_fault_fetch_w;
  assign \u_decode.fetch_in_pc_i  = fetch_dec_pc_w;
  assign \u_decode.fetch_in_instr_i  = fetch_dec_instr_w;
  assign \u_decode.fetch_in_valid_i  = fetch_dec_valid_w;
  assign \u_decode.rst_i  = rst_i;
  assign \u_decode.clk_i  = clk_i;
  assign \u_mmu.fetch_out_rd_o  = \u_mmu.fetch_in_rd_i ;
  assign \u_mmu.fetch_out_pc_o  = \u_mmu.fetch_in_pc_i ;
  assign \u_mmu.fetch_out_flush_o  = \u_mmu.fetch_in_flush_i ;
  assign \u_mmu.fetch_out_invalidate_o  = \u_mmu.fetch_in_invalidate_i ;
  assign \u_mmu.fetch_in_accept_o  = \u_mmu.fetch_out_accept_i ;
  assign \u_mmu.fetch_in_valid_o  = \u_mmu.fetch_out_valid_i ;
  assign \u_mmu.fetch_in_error_o  = \u_mmu.fetch_out_error_i ;
  assign \u_mmu.fetch_in_fault_o  = 1'h0;
  assign \u_mmu.fetch_in_inst_o  = \u_mmu.fetch_out_inst_i ;
  assign \u_mmu.lsu_out_rd_o  = \u_mmu.lsu_in_rd_i ;
  assign \u_mmu.lsu_out_wr_o  = \u_mmu.lsu_in_wr_i ;
  assign \u_mmu.lsu_out_addr_o  = \u_mmu.lsu_in_addr_i ;
  assign \u_mmu.lsu_out_data_wr_o  = \u_mmu.lsu_in_data_wr_i ;
  assign \u_mmu.lsu_out_invalidate_o  = \u_mmu.lsu_in_invalidate_i ;
  assign \u_mmu.lsu_out_writeback_o  = \u_mmu.lsu_in_writeback_i ;
  assign \u_mmu.lsu_out_cacheable_o  = \u_mmu.lsu_in_cacheable_i ;
  assign \u_mmu.lsu_out_req_tag_o  = \u_mmu.lsu_in_req_tag_i ;
  assign \u_mmu.lsu_out_flush_o  = \u_mmu.lsu_in_flush_i ;
  assign \u_mmu.lsu_in_ack_o  = \u_mmu.lsu_out_ack_i ;
  assign \u_mmu.lsu_in_resp_tag_o  = \u_mmu.lsu_out_resp_tag_i ;
  assign \u_mmu.lsu_in_error_o  = \u_mmu.lsu_out_error_i ;
  assign \u_mmu.lsu_in_data_rd_o  = \u_mmu.lsu_out_data_rd_i ;
  assign \u_mmu.lsu_in_store_fault_o  = 1'h0;
  assign \u_mmu.lsu_in_load_fault_o  = 1'h0;
  assign \u_mmu.lsu_in_accept_o  = \u_mmu.lsu_out_accept_i ;
  assign mmu_store_fault_w = \u_mmu.lsu_in_store_fault_o ;
  assign mmu_load_fault_w = \u_mmu.lsu_in_load_fault_o ;
  assign mem_d_flush_o = \u_mmu.lsu_out_flush_o ;
  assign mem_d_writeback_o = \u_mmu.lsu_out_writeback_o ;
  assign mem_d_invalidate_o = \u_mmu.lsu_out_invalidate_o ;
  assign mem_d_req_tag_o = \u_mmu.lsu_out_req_tag_o ;
  assign mem_d_cacheable_o = \u_mmu.lsu_out_cacheable_o ;
  assign mem_d_wr_o = \u_mmu.lsu_out_wr_o ;
  assign mem_d_rd_o = \u_mmu.lsu_out_rd_o ;
  assign mem_d_data_wr_o = \u_mmu.lsu_out_data_wr_o ;
  assign mem_d_addr_o = \u_mmu.lsu_out_addr_o ;
  assign mmu_lsu_resp_tag_w = \u_mmu.lsu_in_resp_tag_o ;
  assign mmu_lsu_error_w = \u_mmu.lsu_in_error_o ;
  assign mmu_lsu_ack_w = \u_mmu.lsu_in_ack_o ;
  assign mmu_lsu_accept_w = \u_mmu.lsu_in_accept_o ;
  assign mmu_lsu_data_rd_w = \u_mmu.lsu_in_data_rd_o ;
  assign fetch_in_fault_w = \u_mmu.fetch_in_fault_o ;
  assign mem_i_pc_o = \u_mmu.fetch_out_pc_o ;
  assign mem_i_invalidate_o = \u_mmu.fetch_out_invalidate_o ;
  assign mem_i_flush_o = \u_mmu.fetch_out_flush_o ;
  assign mem_i_rd_o = \u_mmu.fetch_out_rd_o ;
  assign mmu_ifetch_inst_w = \u_mmu.fetch_in_inst_o ;
  assign mmu_ifetch_error_w = \u_mmu.fetch_in_error_o ;
  assign mmu_ifetch_valid_w = \u_mmu.fetch_in_valid_o ;
  assign mmu_ifetch_accept_w = \u_mmu.fetch_in_accept_o ;
  assign \u_mmu.lsu_out_resp_tag_i  = mem_d_resp_tag_i;
  assign \u_mmu.lsu_out_error_i  = mem_d_error_i;
  assign \u_mmu.lsu_out_ack_i  = mem_d_ack_i;
  assign \u_mmu.lsu_out_accept_i  = mem_d_accept_i;
  assign \u_mmu.lsu_out_data_rd_i  = mem_d_data_rd_i;
  assign \u_mmu.lsu_in_flush_i  = mmu_lsu_flush_w;
  assign \u_mmu.lsu_in_writeback_i  = mmu_lsu_writeback_w;
  assign \u_mmu.lsu_in_invalidate_i  = mmu_lsu_invalidate_w;
  assign \u_mmu.lsu_in_req_tag_i  = mmu_lsu_req_tag_w;
  assign \u_mmu.lsu_in_cacheable_i  = mmu_lsu_cacheable_w;
  assign \u_mmu.lsu_in_wr_i  = mmu_lsu_wr_w;
  assign \u_mmu.lsu_in_rd_i  = mmu_lsu_rd_w;
  assign \u_mmu.lsu_in_data_wr_i  = mmu_lsu_data_wr_w;
  assign \u_mmu.lsu_in_addr_i  = mmu_lsu_addr_w;
  assign \u_mmu.fetch_out_inst_i  = mem_i_inst_i;
  assign \u_mmu.fetch_out_error_i  = mem_i_error_i;
  assign \u_mmu.fetch_out_valid_i  = mem_i_valid_i;
  assign \u_mmu.fetch_out_accept_i  = mem_i_accept_i;
  assign \u_mmu.fetch_in_priv_i  = fetch_in_priv_w;
  assign \u_mmu.fetch_in_pc_i  = mmu_ifetch_pc_w;
  assign \u_mmu.fetch_in_invalidate_i  = mmu_ifetch_invalidate_w;
  assign \u_mmu.fetch_in_flush_i  = mmu_ifetch_flush_w;
  assign \u_mmu.fetch_in_rd_i  = mmu_ifetch_rd_w;
  assign \u_mmu.satp_i  = mmu_satp_w;
  assign \u_mmu.flush_i  = mmu_flush_w;
  assign \u_mmu.mxr_i  = mmu_mxr_w;
  assign \u_mmu.sum_i  = mmu_sum_w;
  assign \u_mmu.priv_d_i  = mmu_priv_d_w;
  assign \u_mmu.rst_i  = rst_i;
  assign \u_mmu.clk_i  = clk_i;
  assign \u_lsu.issue_lsu_e1_w  = _1720_;
  assign \u_lsu.complete_ok_e2_w  = _1637_;
  assign \u_lsu.complete_err_e2_w  = _1638_;
  assign \u_lsu.delay_lsu_e2_w  = _1721_;
  assign \u_lsu.load_inst_w  = _1768_;
  assign \u_lsu.load_signed_inst_w  = _1770_;
  assign \u_lsu.store_inst_w  = _1772_;
  assign \u_lsu.req_lb_w  = _1773_;
  assign \u_lsu.req_lh_w  = _1774_;
  assign \u_lsu.req_lw_w  = _1775_;
  assign \u_lsu.req_sb_w  = _1699_;
  assign \u_lsu.req_sh_w  = _1700_;
  assign \u_lsu.req_sw_w  = _1701_;
  assign \u_lsu.req_sw_lw_w  = _1777_;
  assign \u_lsu.req_sh_lh_w  = _1779_;
  assign \u_lsu.dcache_flush_w  = _1733_;
  assign \u_lsu.dcache_writeback_w  = _1734_;
  assign \u_lsu.dcache_invalidate_w  = _1735_;
  assign \u_lsu.mem_addr_o  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_lsu.mem_data_wr_o  = \u_lsu.mem_data_wr_q ;
  assign \u_lsu.mem_rd_o  = _1677_;
  assign \u_lsu.mem_wr_o  = _1678_;
  assign \u_lsu.mem_cacheable_o  = \u_lsu.mem_cacheable_q ;
  assign \u_lsu.mem_req_tag_o  = 11'h000;
  assign \u_lsu.mem_invalidate_o  = \u_lsu.mem_invalidate_q ;
  assign \u_lsu.mem_writeback_o  = \u_lsu.mem_writeback_q ;
  assign \u_lsu.mem_flush_o  = \u_lsu.mem_flush_q ;
  assign \u_lsu.stall_o  = _1795_;
  assign \u_lsu.writeback_valid_o  = _1815_;
  assign \u_lsu.writeback_value_o  = \u_lsu.wb_result_r ;
  assign \u_lsu.fault_load_align_w  = _1679_;
  assign \u_lsu.fault_store_align_w  = _1680_;
  assign \u_lsu.fault_load_bus_w  = _1748_;
  assign \u_lsu.fault_store_bus_w  = _1749_;
  assign \u_lsu.fault_load_page_w  = _1750_;
  assign \u_lsu.fault_store_page_w  = _1751_;
  assign \u_lsu.writeback_exception_o  = _1819_;
  assign \u_lsu.u_lsu_request.valid_o  = _1855_;
  assign \u_lsu.u_lsu_request.accept_o  = _1856_;
  assign \u_lsu.u_lsu_request.data_out_o  = _1852_;
  assign _1851_ = \u_lsu.u_lsu_request.rd_ptr_q ;
  assign \u_lsu.u_lsu_request.pop_i  = _1801_;
  assign { \u_lsu.resp_addr_w , \u_lsu.resp_signed_w , \u_lsu.resp_half_w , \u_lsu.resp_byte_w , \u_lsu.resp_load_w  } = \u_lsu.u_lsu_request.data_out_o ;
  assign \u_lsu.u_lsu_request.data_in_i  = { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  };
  assign \u_lsu.u_lsu_request.push_i  = _1800_;
  assign \u_lsu.u_lsu_request.rst_i  = \u_lsu.rst_i ;
  assign \u_lsu.u_lsu_request.clk_i  = \u_lsu.clk_i ;
  assign lsu_stall_w = \u_lsu.stall_o ;
  assign writeback_mem_exception_w = \u_lsu.writeback_exception_o ;
  assign writeback_mem_value_w = \u_lsu.writeback_value_o ;
  assign writeback_mem_valid_w = \u_lsu.writeback_valid_o ;
  assign mmu_lsu_flush_w = \u_lsu.mem_flush_o ;
  assign mmu_lsu_writeback_w = \u_lsu.mem_writeback_o ;
  assign mmu_lsu_invalidate_w = \u_lsu.mem_invalidate_o ;
  assign mmu_lsu_req_tag_w = \u_lsu.mem_req_tag_o ;
  assign mmu_lsu_cacheable_w = \u_lsu.mem_cacheable_o ;
  assign mmu_lsu_wr_w = \u_lsu.mem_wr_o ;
  assign mmu_lsu_rd_w = \u_lsu.mem_rd_o ;
  assign mmu_lsu_data_wr_w = \u_lsu.mem_data_wr_o ;
  assign mmu_lsu_addr_w = \u_lsu.mem_addr_o ;
  assign \u_lsu.mem_store_fault_i  = mmu_store_fault_w;
  assign \u_lsu.mem_load_fault_i  = mmu_load_fault_w;
  assign \u_lsu.mem_resp_tag_i  = mmu_lsu_resp_tag_w;
  assign \u_lsu.mem_error_i  = mmu_lsu_error_w;
  assign \u_lsu.mem_ack_i  = mmu_lsu_ack_w;
  assign \u_lsu.mem_accept_i  = mmu_lsu_accept_w;
  assign \u_lsu.mem_data_rd_i  = mmu_lsu_data_rd_w;
  assign \u_lsu.opcode_rb_operand_i  = lsu_opcode_rb_operand_w;
  assign \u_lsu.opcode_ra_operand_i  = lsu_opcode_ra_operand_w;
  assign \u_lsu.opcode_rb_idx_i  = lsu_opcode_rb_idx_w;
  assign \u_lsu.opcode_ra_idx_i  = lsu_opcode_ra_idx_w;
  assign \u_lsu.opcode_rd_idx_i  = lsu_opcode_rd_idx_w;
  assign \u_lsu.opcode_invalid_i  = lsu_opcode_invalid_w;
  assign \u_lsu.opcode_pc_i  = lsu_opcode_pc_w;
  assign \u_lsu.opcode_opcode_i  = lsu_opcode_opcode_w;
  assign \u_lsu.opcode_valid_i  = lsu_opcode_valid_w;
  assign \u_lsu.rst_i  = rst_i;
  assign \u_lsu.clk_i  = clk_i;
  assign \u_csr.ecall_w  = _0055_;
  assign \u_csr.ebreak_w  = _0056_;
  assign \u_csr.eret_w  = _0057_;
  assign \u_csr.eret_priv_w  = \u_csr.opcode_opcode_i [29:28];
  assign \u_csr.csrrw_w  = _0058_;
  assign \u_csr.csrrs_w  = _0059_;
  assign \u_csr.csrrc_w  = _0060_;
  assign \u_csr.csrrwi_w  = _0061_;
  assign \u_csr.csrrsi_w  = _0062_;
  assign \u_csr.csrrci_w  = _0063_;
  assign \u_csr.wfi_w  = _0064_;
  assign \u_csr.fence_w  = _0065_;
  assign \u_csr.sfence_w  = _0066_;
  assign \u_csr.ifence_w  = _0067_;
  assign \u_csr.satp_update_w  = _0070_;
  assign \u_csr.timer_irq_w  = 1'h0;
  assign \u_csr.misa_w  = 32'd1073746176;
  assign \u_csr.eret_fault_w  = _0071_;
  assign \u_csr.csr_result_e1_value_o  = \u_csr.rd_result_e1_q ;
  assign \u_csr.csr_result_e1_write_o  = \u_csr.rd_valid_e1_q ;
  assign \u_csr.csr_result_e1_wdata_o  = \u_csr.csr_wdata_e1_q ;
  assign \u_csr.csr_result_e1_exception_o  = \u_csr.exception_e1_q ;
  assign \u_csr.take_interrupt_o  = \u_csr.take_interrupt_q ;
  assign \u_csr.ifence_o  = \u_csr.ifence_q ;
  assign \u_csr.branch_csr_request_o  = \u_csr.branch_q ;
  assign \u_csr.branch_csr_pc_o  = \u_csr.branch_target_q ;
  assign \u_csr.branch_csr_priv_o  = _0101_;
  assign \u_csr.mmu_priv_d_o  = _0102_;
  assign \u_csr.mmu_satp_o  = \u_csr.satp_reg_w ;
  assign \u_csr.mmu_flush_o  = \u_csr.tlb_flush_q ;
  assign \u_csr.mmu_sum_o  = \u_csr.status_reg_w [18];
  assign \u_csr.mmu_mxr_o  = \u_csr.status_reg_w [19];
  assign \u_csr.u_csrfile.interrupt_o  = \u_csr.u_csrfile.irq_masked_r ;
  assign \u_csr.u_csrfile.buffer_mip_w  = _0377_;
  assign \u_csr.u_csrfile.csr_rdata_o  = \u_csr.u_csrfile.rdata_r ;
  assign \u_csr.u_csrfile.priv_o  = \u_csr.u_csrfile.csr_mpriv_q ;
  assign \u_csr.u_csrfile.status_o  = \u_csr.u_csrfile.csr_sr_q ;
  assign \u_csr.u_csrfile.satp_o  = \u_csr.u_csrfile.csr_satp_q ;
  assign \u_csr.u_csrfile.is_exception_w  = _0342_;
  assign \u_csr.u_csrfile.exception_s_w  = 1'h0;
  assign \u_csr.u_csrfile.csr_branch_o  = \u_csr.u_csrfile.branch_r ;
  assign \u_csr.u_csrfile.csr_target_o  = \u_csr.u_csrfile.branch_target_r ;
  assign \u_csr.interrupt_w  = \u_csr.u_csrfile.interrupt_o ;
  assign \u_csr.satp_reg_w  = \u_csr.u_csrfile.satp_o ;
  assign \u_csr.status_reg_w  = \u_csr.u_csrfile.status_o ;
  assign \u_csr.current_priv_w  = \u_csr.u_csrfile.priv_o ;
  assign \u_csr.csr_target_w  = \u_csr.u_csrfile.csr_target_o ;
  assign \u_csr.csr_branch_w  = \u_csr.u_csrfile.csr_branch_o ;
  assign \u_csr.u_csrfile.csr_wdata_i  = \u_csr.csr_writeback_wdata_i ;
  assign \u_csr.u_csrfile.csr_waddr_i  = _0100_;
  assign \u_csr.u_csrfile.exception_addr_i  = \u_csr.csr_writeback_exception_addr_i ;
  assign \u_csr.u_csrfile.exception_pc_i  = \u_csr.csr_writeback_exception_pc_i ;
  assign \u_csr.u_csrfile.exception_i  = \u_csr.csr_writeback_exception_i ;
  assign \u_csr.csr_rdata_w  = \u_csr.u_csrfile.csr_rdata_o ;
  assign \u_csr.u_csrfile.csr_raddr_i  = \u_csr.opcode_opcode_i [31:20];
  assign \u_csr.u_csrfile.csr_ren_i  = \u_csr.opcode_valid_i ;
  assign \u_csr.u_csrfile.misa_i  = \u_csr.misa_w ;
  assign \u_csr.u_csrfile.cpu_id_i  = \u_csr.cpu_id_i ;
  assign \u_csr.u_csrfile.timer_intr_i  = \u_csr.timer_irq_w ;
  assign \u_csr.u_csrfile.ext_intr_i  = \u_csr.intr_i ;
  assign \u_csr.u_csrfile.rst_i  = \u_csr.rst_i ;
  assign \u_csr.u_csrfile.clk_i  = \u_csr.clk_i ;
  assign mmu_satp_w = \u_csr.mmu_satp_o ;
  assign mmu_flush_w = \u_csr.mmu_flush_o ;
  assign mmu_mxr_w = \u_csr.mmu_mxr_o ;
  assign mmu_sum_w = \u_csr.mmu_sum_o ;
  assign mmu_priv_d_w = \u_csr.mmu_priv_d_o ;
  assign ifence_w = \u_csr.ifence_o ;
  assign take_interrupt_w = \u_csr.take_interrupt_o ;
  assign branch_csr_priv_w = \u_csr.branch_csr_priv_o ;
  assign branch_csr_pc_w = \u_csr.branch_csr_pc_o ;
  assign branch_csr_request_w = \u_csr.branch_csr_request_o ;
  assign csr_result_e1_exception_w = \u_csr.csr_result_e1_exception_o ;
  assign csr_result_e1_wdata_w = \u_csr.csr_result_e1_wdata_o ;
  assign csr_result_e1_write_w = \u_csr.csr_result_e1_write_o ;
  assign csr_result_e1_value_w = \u_csr.csr_result_e1_value_o ;
  assign \u_csr.interrupt_inhibit_i  = interrupt_inhibit_w;
  assign \u_csr.reset_vector_i  = reset_vector_i;
  assign \u_csr.cpu_id_i  = cpu_id_i;
  assign \u_csr.csr_writeback_exception_addr_i  = csr_writeback_exception_addr_w;
  assign \u_csr.csr_writeback_exception_pc_i  = csr_writeback_exception_pc_w;
  assign \u_csr.csr_writeback_exception_i  = csr_writeback_exception_w;
  assign \u_csr.csr_writeback_wdata_i  = csr_writeback_wdata_w;
  assign \u_csr.csr_writeback_waddr_i  = csr_writeback_waddr_w;
  assign \u_csr.csr_writeback_write_i  = csr_writeback_write_w;
  assign \u_csr.opcode_rb_operand_i  = csr_opcode_rb_operand_w;
  assign \u_csr.opcode_ra_operand_i  = csr_opcode_ra_operand_w;
  assign \u_csr.opcode_rb_idx_i  = csr_opcode_rb_idx_w;
  assign \u_csr.opcode_ra_idx_i  = csr_opcode_ra_idx_w;
  assign \u_csr.opcode_rd_idx_i  = csr_opcode_rd_idx_w;
  assign \u_csr.opcode_invalid_i  = csr_opcode_invalid_w;
  assign \u_csr.opcode_pc_i  = csr_opcode_pc_w;
  assign \u_csr.opcode_opcode_i  = csr_opcode_opcode_w;
  assign \u_csr.opcode_valid_i  = csr_opcode_valid_w;
  assign \u_csr.intr_i  = intr_i;
  assign \u_csr.rst_i  = rst_i;
  assign \u_csr.clk_i  = clk_i;
  assign \u_mul.mult_inst_w  = _1893_;
  assign \u_mul.mult_result_w  = _1894_;
  assign \u_mul.writeback_value_o  = \u_mul.result_e2_q ;
  assign writeback_mul_value_w = \u_mul.writeback_value_o ;
  assign \u_mul.hold_i  = mul_hold_w;
  assign \u_mul.opcode_rb_operand_i  = mul_opcode_rb_operand_w;
  assign \u_mul.opcode_ra_operand_i  = mul_opcode_ra_operand_w;
  assign \u_mul.opcode_rb_idx_i  = mul_opcode_rb_idx_w;
  assign \u_mul.opcode_ra_idx_i  = mul_opcode_ra_idx_w;
  assign \u_mul.opcode_rd_idx_i  = mul_opcode_rd_idx_w;
  assign \u_mul.opcode_invalid_i  = mul_opcode_invalid_w;
  assign \u_mul.opcode_pc_i  = mul_opcode_pc_w;
  assign \u_mul.opcode_opcode_i  = mul_opcode_opcode_w;
  assign \u_mul.opcode_valid_i  = mul_opcode_valid_w;
  assign \u_mul.rst_i  = rst_i;
  assign \u_mul.clk_i  = clk_i;
  assign \u_div.inst_div_w  = _0909_;
  assign \u_div.inst_divu_w  = _0910_;
  assign \u_div.inst_rem_w  = _0911_;
  assign \u_div.inst_remu_w  = _0912_;
  assign \u_div.div_rem_inst_w  = _0931_;
  assign \u_div.signed_operation_w  = _0932_;
  assign \u_div.div_operation_w  = _0933_;
  assign \u_div.div_start_w  = _0906_;
  assign \u_div.div_complete_w  = _0891_;
  assign \u_div.writeback_valid_o  = \u_div.valid_q ;
  assign \u_div.writeback_value_o  = \u_div.wb_result_q ;
  assign writeback_div_value_w = \u_div.writeback_value_o ;
  assign writeback_div_valid_w = \u_div.writeback_valid_o ;
  assign \u_div.opcode_rb_operand_i  = opcode_rb_operand_w;
  assign \u_div.opcode_ra_operand_i  = opcode_ra_operand_w;
  assign \u_div.opcode_rb_idx_i  = opcode_rb_idx_w;
  assign \u_div.opcode_ra_idx_i  = opcode_ra_idx_w;
  assign \u_div.opcode_rd_idx_i  = opcode_rd_idx_w;
  assign \u_div.opcode_invalid_i  = opcode_invalid_w;
  assign \u_div.opcode_pc_i  = opcode_pc_w;
  assign \u_div.opcode_opcode_i  = opcode_opcode_w;
  assign \u_div.opcode_valid_i  = div_opcode_valid_w;
  assign \u_div.rst_i  = rst_i;
  assign \u_div.clk_i  = clk_i;
  assign \u_issue.enable_muldiv_w  = 1'h1;
  assign \u_issue.enable_mul_bypass_w  = 1'h1;
  assign \u_issue.opcode_valid_w  = _1351_;
  assign \u_issue.branch_request_o  = _1398_;
  assign \u_issue.branch_pc_o  = _1407_;
  assign \u_issue.branch_priv_o  = _1408_;
  assign \u_issue.issue_ra_idx_w  = \u_issue.fetch_instr_i [19:15];
  assign \u_issue.issue_rb_idx_w  = \u_issue.fetch_instr_i [24:20];
  assign \u_issue.issue_rd_idx_w  = \u_issue.fetch_instr_i [11:7];
  assign \u_issue.issue_sb_alloc_w  = \u_issue.fetch_instr_rd_valid_i ;
  assign \u_issue.issue_exec_w  = \u_issue.fetch_instr_exec_i ;
  assign \u_issue.issue_lsu_w  = \u_issue.fetch_instr_lsu_i ;
  assign \u_issue.issue_branch_w  = \u_issue.fetch_instr_branch_i ;
  assign \u_issue.issue_mul_w  = \u_issue.fetch_instr_mul_i ;
  assign \u_issue.issue_div_w  = \u_issue.fetch_instr_div_i ;
  assign \u_issue.issue_csr_w  = \u_issue.fetch_instr_csr_i ;
  assign \u_issue.issue_invalid_w  = \u_issue.fetch_instr_invalid_i ;
  assign \u_issue.issue_fault_w  = _1409_;
  assign \u_issue.exec_hold_o  = \u_issue.stall_w ;
  assign \u_issue.mul_hold_o  = \u_issue.stall_w ;
  assign \u_issue.csr_writeback_exception_o  = \u_issue.pipe_exception_wb_w ;
  assign \u_issue.csr_writeback_exception_pc_o  = \u_issue.pipe_pc_wb_w ;
  assign \u_issue.csr_writeback_exception_addr_o  = \u_issue.pipe_result_wb_w ;
  assign \u_issue.squash_w  = \u_issue.pipe_squash_e1_e2_w ;
  assign \u_issue.lsu_opcode_valid_o  = _1352_;
  assign \u_issue.exec_opcode_valid_o  = \u_issue.opcode_issue_r ;
  assign \u_issue.mul_opcode_valid_o  = _1353_;
  assign \u_issue.div_opcode_valid_o  = _1354_;
  assign \u_issue.interrupt_inhibit_o  = _1384_;
  assign \u_issue.fetch_accept_o  = _1411_;
  assign \u_issue.stall_w  = \u_issue.pipe_stall_raw_w ;
  assign \u_issue.opcode_opcode_o  = \u_issue.fetch_instr_i ;
  assign \u_issue.opcode_pc_o  = \u_issue.fetch_pc_i ;
  assign \u_issue.opcode_rd_idx_o  = \u_issue.issue_rd_idx_w ;
  assign \u_issue.opcode_ra_idx_o  = \u_issue.issue_ra_idx_w ;
  assign \u_issue.opcode_rb_idx_o  = \u_issue.issue_rb_idx_w ;
  assign \u_issue.opcode_invalid_o  = 1'h0;
  assign \u_issue.opcode_ra_operand_o  = \u_issue.issue_ra_value_r ;
  assign \u_issue.opcode_rb_operand_o  = \u_issue.issue_rb_value_r ;
  assign \u_issue.lsu_opcode_opcode_o  = \u_issue.opcode_opcode_o ;
  assign \u_issue.lsu_opcode_pc_o  = \u_issue.opcode_pc_o ;
  assign \u_issue.lsu_opcode_rd_idx_o  = \u_issue.opcode_rd_idx_o ;
  assign \u_issue.lsu_opcode_ra_idx_o  = \u_issue.opcode_ra_idx_o ;
  assign \u_issue.lsu_opcode_rb_idx_o  = \u_issue.opcode_rb_idx_o ;
  assign \u_issue.lsu_opcode_ra_operand_o  = \u_issue.opcode_ra_operand_o ;
  assign \u_issue.lsu_opcode_rb_operand_o  = \u_issue.opcode_rb_operand_o ;
  assign \u_issue.lsu_opcode_invalid_o  = 1'h0;
  assign \u_issue.mul_opcode_opcode_o  = \u_issue.opcode_opcode_o ;
  assign \u_issue.mul_opcode_pc_o  = \u_issue.opcode_pc_o ;
  assign \u_issue.mul_opcode_rd_idx_o  = \u_issue.opcode_rd_idx_o ;
  assign \u_issue.mul_opcode_ra_idx_o  = \u_issue.opcode_ra_idx_o ;
  assign \u_issue.mul_opcode_rb_idx_o  = \u_issue.opcode_rb_idx_o ;
  assign \u_issue.mul_opcode_ra_operand_o  = \u_issue.opcode_ra_operand_o ;
  assign \u_issue.mul_opcode_rb_operand_o  = \u_issue.opcode_rb_operand_o ;
  assign \u_issue.mul_opcode_invalid_o  = 1'h0;
  assign \u_issue.csr_opcode_valid_o  = _1356_;
  assign \u_issue.csr_opcode_opcode_o  = \u_issue.opcode_opcode_o ;
  assign \u_issue.csr_opcode_pc_o  = \u_issue.opcode_pc_o ;
  assign \u_issue.csr_opcode_rd_idx_o  = \u_issue.opcode_rd_idx_o ;
  assign \u_issue.csr_opcode_ra_idx_o  = \u_issue.opcode_ra_idx_o ;
  assign \u_issue.csr_opcode_rb_idx_o  = \u_issue.opcode_rb_idx_o ;
  assign \u_issue.csr_opcode_ra_operand_o  = \u_issue.opcode_ra_operand_o ;
  assign \u_issue.csr_opcode_rb_operand_o  = \u_issue.opcode_rb_operand_o ;
  assign \u_issue.csr_opcode_invalid_o  = _1373_;
  assign \u_issue.u_pipe_ctrl.branch_misaligned_w  = _1467_;
  assign \u_issue.u_pipe_ctrl.alu_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [0];
  assign \u_issue.u_pipe_ctrl.load_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [1];
  assign \u_issue.u_pipe_ctrl.store_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign \u_issue.u_pipe_ctrl.csr_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [3];
  assign \u_issue.u_pipe_ctrl.div_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [4];
  assign \u_issue.u_pipe_ctrl.mul_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign \u_issue.u_pipe_ctrl.branch_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [6];
  assign \u_issue.u_pipe_ctrl.rd_e1_o  = _1458_;
  assign \u_issue.u_pipe_ctrl.pc_e1_o  = \u_issue.u_pipe_ctrl.pc_e1_q ;
  assign \u_issue.u_pipe_ctrl.opcode_e1_o  = \u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign \u_issue.u_pipe_ctrl.operand_ra_e1_o  = \u_issue.u_pipe_ctrl.operand_ra_e1_q ;
  assign \u_issue.u_pipe_ctrl.operand_rb_e1_o  = \u_issue.u_pipe_ctrl.operand_rb_e1_q ;
  assign \u_issue.u_pipe_ctrl.valid_e2_w  = _1459_;
  assign \u_issue.u_pipe_ctrl.load_store_e2_w  = _1512_;
  assign \u_issue.u_pipe_ctrl.load_e2_o  = \u_issue.u_pipe_ctrl.ctrl_e2_q [1];
  assign \u_issue.u_pipe_ctrl.mul_e2_o  = \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign \u_issue.u_pipe_ctrl.rd_e2_o  = _1460_;
  assign \u_issue.u_pipe_ctrl.result_e2_o  = \u_issue.u_pipe_ctrl.result_e2_r ;
  assign \u_issue.u_pipe_ctrl.stall_o  = _1486_;
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_w  = _1517_;
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_o  = _1514_;
  assign \u_issue.u_pipe_ctrl.complete_wb_w  = _1463_;
  assign \u_issue.u_pipe_ctrl.valid_wb_o  = _1464_;
  assign \u_issue.u_pipe_ctrl.csr_wb_o  = _1465_;
  assign \u_issue.u_pipe_ctrl.rd_wb_o  = _1466_;
  assign \u_issue.u_pipe_ctrl.result_wb_o  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_issue.u_pipe_ctrl.pc_wb_o  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_issue.u_pipe_ctrl.opcode_wb_o  = \u_issue.u_pipe_ctrl.opcode_wb_q ;
  assign \u_issue.u_pipe_ctrl.operand_ra_wb_o  = \u_issue.u_pipe_ctrl.operand_ra_wb_q ;
  assign \u_issue.u_pipe_ctrl.operand_rb_wb_o  = \u_issue.u_pipe_ctrl.operand_rb_wb_q ;
  assign \u_issue.u_pipe_ctrl.exception_wb_o  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_issue.u_pipe_ctrl.csr_write_wb_o  = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u_issue.u_pipe_ctrl.csr_waddr_wb_o  = \u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u_issue.u_pipe_ctrl.csr_wdata_wb_o  = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u_issue.csr_writeback_wdata_o  = \u_issue.u_pipe_ctrl.csr_wdata_wb_o ;
  assign \u_issue.csr_writeback_waddr_o  = \u_issue.u_pipe_ctrl.csr_waddr_wb_o ;
  assign \u_issue.csr_writeback_write_o  = \u_issue.u_pipe_ctrl.csr_write_wb_o ;
  assign \u_issue.pipe_exception_wb_w  = \u_issue.u_pipe_ctrl.exception_wb_o ;
  assign \u_issue.pipe_rb_val_wb_w  = \u_issue.u_pipe_ctrl.operand_rb_wb_o ;
  assign \u_issue.pipe_ra_val_wb_w  = \u_issue.u_pipe_ctrl.operand_ra_wb_o ;
  assign \u_issue.pipe_opc_wb_w  = \u_issue.u_pipe_ctrl.opcode_wb_o ;
  assign \u_issue.pipe_pc_wb_w  = \u_issue.u_pipe_ctrl.pc_wb_o ;
  assign \u_issue.pipe_result_wb_w  = \u_issue.u_pipe_ctrl.result_wb_o ;
  assign \u_issue.pipe_rd_wb_w  = \u_issue.u_pipe_ctrl.rd_wb_o ;
  assign \u_issue.pipe_csr_wb_w  = \u_issue.u_pipe_ctrl.csr_wb_o ;
  assign \u_issue.pipe_valid_wb_w  = \u_issue.u_pipe_ctrl.valid_wb_o ;
  assign \u_issue.u_pipe_ctrl.div_result_i  = \u_issue.writeback_div_value_i ;
  assign \u_issue.u_pipe_ctrl.div_complete_i  = \u_issue.writeback_div_valid_i ;
  assign \u_issue.u_pipe_ctrl.squash_wb_i  = 1'h0;
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_i  = 1'h0;
  assign \u_issue.pipe_squash_e1_e2_w  = \u_issue.u_pipe_ctrl.squash_e1_e2_o ;
  assign \u_issue.pipe_stall_raw_w  = \u_issue.u_pipe_ctrl.stall_o ;
  assign \u_issue.pipe_result_e2_w  = \u_issue.u_pipe_ctrl.result_e2_o ;
  assign \u_issue.pipe_rd_e2_w  = \u_issue.u_pipe_ctrl.rd_e2_o ;
  assign \u_issue.pipe_mul_e2_w  = \u_issue.u_pipe_ctrl.mul_e2_o ;
  assign \u_issue.pipe_load_e2_w  = \u_issue.u_pipe_ctrl.load_e2_o ;
  assign \u_issue.u_pipe_ctrl.mul_result_e2_i  = \u_issue.writeback_mul_value_i ;
  assign \u_issue.u_pipe_ctrl.mem_exception_e2_i  = \u_issue.writeback_mem_exception_i ;
  assign \u_issue.u_pipe_ctrl.mem_result_e2_i  = \u_issue.writeback_mem_value_i ;
  assign \u_issue.u_pipe_ctrl.mem_complete_i  = \u_issue.writeback_mem_valid_i ;
  assign \u_issue.pipe_operand_rb_e1_w  = \u_issue.u_pipe_ctrl.operand_rb_e1_o ;
  assign \u_issue.pipe_operand_ra_e1_w  = \u_issue.u_pipe_ctrl.operand_ra_e1_o ;
  assign \u_issue.pipe_opcode_e1_w  = \u_issue.u_pipe_ctrl.opcode_e1_o ;
  assign \u_issue.pipe_pc_e1_w  = \u_issue.u_pipe_ctrl.pc_e1_o ;
  assign \u_issue.pipe_rd_e1_w  = \u_issue.u_pipe_ctrl.rd_e1_o ;
  assign \u_issue.pipe_branch_e1_w  = \u_issue.u_pipe_ctrl.branch_e1_o ;
  assign \u_issue.pipe_mul_e1_w  = \u_issue.u_pipe_ctrl.mul_e1_o ;
  assign \u_issue.pipe_store_e1_w  = \u_issue.u_pipe_ctrl.store_e1_o ;
  assign \u_issue.pipe_load_e1_w  = \u_issue.u_pipe_ctrl.load_e1_o ;
  assign \u_issue.u_pipe_ctrl.csr_result_exception_e1_i  = \u_issue.csr_result_e1_exception_i ;
  assign \u_issue.u_pipe_ctrl.csr_result_wdata_e1_i  = \u_issue.csr_result_e1_wdata_i ;
  assign \u_issue.u_pipe_ctrl.csr_result_write_e1_i  = \u_issue.csr_result_e1_write_i ;
  assign \u_issue.u_pipe_ctrl.csr_result_value_e1_i  = \u_issue.csr_result_e1_value_i ;
  assign \u_issue.u_pipe_ctrl.alu_result_e1_i  = \u_issue.writeback_exec_value_i ;
  assign \u_issue.u_pipe_ctrl.take_interrupt_i  = \u_issue.take_interrupt_i ;
  assign \u_issue.u_pipe_ctrl.issue_branch_target_i  = \u_issue.branch_d_exec_pc_i ;
  assign \u_issue.u_pipe_ctrl.issue_branch_taken_i  = \u_issue.branch_d_exec_request_i ;
  assign \u_issue.u_pipe_ctrl.issue_operand_rb_i  = \u_issue.opcode_rb_operand_o ;
  assign \u_issue.u_pipe_ctrl.issue_operand_ra_i  = \u_issue.opcode_ra_operand_o ;
  assign \u_issue.u_pipe_ctrl.issue_opcode_i  = \u_issue.opcode_opcode_o ;
  assign \u_issue.u_pipe_ctrl.issue_pc_i  = \u_issue.opcode_pc_o ;
  assign \u_issue.u_pipe_ctrl.issue_exception_i  = \u_issue.issue_fault_w ;
  assign \u_issue.u_pipe_ctrl.issue_rd_i  = \u_issue.issue_rd_idx_w ;
  assign \u_issue.u_pipe_ctrl.issue_rd_valid_i  = \u_issue.issue_sb_alloc_w ;
  assign \u_issue.u_pipe_ctrl.issue_branch_i  = \u_issue.issue_branch_w ;
  assign \u_issue.u_pipe_ctrl.issue_mul_i  = \u_issue.issue_mul_w ;
  assign \u_issue.u_pipe_ctrl.issue_div_i  = \u_issue.issue_div_w ;
  assign \u_issue.u_pipe_ctrl.issue_csr_i  = \u_issue.issue_csr_w ;
  assign \u_issue.u_pipe_ctrl.issue_lsu_i  = \u_issue.issue_lsu_w ;
  assign \u_issue.u_pipe_ctrl.issue_stall_i  = \u_issue.stall_w ;
  assign \u_issue.u_pipe_ctrl.issue_accept_i  = \u_issue.opcode_accept_r ;
  assign \u_issue.u_pipe_ctrl.issue_valid_i  = \u_issue.opcode_issue_r ;
  assign \u_issue.u_pipe_ctrl.rst_i  = \u_issue.rst_i ;
  assign \u_issue.u_pipe_ctrl.clk_i  = \u_issue.clk_i ;
  assign \u_issue.u_regfile.REGFILE.x0_zero_w  = 32'd0;
  assign \u_issue.u_regfile.REGFILE.x1_ra_w  = \u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign \u_issue.u_regfile.REGFILE.x2_sp_w  = \u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign \u_issue.u_regfile.REGFILE.x3_gp_w  = \u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign \u_issue.u_regfile.REGFILE.x4_tp_w  = \u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign \u_issue.u_regfile.REGFILE.x5_t0_w  = \u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign \u_issue.u_regfile.REGFILE.x6_t1_w  = \u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign \u_issue.u_regfile.REGFILE.x7_t2_w  = \u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign \u_issue.u_regfile.REGFILE.x8_s0_w  = \u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign \u_issue.u_regfile.REGFILE.x9_s1_w  = \u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign \u_issue.u_regfile.REGFILE.x10_a0_w  = \u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign \u_issue.u_regfile.REGFILE.x11_a1_w  = \u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign \u_issue.u_regfile.REGFILE.x12_a2_w  = \u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign \u_issue.u_regfile.REGFILE.x13_a3_w  = \u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign \u_issue.u_regfile.REGFILE.x14_a4_w  = \u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign \u_issue.u_regfile.REGFILE.x15_a5_w  = \u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign \u_issue.u_regfile.REGFILE.x16_a6_w  = \u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign \u_issue.u_regfile.REGFILE.x17_a7_w  = \u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign \u_issue.u_regfile.REGFILE.x18_s2_w  = \u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign \u_issue.u_regfile.REGFILE.x19_s3_w  = \u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign \u_issue.u_regfile.REGFILE.x20_s4_w  = \u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign \u_issue.u_regfile.REGFILE.x21_s5_w  = \u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign \u_issue.u_regfile.REGFILE.x22_s6_w  = \u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign \u_issue.u_regfile.REGFILE.x23_s7_w  = \u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign \u_issue.u_regfile.REGFILE.x24_s8_w  = \u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign \u_issue.u_regfile.REGFILE.x25_s9_w  = \u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign \u_issue.u_regfile.REGFILE.x26_s10_w  = \u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign \u_issue.u_regfile.REGFILE.x27_s11_w  = \u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign \u_issue.u_regfile.REGFILE.x28_t3_w  = \u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign \u_issue.u_regfile.REGFILE.x29_t4_w  = \u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign \u_issue.u_regfile.REGFILE.x30_t5_w  = \u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign \u_issue.u_regfile.REGFILE.x31_t6_w  = \u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign \u_issue.u_regfile.ra0_value_o  = \u_issue.u_regfile.REGFILE.ra0_value_r ;
  assign \u_issue.u_regfile.rb0_value_o  = \u_issue.u_regfile.REGFILE.rb0_value_r ;
  assign \u_issue.issue_rb_value_w  = \u_issue.u_regfile.rb0_value_o ;
  assign \u_issue.issue_ra_value_w  = \u_issue.u_regfile.ra0_value_o ;
  assign \u_issue.u_regfile.rb0_i  = \u_issue.issue_rb_idx_w ;
  assign \u_issue.u_regfile.ra0_i  = \u_issue.issue_ra_idx_w ;
  assign \u_issue.u_regfile.rd0_value_i  = \u_issue.pipe_result_wb_w ;
  assign \u_issue.u_regfile.rd0_i  = \u_issue.pipe_rd_wb_w ;
  assign \u_issue.u_regfile.rst_i  = \u_issue.rst_i ;
  assign \u_issue.u_regfile.clk_i  = \u_issue.clk_i ;
  assign interrupt_inhibit_w = \u_issue.interrupt_inhibit_o ;
  assign mul_hold_w = \u_issue.mul_hold_o ;
  assign exec_hold_w = \u_issue.exec_hold_o ;
  assign csr_writeback_exception_addr_w = \u_issue.csr_writeback_exception_addr_o ;
  assign csr_writeback_exception_pc_w = \u_issue.csr_writeback_exception_pc_o ;
  assign csr_writeback_exception_w = \u_issue.csr_writeback_exception_o ;
  assign csr_writeback_wdata_w = \u_issue.csr_writeback_wdata_o ;
  assign csr_writeback_waddr_w = \u_issue.csr_writeback_waddr_o ;
  assign csr_writeback_write_w = \u_issue.csr_writeback_write_o ;
  assign csr_opcode_rb_operand_w = \u_issue.csr_opcode_rb_operand_o ;
  assign csr_opcode_ra_operand_w = \u_issue.csr_opcode_ra_operand_o ;
  assign csr_opcode_rb_idx_w = \u_issue.csr_opcode_rb_idx_o ;
  assign csr_opcode_ra_idx_w = \u_issue.csr_opcode_ra_idx_o ;
  assign csr_opcode_rd_idx_w = \u_issue.csr_opcode_rd_idx_o ;
  assign csr_opcode_invalid_w = \u_issue.csr_opcode_invalid_o ;
  assign csr_opcode_pc_w = \u_issue.csr_opcode_pc_o ;
  assign csr_opcode_opcode_w = \u_issue.csr_opcode_opcode_o ;
  assign mul_opcode_rb_operand_w = \u_issue.mul_opcode_rb_operand_o ;
  assign mul_opcode_ra_operand_w = \u_issue.mul_opcode_ra_operand_o ;
  assign mul_opcode_rb_idx_w = \u_issue.mul_opcode_rb_idx_o ;
  assign mul_opcode_ra_idx_w = \u_issue.mul_opcode_ra_idx_o ;
  assign mul_opcode_rd_idx_w = \u_issue.mul_opcode_rd_idx_o ;
  assign mul_opcode_invalid_w = \u_issue.mul_opcode_invalid_o ;
  assign mul_opcode_pc_w = \u_issue.mul_opcode_pc_o ;
  assign mul_opcode_opcode_w = \u_issue.mul_opcode_opcode_o ;
  assign lsu_opcode_rb_operand_w = \u_issue.lsu_opcode_rb_operand_o ;
  assign lsu_opcode_ra_operand_w = \u_issue.lsu_opcode_ra_operand_o ;
  assign lsu_opcode_rb_idx_w = \u_issue.lsu_opcode_rb_idx_o ;
  assign lsu_opcode_ra_idx_w = \u_issue.lsu_opcode_ra_idx_o ;
  assign lsu_opcode_rd_idx_w = \u_issue.lsu_opcode_rd_idx_o ;
  assign lsu_opcode_invalid_w = \u_issue.lsu_opcode_invalid_o ;
  assign lsu_opcode_pc_w = \u_issue.lsu_opcode_pc_o ;
  assign lsu_opcode_opcode_w = \u_issue.lsu_opcode_opcode_o ;
  assign opcode_rb_operand_w = \u_issue.opcode_rb_operand_o ;
  assign opcode_ra_operand_w = \u_issue.opcode_ra_operand_o ;
  assign opcode_rb_idx_w = \u_issue.opcode_rb_idx_o ;
  assign opcode_ra_idx_w = \u_issue.opcode_ra_idx_o ;
  assign opcode_rd_idx_w = \u_issue.opcode_rd_idx_o ;
  assign opcode_invalid_w = \u_issue.opcode_invalid_o ;
  assign opcode_pc_w = \u_issue.opcode_pc_o ;
  assign opcode_opcode_w = \u_issue.opcode_opcode_o ;
  assign div_opcode_valid_w = \u_issue.div_opcode_valid_o ;
  assign mul_opcode_valid_w = \u_issue.mul_opcode_valid_o ;
  assign csr_opcode_valid_w = \u_issue.csr_opcode_valid_o ;
  assign lsu_opcode_valid_w = \u_issue.lsu_opcode_valid_o ;
  assign exec_opcode_valid_w = \u_issue.exec_opcode_valid_o ;
  assign branch_priv_w = \u_issue.branch_priv_o ;
  assign branch_pc_w = \u_issue.branch_pc_o ;
  assign branch_request_w = \u_issue.branch_request_o ;
  assign fetch_accept_w = \u_issue.fetch_accept_o ;
  assign \u_issue.take_interrupt_i  = take_interrupt_w;
  assign \u_issue.lsu_stall_i  = lsu_stall_w;
  assign \u_issue.csr_result_e1_exception_i  = csr_result_e1_exception_w;
  assign \u_issue.csr_result_e1_wdata_i  = csr_result_e1_wdata_w;
  assign \u_issue.csr_result_e1_write_i  = csr_result_e1_write_w;
  assign \u_issue.csr_result_e1_value_i  = csr_result_e1_value_w;
  assign \u_issue.writeback_div_value_i  = writeback_div_value_w;
  assign \u_issue.writeback_div_valid_i  = writeback_div_valid_w;
  assign \u_issue.writeback_mul_value_i  = writeback_mul_value_w;
  assign \u_issue.writeback_mem_exception_i  = writeback_mem_exception_w;
  assign \u_issue.writeback_mem_value_i  = writeback_mem_value_w;
  assign \u_issue.writeback_mem_valid_i  = writeback_mem_valid_w;
  assign \u_issue.writeback_exec_value_i  = writeback_exec_value_w;
  assign \u_issue.branch_csr_priv_i  = branch_csr_priv_w;
  assign \u_issue.branch_csr_pc_i  = branch_csr_pc_w;
  assign \u_issue.branch_csr_request_i  = branch_csr_request_w;
  assign \u_issue.branch_d_exec_priv_i  = branch_d_exec_priv_w;
  assign \u_issue.branch_d_exec_pc_i  = branch_d_exec_pc_w;
  assign \u_issue.branch_d_exec_request_i  = branch_d_exec_request_w;
  assign \u_issue.branch_exec_pc_i  = branch_exec_pc_w;
  assign \u_issue.branch_exec_is_jmp_i  = branch_exec_is_jmp_w;
  assign \u_issue.branch_exec_is_ret_i  = branch_exec_is_ret_w;
  assign \u_issue.branch_exec_is_call_i  = branch_exec_is_call_w;
  assign \u_issue.branch_exec_source_i  = branch_exec_source_w;
  assign \u_issue.branch_exec_is_not_taken_i  = branch_exec_is_not_taken_w;
  assign \u_issue.branch_exec_is_taken_i  = branch_exec_is_taken_w;
  assign \u_issue.branch_exec_request_i  = branch_exec_request_w;
  assign \u_issue.fetch_instr_invalid_i  = fetch_instr_invalid_w;
  assign \u_issue.fetch_instr_rd_valid_i  = fetch_instr_rd_valid_w;
  assign \u_issue.fetch_instr_csr_i  = fetch_instr_csr_w;
  assign \u_issue.fetch_instr_div_i  = fetch_instr_div_w;
  assign \u_issue.fetch_instr_mul_i  = fetch_instr_mul_w;
  assign \u_issue.fetch_instr_branch_i  = fetch_instr_branch_w;
  assign \u_issue.fetch_instr_lsu_i  = fetch_instr_lsu_w;
  assign \u_issue.fetch_instr_exec_i  = fetch_instr_exec_w;
  assign \u_issue.fetch_fault_page_i  = fetch_fault_page_w;
  assign \u_issue.fetch_fault_fetch_i  = fetch_fault_fetch_w;
  assign \u_issue.fetch_pc_i  = fetch_pc_w;
  assign \u_issue.fetch_instr_i  = fetch_instr_w;
  assign \u_issue.fetch_valid_i  = fetch_valid_w;
  assign \u_issue.rst_i  = rst_i;
  assign \u_issue.clk_i  = clk_i;
  assign \u_fetch.stall_w  = _1306_;
  assign \u_fetch.branch_w  = \u_fetch.branch_q ;
  assign \u_fetch.branch_pc_w  = \u_fetch.branch_pc_q ;
  assign \u_fetch.branch_priv_w  = \u_fetch.branch_priv_q ;
  assign \u_fetch.squash_decode_o  = \u_fetch.branch_request_i ;
  assign \u_fetch.icache_pc_w  = \u_fetch.pc_f_q ;
  assign \u_fetch.icache_priv_w  = \u_fetch.priv_f_q ;
  assign \u_fetch.fetch_resp_drop_w  = _1311_;
  assign \u_fetch.icache_rd_o  = _1283_;
  assign \u_fetch.icache_pc_o  = { \u_fetch.icache_pc_w [31:2], 2'h0 };
  assign \u_fetch.icache_priv_o  = \u_fetch.icache_priv_w ;
  assign \u_fetch.icache_flush_o  = _1312_;
  assign \u_fetch.icache_invalidate_o  = 1'h0;
  assign \u_fetch.icache_busy_w  = _1293_;
  assign \u_fetch.fetch_valid_o  = _1284_;
  assign \u_fetch.fetch_pc_o  = _1313_;
  assign \u_fetch.fetch_instr_o  = _1314_;
  assign \u_fetch.fetch_fault_fetch_o  = _1315_;
  assign \u_fetch.fetch_fault_page_o  = _1316_;
  assign squash_decode_w = \u_fetch.squash_decode_o ;
  assign fetch_in_priv_w = \u_fetch.icache_priv_o ;
  assign mmu_ifetch_pc_w = \u_fetch.icache_pc_o ;
  assign mmu_ifetch_invalidate_w = \u_fetch.icache_invalidate_o ;
  assign mmu_ifetch_flush_w = \u_fetch.icache_flush_o ;
  assign mmu_ifetch_rd_w = \u_fetch.icache_rd_o ;
  assign fetch_dec_fault_page_w = \u_fetch.fetch_fault_page_o ;
  assign fetch_dec_fault_fetch_w = \u_fetch.fetch_fault_fetch_o ;
  assign fetch_dec_pc_w = \u_fetch.fetch_pc_o ;
  assign fetch_dec_instr_w = \u_fetch.fetch_instr_o ;
  assign fetch_dec_valid_w = \u_fetch.fetch_valid_o ;
  assign \u_fetch.branch_priv_i  = branch_priv_w;
  assign \u_fetch.branch_pc_i  = branch_pc_w;
  assign \u_fetch.branch_request_i  = branch_request_w;
  assign \u_fetch.fetch_invalidate_i  = ifence_w;
  assign \u_fetch.icache_page_fault_i  = fetch_in_fault_w;
  assign \u_fetch.icache_inst_i  = mmu_ifetch_inst_w;
  assign \u_fetch.icache_error_i  = mmu_ifetch_error_w;
  assign \u_fetch.icache_valid_i  = mmu_ifetch_valid_w;
  assign \u_fetch.icache_accept_i  = mmu_ifetch_accept_w;
  assign \u_fetch.fetch_accept_i  = fetch_dec_accept_w;
  assign \u_fetch.rst_i  = rst_i;
  assign \u_fetch.clk_i  = clk_i;
endmodule
