
*** Running vivado
    with args -log top_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_basys3.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 20:44:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_basys3.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/basic_cpu.srcs/utils_1/imports/synth_1/top_basys3.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/basic_cpu.srcs/utils_1/imports/synth_1/top_basys3.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 952.141 ; gain = 467.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:43]
	Parameter k_DIV bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:53' bound to instance 'stateMachineClock_inst' of component 'clock_divider' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:120]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:63]
	Parameter k_DIV bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:63]
	Parameter k_DIV bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:53' bound to instance 'TdmClock_inst' of component 'clock_divider' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:128]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:63]
	Parameter k_DIV bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (0#1) [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/clock_divider.vhd:63]
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/TDM4.vhd:56' bound to instance 'TDM_inst' of component 'TDM4' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:136]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (0#1) [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:40' bound to instance 'ALU_inst' of component 'ALU' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'u0_ALU' of component 'ripple_adder' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:82]
INFO: [Synth 8-637] synthesizing blackbox instance 'Ripple_Upper' of component 'ripple_adder' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:94]
ERROR: [Synth 8-11324] array index 3 out of range [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:115]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/ALU.vhd:51]
ERROR: [Synth 8-285] failed synthesizing module 'top_basys3' [C:/Users/C27Grace.Kurian/ece281/LAB/lab5.copy/Lab-5/src/top_basys3.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1057.367 ; gain = 573.137
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May  5 20:45:23 2025...
