# Writing all output to: C:\Users\David Ricardo\Documents\UNAL\Tecnicas\Modulo_Potenica\PCB\Potenica_PCB.log
set pad_wire_necking on
bus diagonal
fanout 5
route 50
clean 2
route 50 16
clean 2
filter 5
recorner diagonal
status_file

