/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2020 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  SRAM256W16B
 *      Words:          256
 *      Word Width:     16
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        typical
 *      Delays:		max
 *
 *      Creation Date:  2020-01-03 22:58:05Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2020-01-03 22:58:05Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2020 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 25.000;
	nom_voltage		: 1.800;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00021;
	k_temp_cell_rise		: 0.00021;
	k_temp_hold_fall                : 0.00021;
	k_temp_hold_rise                : 0.00021;
	k_temp_min_pulse_width_high     : 0.00021;
	k_temp_min_pulse_width_low      : 0.00021;
	k_temp_min_period               : 0.00021;
	k_temp_rise_propagation         : 0.00021;
	k_temp_fall_propagation         : 0.00021;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00021;
	k_temp_recovery_rise            : 0.00021;
	k_temp_setup_fall               : 0.00021;
	k_temp_setup_rise               : 0.00021;
	k_volt_cell_fall                : -0.64417;
	k_volt_cell_rise                : -0.64417;
	k_volt_hold_fall                : -0.64417;
	k_volt_hold_rise                : -0.64417;
	k_volt_min_pulse_width_high     : -0.64417;
	k_volt_min_pulse_width_low      : -0.64417;
	k_volt_min_period               : -0.64417;
	k_volt_rise_propagation         : -0.64417;
	k_volt_fall_propagation         : -0.64417;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.64417;
	k_volt_recovery_rise            : -0.64417;
	k_volt_setup_fall               : -0.64417;
	k_volt_setup_rise               : -0.64417;
	operating_conditions(typical) {
		process	 : 1;
		temperature	 : 25.000;
		voltage	 : 1.800;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : typical;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(SRAM256W16B_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(SRAM256W16B_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(SRAM256W16B_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(SRAM256W16B_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (SRAM256W16B_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (SRAM256W16B_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 8;
		bit_from : 7;
		bit_to : 0 ;
		downto : true ;
	}
cell(SRAM256W16B) {
	area		 : 76136.457;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 8;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : SRAM256W16B_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.076, 1.170, 1.267, 1.457, 1.838", \
			  "1.108, 1.202, 1.299, 1.489, 1.870", \
			  "1.172, 1.265, 1.362, 1.553, 1.934", \
			  "1.299, 1.392, 1.489, 1.680, 2.061", \
			  "1.378, 1.472, 1.569, 1.759, 2.140" \
			)
			}
			rise_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.076, 1.134, 1.195, 1.315, 1.553", \
			  "1.108, 1.166, 1.227, 1.346, 1.585", \
			  "1.171, 1.230, 1.291, 1.410, 1.649", \
			  "1.298, 1.357, 1.418, 1.537, 1.776", \
			  "1.378, 1.437, 1.497, 1.617, 1.856" \
			)
			}
			fall_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.556, 0.583, 0.680, 0.870, 1.251", \
			  "0.558, 0.626, 0.723, 0.914, 1.295", \
			  "0.619, 0.712, 0.809, 1.000, 1.381", \
			  "0.791, 0.884, 0.981, 1.172, 1.553", \
			  "0.899, 0.992, 1.089, 1.280, 1.661" \
			)
                       }
			rise_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.556, 0.556, 0.556, 0.665, 0.903", \
			  "0.558, 0.558, 0.588, 0.708, 0.946", \
			  "0.562, 0.614, 0.674, 0.794, 1.033", \
			  "0.727, 0.786, 0.847, 0.966, 1.205", \
			  "0.835, 0.893, 0.954, 1.074, 1.313" \
			)
			}
			fall_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.556, 0.583, 0.680, 0.870, 1.251", \
			  "0.558, 0.626, 0.723, 0.914, 1.295", \
			  "0.619, 0.712, 0.809, 1.000, 1.381", \
			  "0.791, 0.884, 0.981, 1.172, 1.553", \
			  "0.899, 0.992, 1.089, 1.280, 1.661" \
			)
                       }
			rise_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(SRAM256W16B_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.556, 0.556, 0.556, 0.665, 0.903", \
			  "0.558, 0.558, 0.588, 0.708, 0.946", \
			  "0.562, 0.614, 0.674, 0.794, 1.033", \
			  "0.727, 0.786, 0.847, 0.966, 1.205", \
			  "0.835, 0.893, 0.954, 1.074, 1.313" \
			)
			}
			fall_transition(SRAM256W16B_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.185
		clock	: true;
		min_pulse_width_low	: 0.121;
		min_pulse_width_high	: 0.078;
		min_period		: 0.955;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(SRAM256W16B_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(SRAM256W16B_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("82.690, 82.690")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(SRAM256W16B_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("91.610, 91.610")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.017;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.285, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.285, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.280, 0.289, 0.294" \
			)
				
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.280, 0.289, 0.294" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.328, 0.365, 0.439, 0.586, 0.679", \
			  "0.297, 0.333, 0.407, 0.555, 0.647", \
			  "0.233, 0.270, 0.344, 0.491, 0.583", \
			  "0.106, 0.143, 0.216, 0.364, 0.456", \
			  "0.059, 0.096, 0.169, 0.317, 0.409" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.328, 0.365, 0.439, 0.586, 0.679", \
			  "0.297, 0.333, 0.407, 0.555, 0.647", \
			  "0.233, 0.270, 0.344, 0.491, 0.583", \
			  "0.106, 0.143, 0.216, 0.364, 0.456", \
			  "0.059, 0.096, 0.169, 0.317, 0.409" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.050, 0.013, 0.000, 0.000, 0.000", \
			  "0.177, 0.140, 0.120, 0.106, 0.098", \
			  "0.257, 0.220, 0.200, 0.186, 0.177" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.050, 0.013, 0.000, 0.000, 0.000", \
			  "0.177, 0.140, 0.120, 0.106, 0.098", \
			  "0.257, 0.220, 0.200, 0.186, 0.177" \
			)
	}	}	}

	bus(A)  {
		bus_type : SRAM256W16B_ADDRESS;
		direction : input;
		capacitance : 0.042;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.231, 0.220, 0.336, 0.408", \
			  "0.206, 0.199, 0.188, 0.304, 0.376", \
			  "0.143, 0.136, 0.124, 0.240, 0.313", \
			  "0.015, 0.009, 0.000, 0.113, 0.186", \
			  "0.000, 0.000, 0.000, 0.034, 0.106" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.231, 0.220, 0.336, 0.408", \
			  "0.206, 0.199, 0.188, 0.304, 0.376", \
			  "0.143, 0.136, 0.124, 0.240, 0.313", \
			  "0.015, 0.009, 0.000, 0.113, 0.186", \
			  "0.000, 0.000, 0.000, 0.034, 0.106" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.097, 0.104, 0.118, 0.145, 0.162", \
			  "0.129, 0.136, 0.150, 0.177, 0.194", \
			  "0.193, 0.200, 0.213, 0.240, 0.257", \
			  "0.320, 0.327, 0.340, 0.367, 0.384", \
			  "0.400, 0.406, 0.420, 0.447, 0.464" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.097, 0.104, 0.118, 0.145, 0.162", \
			  "0.129, 0.136, 0.150, 0.177, 0.194", \
			  "0.193, 0.200, 0.213, 0.240, 0.257", \
			  "0.320, 0.327, 0.340, 0.367, 0.384", \
			  "0.400, 0.406, 0.420, 0.447, 0.464" \
			)
	}	}	}
	bus(D)	 {
		bus_type : SRAM256W16B_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.190, 0.300, 0.519, 0.656", \
			  "0.141, 0.159, 0.268, 0.487, 0.624", \
			  "0.077, 0.095, 0.205, 0.424, 0.561", \
			  "0.000, 0.000, 0.077, 0.297, 0.434", \
			  "0.000, 0.000, 0.000, 0.217, 0.354" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.190, 0.300, 0.519, 0.656", \
			  "0.141, 0.159, 0.268, 0.487, 0.624", \
			  "0.077, 0.095, 0.205, 0.424, 0.561", \
			  "0.000, 0.000, 0.077, 0.297, 0.434", \
			  "0.000, 0.000, 0.000, 0.217, 0.354" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.010", \
			  "0.055, 0.001, 0.018, 0.052, 0.074", \
			  "0.183, 0.128, 0.145, 0.180, 0.201", \
			  "0.262, 0.208, 0.225, 0.259, 0.281" \
			)
			}
			fall_constraint(SRAM256W16B_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.010", \
			  "0.055, 0.001, 0.018, 0.052, 0.074", \
			  "0.183, 0.128, 0.145, 0.180, 0.201", \
			  "0.262, 0.208, 0.225, 0.259, 0.281" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
