// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/11/2022 15:45:47"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module custom_reg (
	SW,
	KEY,
	CLOCK_50,
	sw_event,
	event_sync_reg,
	custom_register,
	is_even,
	counter,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	flag,
	LEDG,
	dec,
	bin);
input 	[0:0] SW;
input 	[1:0] KEY;
input 	CLOCK_50;
output 	sw_event;
output 	[2:0] event_sync_reg;
output 	[9:0] custom_register;
output 	is_even;
output 	[7:0] counter;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	flag;
output 	[7:0] LEDG;
output 	[3:0] dec;
output 	[3:0] bin;

// Design Ports Information
// sw_event	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// event_sync_reg[0]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// event_sync_reg[1]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// event_sync_reg[2]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[1]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[2]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[4]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[5]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[6]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[7]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// custom_register[9]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// is_even	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[0]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[2]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[3]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[4]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[5]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[6]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// flag	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dec[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dec[1]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dec[2]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dec[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bin[0]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bin[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bin[2]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bin[3]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_16~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~61_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[123]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[121]~52_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~54_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[128]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~58_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~62_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[133]~63_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~65_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[130]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[138]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~70_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~71_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[135]~74_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[143]~75_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[141]~77_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~79_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~82_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[146]~83_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~86_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[153]~87_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[152]~88_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[151]~90_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[150]~92_combout ;
wire \WideXnor0~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[148]~96_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~98_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~100_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \custom_register[0]~reg0feeder_combout ;
wire \flag~0_combout ;
wire \flag~reg0_regout ;
wire \custom_register[0]~0_combout ;
wire \custom_register[0]~reg0_regout ;
wire \custom_register[1]~reg0feeder_combout ;
wire \custom_register[1]~reg0_regout ;
wire \custom_register[2]~reg0_regout ;
wire \custom_register[3]~reg0feeder_combout ;
wire \custom_register[3]~reg0_regout ;
wire \custom_register[4]~reg0feeder_combout ;
wire \custom_register[4]~reg0_regout ;
wire \custom_register[5]~reg0_regout ;
wire \custom_register[6]~reg0_regout ;
wire \custom_register[7]~reg0_regout ;
wire \custom_register[8]~reg0_regout ;
wire \custom_register[9]~reg0_regout ;
wire \WideXnor0~1_combout ;
wire \WideXnor0~0_combout ;
wire \counter[0]~7_combout ;
wire \is_even~0_combout ;
wire \is_even~reg0_regout ;
wire \counter[0]~8_combout ;
wire \counter[0]~reg0_regout ;
wire \counter[1]~9_combout ;
wire \counter[1]~reg0_regout ;
wire \counter[1]~10 ;
wire \counter[2]~11_combout ;
wire \counter[2]~reg0_regout ;
wire \counter[2]~12 ;
wire \counter[3]~13_combout ;
wire \counter[3]~reg0_regout ;
wire \counter[3]~14 ;
wire \counter[4]~15_combout ;
wire \counter[4]~reg0_regout ;
wire \counter[4]~16 ;
wire \counter[5]~17_combout ;
wire \counter[5]~reg0_regout ;
wire \counter[5]~18 ;
wire \counter[6]~19_combout ;
wire \counter[6]~reg0_regout ;
wire \counter[6]~20 ;
wire \counter[7]~21_combout ;
wire \counter[7]~reg0_regout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~59_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ;
wire \Mux4~0_combout ;
wire \Mux10~0_combout ;
wire \Mux10~0clkctrl_outclk ;
wire \HEX0[0]$latch~combout ;
wire \Mux5~0_combout ;
wire \HEX0[1]$latch~combout ;
wire \Mux15~0_combout ;
wire \HEX0[2]$latch~combout ;
wire \Mux14~0_combout ;
wire \HEX0[3]$latch~combout ;
wire \Mux13~0_combout ;
wire \HEX0[4]$latch~combout ;
wire \Mux12~0_combout ;
wire \HEX0[5]$latch~combout ;
wire \Mux11~0_combout ;
wire \HEX0[6]$latch~combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Div0|auto_generated|divider|divider|op_16~1_cout ;
wire \Div0|auto_generated|divider|divider|op_16~3 ;
wire \Div0|auto_generated|divider|divider|op_16~5 ;
wire \Div0|auto_generated|divider|divider|op_16~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[121]~50_combout ;
wire \Div0|auto_generated|divider|divider|op_16~2_combout ;
wire \Add1~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[120]~53_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~61_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[128]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~59_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[133]~93_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~64_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[131]~66_combout ;
wire \Add1~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[130]~68_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~99_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[138]~94_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~72_combout ;
wire \Add1~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[135]~73_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[143]~95_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[142]~76_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[141]~78_combout ;
wire \Add1~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~80_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[148]~81_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~101_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[146]~84_combout ;
wire \Add1~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~85_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ;
wire \Mux0~0_combout ;
wire \Mux0~0clkctrl_outclk ;
wire \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[153]~97_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[152]~102_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[151]~89_combout ;
wire \Add1~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[150]~91_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \Mux9~0_combout ;
wire \HEX1[0]$latch~combout ;
wire \Mux8~0_combout ;
wire \HEX1[1]$latch~combout ;
wire \Mux7~0_combout ;
wire \HEX1[2]$latch~combout ;
wire \Mux6~0_combout ;
wire \HEX1[3]$latch~combout ;
wire \Mux3~0_combout ;
wire \HEX1[4]$latch~combout ;
wire \Mux2~0_combout ;
wire \HEX1[5]$latch~combout ;
wire \Mux1~0_combout ;
wire \HEX1[6]$latch~combout ;
wire [0:0] \SW~combout ;
wire [1:0] \KEY~combout ;


// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \counter[5]~reg0_regout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\counter[5]~reg0_regout )

	.dataa(vcc),
	.datab(\counter[5]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\counter[7]~reg0_regout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\counter[7]~reg0_regout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\counter[7]~reg0_regout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\counter[7]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|op_16~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~4_combout  = (\Add1~14_combout  & (!\Div0|auto_generated|divider|divider|op_16~3  & VCC)) # (!\Add1~14_combout  & (\Div0|auto_generated|divider|divider|op_16~3  $ (GND)))
// \Div0|auto_generated|divider|divider|op_16~5  = CARRY((!\Add1~14_combout  & !\Div0|auto_generated|divider|divider|op_16~3 ))

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_16~3 ),
	.combout(\Div0|auto_generated|divider|divider|op_16~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~4 .lut_mask = 16'h3C03;
defparam \Div0|auto_generated|divider|divider|op_16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[120]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[120]~53_combout )))
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[120]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[120]~53_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[120]~54_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[120]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  & (!\Div0|auto_generated|divider|divider|op_16~6_combout  & (\Div0|auto_generated|divider|divider|op_16~2_combout  
// & VCC))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  & ((((!\Div0|auto_generated|divider|divider|op_16~6_combout  & \Div0|auto_generated|divider|divider|op_16~2_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|op_16~6_combout  & (\Div0|auto_generated|divider|divider|op_16~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 
// )))

	.dataa(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_16~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .lut_mask = 16'h4B04;
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[127]~58_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[127]~57_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[127]~58_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[127]~57_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[127]~58_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[127]~57_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[130]~67_combout ) # (\Div0|auto_generated|divider|divider|StageOut[130]~68_combout )))
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[130]~67_combout ) # (\Div0|auto_generated|divider|divider|StageOut[130]~68_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[130]~67_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[132]~64_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[132]~64_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[132]~64_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[132]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[137]~70_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[137]~99_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[137]~70_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[137]~99_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[137]~70_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[137]~99_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[137]~70_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[137]~99_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[142]~76_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[142]~76_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[142]~76_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[142]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[145]~86_combout ) # (\Div0|auto_generated|divider|divider|StageOut[145]~85_combout )))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[145]~86_combout ) # (\Div0|auto_generated|divider|divider|StageOut[145]~85_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[145]~85_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[146]~83_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[146]~84_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[146]~83_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[146]~84_combout )))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[146]~83_combout  & (!\Div0|auto_generated|divider|divider|StageOut[146]~84_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[146]~83_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[147]~82_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[147]~101_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[147]~82_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[147]~101_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[147]~82_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[147]~101_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[147]~82_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[147]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\counter[6]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\counter[6]~reg0_regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\counter[4]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\counter[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\counter[4]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\counter[4]~reg0_regout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hCC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\counter[3]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[3]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\counter[2]~reg0_regout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[2]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~56_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~56 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~57_combout  = (\counter[2]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[2]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~57 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~60_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \counter[1]~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\counter[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~61_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~61 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[123]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[123]~51_combout  = (\Div0|auto_generated|divider|divider|op_16~4_combout  & !\Div0|auto_generated|divider|divider|op_16~6_combout )

	.dataa(\Div0|auto_generated|divider|divider|op_16~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[123]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[123]~51 .lut_mask = 16'h2222;
defparam \Div0|auto_generated|divider|divider|StageOut[123]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[121]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[121]~52_combout  = (\Add1~14_combout  & !\Div0|auto_generated|divider|divider|op_16~6_combout )

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[121]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[121]~52 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[121]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~54_combout  = (!\Div0|auto_generated|divider|divider|op_16~6_combout  & \Add1~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~54 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[128]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[128]~55_combout  = (\Div0|auto_generated|divider|divider|op_16~2_combout  & (\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|op_16~6_combout ))

	.dataa(\Div0|auto_generated|divider|divider|op_16~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[128]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[128]~55 .lut_mask = 16'h0088;
defparam \Div0|auto_generated|divider|divider|StageOut[128]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~58_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~58 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~60 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~62_combout  = (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \Add1~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~62 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[133]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[133]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[133]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[133]~63 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[133]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~65_combout  = (\Add1~10_combout  & \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~65 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[130]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[130]~67_combout  = (\Add1~8_combout  & \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[130]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[130]~67 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[130]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[138]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[138]~69_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[138]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[138]~69 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[138]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~70_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~70 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~71_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \Add1~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~71 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[135]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[135]~74_combout  = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \Add1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[135]~74 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[135]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[143]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[143]~75_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[143]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[143]~75 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[143]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[141]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[141]~77_combout  = (\Add1~6_combout  & \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[141]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[141]~77 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[141]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~79_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \Add1~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~79 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~82_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~82 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[146]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[146]~83_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Add1~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[146]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[146]~83 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[146]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~86_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Add1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~86 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[153]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[153]~87_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[153]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[153]~87 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[153]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[152]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[152]~88_combout  = (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[152]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[152]~88 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[152]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[151]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[151]~90_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[151]~90 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[151]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[150]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[150]~92_combout  = (\Add1~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[150]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[150]~92 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[150]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \WideXnor0~2 (
// Equation(s):
// \WideXnor0~2_combout  = \SW~combout [0] $ (\custom_register[0]~reg0_regout )

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_register[0]~reg0_regout ),
	.cin(gnd),
	.combout(\WideXnor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideXnor0~2 .lut_mask = 16'h55AA;
defparam \WideXnor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[148]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[148]~96_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[148]~96 .lut_mask = 16'hC0E0;
defparam \Div0|auto_generated|divider|divider|StageOut[148]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\counter[4]~reg0_regout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\counter[4]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hAC00;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~98_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\Add1~12_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout )))))

	.dataa(\Add1~12_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~98 .lut_mask = 16'hB800;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~100_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & (\Add1~8_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout )))))

	.dataa(\Add1~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~100 .lut_mask = 16'hA0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \custom_register[0]~reg0feeder (
// Equation(s):
// \custom_register[0]~reg0feeder_combout  = \SW~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\custom_register[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_register[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \custom_register[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \flag~0 (
// Equation(s):
// \flag~0_combout  = (\KEY~combout [1] & ((!\KEY~combout [0]))) # (!\KEY~combout [1] & (\flag~reg0_regout ))

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(\flag~reg0_regout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag~0 .lut_mask = 16'h30FC;
defparam \flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N27
cycloneii_lcell_ff \flag~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\flag~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\flag~reg0_regout ));

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \custom_register[0]~0 (
// Equation(s):
// \custom_register[0]~0_combout  = (!\KEY~combout [0] & !\flag~reg0_regout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\flag~reg0_regout ),
	.cin(gnd),
	.combout(\custom_register[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \custom_register[0]~0 .lut_mask = 16'h0033;
defparam \custom_register[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N1
cycloneii_lcell_ff \custom_register[0]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\custom_register[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[0]~reg0_regout ));

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \custom_register[1]~reg0feeder (
// Equation(s):
// \custom_register[1]~reg0feeder_combout  = \custom_register[0]~reg0_regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_register[0]~reg0_regout ),
	.cin(gnd),
	.combout(\custom_register[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_register[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \custom_register[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N13
cycloneii_lcell_ff \custom_register[1]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\custom_register[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[1]~reg0_regout ));

// Location: LCFF_X27_Y17_N9
cycloneii_lcell_ff \custom_register[2]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[1]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[2]~reg0_regout ));

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \custom_register[3]~reg0feeder (
// Equation(s):
// \custom_register[3]~reg0feeder_combout  = \custom_register[2]~reg0_regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_register[2]~reg0_regout ),
	.cin(gnd),
	.combout(\custom_register[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_register[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \custom_register[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N19
cycloneii_lcell_ff \custom_register[3]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\custom_register[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[3]~reg0_regout ));

// Location: LCCOMB_X27_Y17_N14
cycloneii_lcell_comb \custom_register[4]~reg0feeder (
// Equation(s):
// \custom_register[4]~reg0feeder_combout  = \custom_register[3]~reg0_regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\custom_register[3]~reg0_regout ),
	.cin(gnd),
	.combout(\custom_register[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \custom_register[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \custom_register[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N15
cycloneii_lcell_ff \custom_register[4]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\custom_register[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[4]~reg0_regout ));

// Location: LCFF_X27_Y17_N23
cycloneii_lcell_ff \custom_register[5]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[4]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[5]~reg0_regout ));

// Location: LCFF_X27_Y17_N3
cycloneii_lcell_ff \custom_register[6]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[5]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[6]~reg0_regout ));

// Location: LCFF_X27_Y17_N29
cycloneii_lcell_ff \custom_register[7]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[6]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[7]~reg0_regout ));

// Location: LCFF_X27_Y17_N7
cycloneii_lcell_ff \custom_register[8]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[7]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[8]~reg0_regout ));

// Location: LCFF_X27_Y17_N31
cycloneii_lcell_ff \custom_register[9]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\custom_register[8]~reg0_regout ),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\custom_register[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\custom_register[9]~reg0_regout ));

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \WideXnor0~1 (
// Equation(s):
// \WideXnor0~1_combout  = \custom_register[1]~reg0_regout  $ (\custom_register[3]~reg0_regout  $ (\custom_register[2]~reg0_regout  $ (\custom_register[4]~reg0_regout )))

	.dataa(\custom_register[1]~reg0_regout ),
	.datab(\custom_register[3]~reg0_regout ),
	.datac(\custom_register[2]~reg0_regout ),
	.datad(\custom_register[4]~reg0_regout ),
	.cin(gnd),
	.combout(\WideXnor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideXnor0~1 .lut_mask = 16'h6996;
defparam \WideXnor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \WideXnor0~0 (
// Equation(s):
// \WideXnor0~0_combout  = \custom_register[8]~reg0_regout  $ (\custom_register[6]~reg0_regout  $ (\custom_register[7]~reg0_regout  $ (\custom_register[5]~reg0_regout )))

	.dataa(\custom_register[8]~reg0_regout ),
	.datab(\custom_register[6]~reg0_regout ),
	.datac(\custom_register[7]~reg0_regout ),
	.datad(\custom_register[5]~reg0_regout ),
	.cin(gnd),
	.combout(\WideXnor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideXnor0~0 .lut_mask = 16'h6996;
defparam \WideXnor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneii_lcell_comb \counter[0]~7 (
// Equation(s):
// \counter[0]~7_combout  = (\custom_register[0]~0_combout  & (\WideXnor0~2_combout  $ (\WideXnor0~1_combout  $ (!\WideXnor0~0_combout ))))

	.dataa(\WideXnor0~2_combout ),
	.datab(\custom_register[0]~0_combout ),
	.datac(\WideXnor0~1_combout ),
	.datad(\WideXnor0~0_combout ),
	.cin(gnd),
	.combout(\counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~7 .lut_mask = 16'h4884;
defparam \counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \is_even~0 (
// Equation(s):
// \is_even~0_combout  = (\KEY~combout [1] & ((\counter[0]~7_combout ) # ((!\custom_register[0]~0_combout  & \is_even~reg0_regout )))) # (!\KEY~combout [1] & (((\is_even~reg0_regout ))))

	.dataa(\custom_register[0]~0_combout ),
	.datab(\KEY~combout [1]),
	.datac(\is_even~reg0_regout ),
	.datad(\counter[0]~7_combout ),
	.cin(gnd),
	.combout(\is_even~0_combout ),
	.cout());
// synopsys translate_off
defparam \is_even~0 .lut_mask = 16'hFC70;
defparam \is_even~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \is_even~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\is_even~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\is_even~reg0_regout ));

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \counter[0]~8 (
// Equation(s):
// \counter[0]~8_combout  = \counter[0]~reg0_regout  $ (\counter[0]~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[0]~reg0_regout ),
	.datad(\counter[0]~7_combout ),
	.cin(gnd),
	.combout(\counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~8 .lut_mask = 16'h0FF0;
defparam \counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \counter[0]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\counter[0]~8_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[0]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \counter[1]~9 (
// Equation(s):
// \counter[1]~9_combout  = (\counter[0]~reg0_regout  & (\counter[1]~reg0_regout  $ (VCC))) # (!\counter[0]~reg0_regout  & (\counter[1]~reg0_regout  & VCC))
// \counter[1]~10  = CARRY((\counter[0]~reg0_regout  & \counter[1]~reg0_regout ))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\counter[1]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[1]~9_combout ),
	.cout(\counter[1]~10 ));
// synopsys translate_off
defparam \counter[1]~9 .lut_mask = 16'h6688;
defparam \counter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N19
cycloneii_lcell_ff \counter[1]~reg0 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[1]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \counter[2]~11 (
// Equation(s):
// \counter[2]~11_combout  = (\counter[2]~reg0_regout  & (!\counter[1]~10 )) # (!\counter[2]~reg0_regout  & ((\counter[1]~10 ) # (GND)))
// \counter[2]~12  = CARRY((!\counter[1]~10 ) # (!\counter[2]~reg0_regout ))

	.dataa(\counter[2]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[1]~10 ),
	.combout(\counter[2]~11_combout ),
	.cout(\counter[2]~12 ));
// synopsys translate_off
defparam \counter[2]~11 .lut_mask = 16'h5A5F;
defparam \counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N21
cycloneii_lcell_ff \counter[2]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[2]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \counter[3]~13 (
// Equation(s):
// \counter[3]~13_combout  = (\counter[3]~reg0_regout  & (\counter[2]~12  $ (GND))) # (!\counter[3]~reg0_regout  & (!\counter[2]~12  & VCC))
// \counter[3]~14  = CARRY((\counter[3]~reg0_regout  & !\counter[2]~12 ))

	.dataa(vcc),
	.datab(\counter[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[2]~12 ),
	.combout(\counter[3]~13_combout ),
	.cout(\counter[3]~14 ));
// synopsys translate_off
defparam \counter[3]~13 .lut_mask = 16'hC30C;
defparam \counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N23
cycloneii_lcell_ff \counter[3]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[3]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \counter[4]~15 (
// Equation(s):
// \counter[4]~15_combout  = (\counter[4]~reg0_regout  & (!\counter[3]~14 )) # (!\counter[4]~reg0_regout  & ((\counter[3]~14 ) # (GND)))
// \counter[4]~16  = CARRY((!\counter[3]~14 ) # (!\counter[4]~reg0_regout ))

	.dataa(\counter[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[3]~14 ),
	.combout(\counter[4]~15_combout ),
	.cout(\counter[4]~16 ));
// synopsys translate_off
defparam \counter[4]~15 .lut_mask = 16'h5A5F;
defparam \counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N25
cycloneii_lcell_ff \counter[4]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[4]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \counter[5]~17 (
// Equation(s):
// \counter[5]~17_combout  = (\counter[5]~reg0_regout  & (\counter[4]~16  $ (GND))) # (!\counter[5]~reg0_regout  & (!\counter[4]~16  & VCC))
// \counter[5]~18  = CARRY((\counter[5]~reg0_regout  & !\counter[4]~16 ))

	.dataa(\counter[5]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[4]~16 ),
	.combout(\counter[5]~17_combout ),
	.cout(\counter[5]~18 ));
// synopsys translate_off
defparam \counter[5]~17 .lut_mask = 16'hA50A;
defparam \counter[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N27
cycloneii_lcell_ff \counter[5]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[5]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \counter[6]~19 (
// Equation(s):
// \counter[6]~19_combout  = (\counter[6]~reg0_regout  & (!\counter[5]~18 )) # (!\counter[6]~reg0_regout  & ((\counter[5]~18 ) # (GND)))
// \counter[6]~20  = CARRY((!\counter[5]~18 ) # (!\counter[6]~reg0_regout ))

	.dataa(\counter[6]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[5]~18 ),
	.combout(\counter[6]~19_combout ),
	.cout(\counter[6]~20 ));
// synopsys translate_off
defparam \counter[6]~19 .lut_mask = 16'h5A5F;
defparam \counter[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N29
cycloneii_lcell_ff \counter[6]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[6]~19_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[6]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \counter[7]~21 (
// Equation(s):
// \counter[7]~21_combout  = \counter[7]~reg0_regout  $ (!\counter[6]~20 )

	.dataa(\counter[7]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter[6]~20 ),
	.combout(\counter[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \counter[7]~21 .lut_mask = 16'hA5A5;
defparam \counter[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \counter[7]~reg0 (
	.clk(\CLOCK_50~combout ),
	.datain(\counter[7]~21_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter[7]~reg0_regout ));

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\counter[6]~reg0_regout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\counter[6]~reg0_regout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\counter[6]~reg0_regout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\counter[6]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\counter[7]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\counter[7]~reg0_regout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hC0C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\counter[5]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[5]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\counter[4]~reg0_regout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\counter[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\counter[5]~reg0_regout ))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\counter[5]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hE200;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\counter[6]~reg0_regout ))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\counter[6]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hE200;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\counter[3]~reg0_regout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[3]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hF200;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\counter[3]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[3]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\counter[2]~reg0_regout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter[2]~reg0_regout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~58_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hA0E0;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\counter[3]~reg0_regout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\counter[3]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hB080;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~59_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \counter[1]~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\counter[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~59 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~59_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~59_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[30]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~61_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~61_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~57_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~62 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~64_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\counter[1]~reg0_regout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\counter[1]~reg0_regout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~64 .lut_mask = 16'hFC0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N16
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout  & (\counter[0]~reg0_regout  $ (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ))))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h0006;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ((!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout  & !\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout )) # (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout )

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h1F1F;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \Mux10~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux10~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux10~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux10~0clkctrl .clock_type = "global clock";
defparam \Mux10~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N10
cycloneii_lcell_comb \HEX0[0]$latch (
// Equation(s):
// \HEX0[0]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & ((\Mux4~0_combout ))) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & (\HEX0[0]$latch~combout ))

	.dataa(\HEX0[0]$latch~combout ),
	.datab(vcc),
	.datac(\Mux4~0_combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[0]$latch .lut_mask = 16'hF0AA;
defparam \HEX0[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N6
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\counter[0]~reg0_regout  $ (\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout )))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h4488;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N24
cycloneii_lcell_comb \HEX0[1]$latch (
// Equation(s):
// \HEX0[1]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & (\Mux5~0_combout )) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & ((\HEX0[1]$latch~combout )))

	.dataa(\Mux5~0_combout ),
	.datab(vcc),
	.datac(\HEX0[1]$latch~combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[1]$latch .lut_mask = 16'hAAF0;
defparam \HEX0[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N28
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\counter[0]~reg0_regout  & (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & \Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h1100;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N14
cycloneii_lcell_comb \HEX0[2]$latch (
// Equation(s):
// \HEX0[2]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & (\Mux15~0_combout )) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & ((\HEX0[2]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux15~0_combout ),
	.datac(\HEX0[2]$latch~combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[2]$latch .lut_mask = 16'hCCF0;
defparam \HEX0[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N18
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  & ((\counter[0]~reg0_regout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))) # 
// (!\counter[0]~reg0_regout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & !\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h0806;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N8
cycloneii_lcell_comb \HEX0[3]$latch (
// Equation(s):
// \HEX0[3]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & (\Mux14~0_combout )) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & ((\HEX0[3]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux14~0_combout ),
	.datac(\HEX0[3]$latch~combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[3]$latch .lut_mask = 16'hCCF0;
defparam \HEX0[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N4
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\counter[0]~reg0_regout ) # ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & !\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hAAEE;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N30
cycloneii_lcell_comb \HEX0[4]$latch (
// Equation(s):
// \HEX0[4]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & ((\Mux13~0_combout ))) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & (\HEX0[4]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX0[4]$latch~combout ),
	.datac(\Mux13~0_combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[4]$latch .lut_mask = 16'hF0CC;
defparam \HEX0[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N22
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  & ((\counter[0]~reg0_regout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ))) # 
// (!\counter[0]~reg0_regout  & (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & \Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h0B02;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N20
cycloneii_lcell_comb \HEX0[5]$latch (
// Equation(s):
// \HEX0[5]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & (\Mux12~0_combout )) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & ((\HEX0[5]$latch~combout )))

	.dataa(vcc),
	.datab(\Mux12~0_combout ),
	.datac(\HEX0[5]$latch~combout ),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[5]$latch .lut_mask = 16'hCCF0;
defparam \HEX0[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N12
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ) # (!\counter[0]~reg0_regout ))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))))

	.dataa(\counter[0]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hF7FC;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N26
cycloneii_lcell_comb \HEX0[6]$latch (
// Equation(s):
// \HEX0[6]$latch~combout  = (GLOBAL(\Mux10~0clkctrl_outclk ) & (!\Mux11~0_combout )) # (!GLOBAL(\Mux10~0clkctrl_outclk ) & ((\HEX0[6]$latch~combout )))

	.dataa(\Mux11~0_combout ),
	.datab(\HEX0[6]$latch~combout ),
	.datac(vcc),
	.datad(\Mux10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\HEX0[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX0[6]$latch .lut_mask = 16'h55CC;
defparam \HEX0[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N4
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\counter[1]~reg0_regout  & ((GND) # (!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))) # (!\counter[1]~reg0_regout  & (\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout  $ (GND)))
// \Add1~1  = CARRY((\counter[1]~reg0_regout ) # (!\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ))

	.dataa(\counter[1]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h66BB;
defparam \Add1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N6
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\counter[2]~reg0_regout  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\Add1~1 )) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\Add1~1  & VCC)))) # (!\counter[2]~reg0_regout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Add1~1 ) # (GND))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\Add1~1 ))))
// \Add1~3  = CARRY((\counter[2]~reg0_regout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & !\Add1~1 )) # (!\counter[2]~reg0_regout  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ) # (!\Add1~1 ))))

	.dataa(\counter[2]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h694D;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\counter[3]~reg0_regout  $ (\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  $ (\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\counter[3]~reg0_regout  & ((!\Add1~3 ) # (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ))) # (!\counter[3]~reg0_regout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout  & !\Add1~3 )))

	.dataa(\counter[3]~reg0_regout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h962B;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\counter[4]~reg0_regout  & (\Add1~5  & VCC)) # (!\counter[4]~reg0_regout  & (!\Add1~5 ))
// \Add1~7  = CARRY((!\counter[4]~reg0_regout  & !\Add1~5 ))

	.dataa(\counter[4]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hA505;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\counter[5]~reg0_regout  & ((GND) # (!\Add1~7 ))) # (!\counter[5]~reg0_regout  & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((\counter[5]~reg0_regout ) # (!\Add1~7 ))

	.dataa(\counter[5]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h5AAF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\counter[6]~reg0_regout  & (\Add1~9  & VCC)) # (!\counter[6]~reg0_regout  & (!\Add1~9 ))
// \Add1~11  = CARRY((!\counter[6]~reg0_regout  & !\Add1~9 ))

	.dataa(\counter[6]~reg0_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hA505;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\counter[7]~reg0_regout  & ((GND) # (!\Add1~11 ))) # (!\counter[7]~reg0_regout  & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((\counter[7]~reg0_regout ) # (!\Add1~11 ))

	.dataa(vcc),
	.datab(\counter[7]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add1~13 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hF0F0;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|op_16~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~1_cout  = CARRY(!\Add1~14_combout )

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|op_16~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~1 .lut_mask = 16'h0033;
defparam \Div0|auto_generated|divider|divider|op_16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|op_16~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~2_combout  = !\Div0|auto_generated|divider|divider|op_16~1_cout 
// \Div0|auto_generated|divider|divider|op_16~3  = CARRY(!\Div0|auto_generated|divider|divider|op_16~1_cout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_16~1_cout ),
	.combout(\Div0|auto_generated|divider|divider|op_16~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|op_16~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~2 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|op_16~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_16~6_combout  = !\Div0|auto_generated|divider|divider|op_16~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|op_16~5 ),
	.combout(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_16~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|op_16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[121]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[121]~50_combout  = (!\Add1~14_combout  & \Div0|auto_generated|divider|divider|op_16~6_combout )

	.dataa(vcc),
	.datab(\Add1~14_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[121]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[121]~50 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[121]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[120]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[120]~53_combout  = (\Div0|auto_generated|divider|divider|op_16~6_combout  & \Add1~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[120]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[120]~53 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[120]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[121]~52_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[121]~50_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[121]~52_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[121]~50_combout )))
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[121]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[121]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[121]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[121]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[123]~51_combout  & (!\Div0|auto_generated|divider|divider|StageOut[121]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[123]~51_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[121]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~61_combout  = (\Add1~10_combout  & \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~61 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[125]~61_combout )))
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ) # (\Div0|auto_generated|divider|divider|StageOut[125]~61_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[125]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[128]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[128]~56_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[128]~56 .lut_mask = 16'h2222;
defparam \Div0|auto_generated|divider|divider|StageOut[128]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~57_combout  = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\Add1~14_combout  $ (\Div0|auto_generated|divider|divider|op_16~6_combout )))

	.dataa(\Add1~14_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|op_16~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~57 .lut_mask = 16'h5A00;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~59_combout  = (\Add1~12_combout  & \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~12_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~59 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[126]~60_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[126]~59_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[126]~60_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[126]~59_combout )))
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[126]~60_combout  & (!\Div0|auto_generated|divider|divider|StageOut[126]~59_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[126]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[128]~55_combout  & (!\Div0|auto_generated|divider|divider|StageOut[128]~56_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[128]~55_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[133]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[133]~93_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[127]~57_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[127]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[133]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[133]~93 .lut_mask = 16'hAE00;
defparam \Div0|auto_generated|divider|divider|StageOut[133]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~64 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[131]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[131]~66_combout  = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[131]~66 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[131]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[130]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[130]~68_combout  = (\Add1~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[130]~68 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[130]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[131]~65_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[131]~66_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[131]~65_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[131]~66_combout )))
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[131]~65_combout  & (!\Div0|auto_generated|divider|divider|StageOut[131]~66_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[131]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[133]~63_combout  & (!\Div0|auto_generated|divider|divider|StageOut[133]~93_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[133]~63_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[133]~93_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~99_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & (\Add1~10_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout )))))

	.dataa(\Add1~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~99 .lut_mask = 16'hA0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[138]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[138]~94_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[132]~98_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[138]~94 .lut_mask = 16'hA0E0;
defparam \Div0|auto_generated|divider|divider|StageOut[138]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~72_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~72 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[135]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[135]~73_combout  = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \Add1~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[135]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[135]~73 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[135]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[135]~74_combout ) # (\Div0|auto_generated|divider|divider|StageOut[135]~73_combout )))
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[135]~74_combout ) # (\Div0|auto_generated|divider|divider|StageOut[135]~73_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[135]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[136]~71_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[136]~72_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[136]~71_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[136]~72_combout )))
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[136]~71_combout  & (!\Div0|auto_generated|divider|divider|StageOut[136]~72_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[136]~71_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[138]~69_combout  & (!\Div0|auto_generated|divider|divider|StageOut[138]~94_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[138]~69_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[143]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[143]~95_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[137]~99_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[137]~99_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[143]~95 .lut_mask = 16'hD0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[143]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[142]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[142]~76_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[142]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[142]~76 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[142]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[141]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[141]~78_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[141]~78 .lut_mask = 16'h00CC;
defparam \Div0|auto_generated|divider|divider|StageOut[141]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~80_combout  = (\Add1~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~80 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[140]~79_combout ) # (\Div0|auto_generated|divider|divider|StageOut[140]~80_combout )))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[140]~79_combout ) # (\Div0|auto_generated|divider|divider|StageOut[140]~80_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[140]~79_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[141]~77_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[141]~78_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[141]~77_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[141]~78_combout )))
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[141]~77_combout  & (!\Div0|auto_generated|divider|divider|StageOut[141]~78_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[141]~77_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[143]~75_combout  & (!\Div0|auto_generated|divider|divider|StageOut[143]~95_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[143]~75_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[148]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[148]~81_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[148]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[148]~81 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[148]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~101_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\Add1~6_combout ))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datab(\Add1~6_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~101_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~101 .lut_mask = 16'hCA00;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[146]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[146]~84_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[146]~84 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[146]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~85_combout  = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Add1~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~85 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[148]~96_combout  & (!\Div0|auto_generated|divider|divider|StageOut[148]~81_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[148]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ) # ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFCF0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \Mux0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux0~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux0~0clkctrl .clock_type = "global clock";
defparam \Mux0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[153]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[153]~97_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[147]~101_combout ) # 
// ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[147]~101_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[153]~97 .lut_mask = 16'hF040;
defparam \Div0|auto_generated|divider|divider|StageOut[153]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[152]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[152]~102_combout  = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\Add1~4_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )))))

	.dataa(\Add1~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[152]~102_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[152]~102 .lut_mask = 16'hB800;
defparam \Div0|auto_generated|divider|divider|StageOut[152]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[151]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[151]~89_combout  = (\Add1~2_combout  & \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Add1~2_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[151]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[151]~89 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[151]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[150]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[150]~91_combout  = (\Add1~0_combout  & \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Add1~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[150]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[150]~91 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[150]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[150]~92_combout ) # (\Div0|auto_generated|divider|divider|StageOut[150]~91_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[150]~92_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[150]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[151]~90_combout  & (!\Div0|auto_generated|divider|divider|StageOut[151]~89_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[151]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[152]~88_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[152]~102_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[152]~88_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[152]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[153]~87_combout  & (!\Div0|auto_generated|divider|divider|StageOut[153]~97_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[153]~87_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  $ 
// (\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h0880;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \HEX1[0]$latch (
// Equation(s):
// \HEX1[0]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux9~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[0]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[0]$latch~combout ),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\HEX1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[0]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  $ (\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h030C;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \HEX1[1]$latch (
// Equation(s):
// \HEX1[1]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux8~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[1]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[1]$latch~combout ),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\HEX1[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[1]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ))

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h3000;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \HEX1[2]$latch (
// Equation(s):
// \HEX1[2]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux7~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[2]$latch~combout ))

	.dataa(\HEX1[2]$latch~combout ),
	.datab(vcc),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\HEX1[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[2]$latch .lut_mask = 16'hFA0A;
defparam \HEX1[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  $ 
// (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h2082;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneii_lcell_comb \HEX1[3]$latch (
// Equation(s):
// \HEX1[3]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux6~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[3]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[3]$latch~combout ),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\HEX1[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[3]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ((\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h0CFF;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \HEX1[4]$latch (
// Equation(s):
// \HEX1[4]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux3~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[4]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[4]$latch~combout ),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\HEX1[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[4]$latch .lut_mask = 16'hFC0C;
defparam \HEX1[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h20A2;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \HEX1[5]$latch (
// Equation(s):
// \HEX1[5]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((\Mux2~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[5]$latch~combout ))

	.dataa(\HEX1[5]$latch~combout ),
	.datab(vcc),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\HEX1[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[5]$latch .lut_mask = 16'hFA0A;
defparam \HEX1[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ((\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ) # (\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h7F7D;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneii_lcell_comb \HEX1[6]$latch (
// Equation(s):
// \HEX1[6]$latch~combout  = (GLOBAL(\Mux0~0clkctrl_outclk ) & ((!\Mux1~0_combout ))) # (!GLOBAL(\Mux0~0clkctrl_outclk ) & (\HEX1[6]$latch~combout ))

	.dataa(vcc),
	.datab(\HEX1[6]$latch~combout ),
	.datac(\Mux0~0clkctrl_outclk ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\HEX1[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \HEX1[6]$latch .lut_mask = 16'h0CFC;
defparam \HEX1[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sw_event~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sw_event));
// synopsys translate_off
defparam \sw_event~I .input_async_reset = "none";
defparam \sw_event~I .input_power_up = "low";
defparam \sw_event~I .input_register_mode = "none";
defparam \sw_event~I .input_sync_reset = "none";
defparam \sw_event~I .oe_async_reset = "none";
defparam \sw_event~I .oe_power_up = "low";
defparam \sw_event~I .oe_register_mode = "none";
defparam \sw_event~I .oe_sync_reset = "none";
defparam \sw_event~I .operation_mode = "output";
defparam \sw_event~I .output_async_reset = "none";
defparam \sw_event~I .output_power_up = "low";
defparam \sw_event~I .output_register_mode = "none";
defparam \sw_event~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \event_sync_reg[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(event_sync_reg[0]));
// synopsys translate_off
defparam \event_sync_reg[0]~I .input_async_reset = "none";
defparam \event_sync_reg[0]~I .input_power_up = "low";
defparam \event_sync_reg[0]~I .input_register_mode = "none";
defparam \event_sync_reg[0]~I .input_sync_reset = "none";
defparam \event_sync_reg[0]~I .oe_async_reset = "none";
defparam \event_sync_reg[0]~I .oe_power_up = "low";
defparam \event_sync_reg[0]~I .oe_register_mode = "none";
defparam \event_sync_reg[0]~I .oe_sync_reset = "none";
defparam \event_sync_reg[0]~I .operation_mode = "output";
defparam \event_sync_reg[0]~I .output_async_reset = "none";
defparam \event_sync_reg[0]~I .output_power_up = "low";
defparam \event_sync_reg[0]~I .output_register_mode = "none";
defparam \event_sync_reg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \event_sync_reg[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(event_sync_reg[1]));
// synopsys translate_off
defparam \event_sync_reg[1]~I .input_async_reset = "none";
defparam \event_sync_reg[1]~I .input_power_up = "low";
defparam \event_sync_reg[1]~I .input_register_mode = "none";
defparam \event_sync_reg[1]~I .input_sync_reset = "none";
defparam \event_sync_reg[1]~I .oe_async_reset = "none";
defparam \event_sync_reg[1]~I .oe_power_up = "low";
defparam \event_sync_reg[1]~I .oe_register_mode = "none";
defparam \event_sync_reg[1]~I .oe_sync_reset = "none";
defparam \event_sync_reg[1]~I .operation_mode = "output";
defparam \event_sync_reg[1]~I .output_async_reset = "none";
defparam \event_sync_reg[1]~I .output_power_up = "low";
defparam \event_sync_reg[1]~I .output_register_mode = "none";
defparam \event_sync_reg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \event_sync_reg[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(event_sync_reg[2]));
// synopsys translate_off
defparam \event_sync_reg[2]~I .input_async_reset = "none";
defparam \event_sync_reg[2]~I .input_power_up = "low";
defparam \event_sync_reg[2]~I .input_register_mode = "none";
defparam \event_sync_reg[2]~I .input_sync_reset = "none";
defparam \event_sync_reg[2]~I .oe_async_reset = "none";
defparam \event_sync_reg[2]~I .oe_power_up = "low";
defparam \event_sync_reg[2]~I .oe_register_mode = "none";
defparam \event_sync_reg[2]~I .oe_sync_reset = "none";
defparam \event_sync_reg[2]~I .operation_mode = "output";
defparam \event_sync_reg[2]~I .output_async_reset = "none";
defparam \event_sync_reg[2]~I .output_power_up = "low";
defparam \event_sync_reg[2]~I .output_register_mode = "none";
defparam \event_sync_reg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[0]~I (
	.datain(\custom_register[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[0]));
// synopsys translate_off
defparam \custom_register[0]~I .input_async_reset = "none";
defparam \custom_register[0]~I .input_power_up = "low";
defparam \custom_register[0]~I .input_register_mode = "none";
defparam \custom_register[0]~I .input_sync_reset = "none";
defparam \custom_register[0]~I .oe_async_reset = "none";
defparam \custom_register[0]~I .oe_power_up = "low";
defparam \custom_register[0]~I .oe_register_mode = "none";
defparam \custom_register[0]~I .oe_sync_reset = "none";
defparam \custom_register[0]~I .operation_mode = "output";
defparam \custom_register[0]~I .output_async_reset = "none";
defparam \custom_register[0]~I .output_power_up = "low";
defparam \custom_register[0]~I .output_register_mode = "none";
defparam \custom_register[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[1]~I (
	.datain(\custom_register[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[1]));
// synopsys translate_off
defparam \custom_register[1]~I .input_async_reset = "none";
defparam \custom_register[1]~I .input_power_up = "low";
defparam \custom_register[1]~I .input_register_mode = "none";
defparam \custom_register[1]~I .input_sync_reset = "none";
defparam \custom_register[1]~I .oe_async_reset = "none";
defparam \custom_register[1]~I .oe_power_up = "low";
defparam \custom_register[1]~I .oe_register_mode = "none";
defparam \custom_register[1]~I .oe_sync_reset = "none";
defparam \custom_register[1]~I .operation_mode = "output";
defparam \custom_register[1]~I .output_async_reset = "none";
defparam \custom_register[1]~I .output_power_up = "low";
defparam \custom_register[1]~I .output_register_mode = "none";
defparam \custom_register[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[2]~I (
	.datain(\custom_register[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[2]));
// synopsys translate_off
defparam \custom_register[2]~I .input_async_reset = "none";
defparam \custom_register[2]~I .input_power_up = "low";
defparam \custom_register[2]~I .input_register_mode = "none";
defparam \custom_register[2]~I .input_sync_reset = "none";
defparam \custom_register[2]~I .oe_async_reset = "none";
defparam \custom_register[2]~I .oe_power_up = "low";
defparam \custom_register[2]~I .oe_register_mode = "none";
defparam \custom_register[2]~I .oe_sync_reset = "none";
defparam \custom_register[2]~I .operation_mode = "output";
defparam \custom_register[2]~I .output_async_reset = "none";
defparam \custom_register[2]~I .output_power_up = "low";
defparam \custom_register[2]~I .output_register_mode = "none";
defparam \custom_register[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[3]~I (
	.datain(\custom_register[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[3]));
// synopsys translate_off
defparam \custom_register[3]~I .input_async_reset = "none";
defparam \custom_register[3]~I .input_power_up = "low";
defparam \custom_register[3]~I .input_register_mode = "none";
defparam \custom_register[3]~I .input_sync_reset = "none";
defparam \custom_register[3]~I .oe_async_reset = "none";
defparam \custom_register[3]~I .oe_power_up = "low";
defparam \custom_register[3]~I .oe_register_mode = "none";
defparam \custom_register[3]~I .oe_sync_reset = "none";
defparam \custom_register[3]~I .operation_mode = "output";
defparam \custom_register[3]~I .output_async_reset = "none";
defparam \custom_register[3]~I .output_power_up = "low";
defparam \custom_register[3]~I .output_register_mode = "none";
defparam \custom_register[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[4]~I (
	.datain(\custom_register[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[4]));
// synopsys translate_off
defparam \custom_register[4]~I .input_async_reset = "none";
defparam \custom_register[4]~I .input_power_up = "low";
defparam \custom_register[4]~I .input_register_mode = "none";
defparam \custom_register[4]~I .input_sync_reset = "none";
defparam \custom_register[4]~I .oe_async_reset = "none";
defparam \custom_register[4]~I .oe_power_up = "low";
defparam \custom_register[4]~I .oe_register_mode = "none";
defparam \custom_register[4]~I .oe_sync_reset = "none";
defparam \custom_register[4]~I .operation_mode = "output";
defparam \custom_register[4]~I .output_async_reset = "none";
defparam \custom_register[4]~I .output_power_up = "low";
defparam \custom_register[4]~I .output_register_mode = "none";
defparam \custom_register[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[5]~I (
	.datain(\custom_register[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[5]));
// synopsys translate_off
defparam \custom_register[5]~I .input_async_reset = "none";
defparam \custom_register[5]~I .input_power_up = "low";
defparam \custom_register[5]~I .input_register_mode = "none";
defparam \custom_register[5]~I .input_sync_reset = "none";
defparam \custom_register[5]~I .oe_async_reset = "none";
defparam \custom_register[5]~I .oe_power_up = "low";
defparam \custom_register[5]~I .oe_register_mode = "none";
defparam \custom_register[5]~I .oe_sync_reset = "none";
defparam \custom_register[5]~I .operation_mode = "output";
defparam \custom_register[5]~I .output_async_reset = "none";
defparam \custom_register[5]~I .output_power_up = "low";
defparam \custom_register[5]~I .output_register_mode = "none";
defparam \custom_register[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[6]~I (
	.datain(\custom_register[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[6]));
// synopsys translate_off
defparam \custom_register[6]~I .input_async_reset = "none";
defparam \custom_register[6]~I .input_power_up = "low";
defparam \custom_register[6]~I .input_register_mode = "none";
defparam \custom_register[6]~I .input_sync_reset = "none";
defparam \custom_register[6]~I .oe_async_reset = "none";
defparam \custom_register[6]~I .oe_power_up = "low";
defparam \custom_register[6]~I .oe_register_mode = "none";
defparam \custom_register[6]~I .oe_sync_reset = "none";
defparam \custom_register[6]~I .operation_mode = "output";
defparam \custom_register[6]~I .output_async_reset = "none";
defparam \custom_register[6]~I .output_power_up = "low";
defparam \custom_register[6]~I .output_register_mode = "none";
defparam \custom_register[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[7]~I (
	.datain(\custom_register[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[7]));
// synopsys translate_off
defparam \custom_register[7]~I .input_async_reset = "none";
defparam \custom_register[7]~I .input_power_up = "low";
defparam \custom_register[7]~I .input_register_mode = "none";
defparam \custom_register[7]~I .input_sync_reset = "none";
defparam \custom_register[7]~I .oe_async_reset = "none";
defparam \custom_register[7]~I .oe_power_up = "low";
defparam \custom_register[7]~I .oe_register_mode = "none";
defparam \custom_register[7]~I .oe_sync_reset = "none";
defparam \custom_register[7]~I .operation_mode = "output";
defparam \custom_register[7]~I .output_async_reset = "none";
defparam \custom_register[7]~I .output_power_up = "low";
defparam \custom_register[7]~I .output_register_mode = "none";
defparam \custom_register[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[8]~I (
	.datain(\custom_register[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[8]));
// synopsys translate_off
defparam \custom_register[8]~I .input_async_reset = "none";
defparam \custom_register[8]~I .input_power_up = "low";
defparam \custom_register[8]~I .input_register_mode = "none";
defparam \custom_register[8]~I .input_sync_reset = "none";
defparam \custom_register[8]~I .oe_async_reset = "none";
defparam \custom_register[8]~I .oe_power_up = "low";
defparam \custom_register[8]~I .oe_register_mode = "none";
defparam \custom_register[8]~I .oe_sync_reset = "none";
defparam \custom_register[8]~I .operation_mode = "output";
defparam \custom_register[8]~I .output_async_reset = "none";
defparam \custom_register[8]~I .output_power_up = "low";
defparam \custom_register[8]~I .output_register_mode = "none";
defparam \custom_register[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \custom_register[9]~I (
	.datain(\custom_register[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(custom_register[9]));
// synopsys translate_off
defparam \custom_register[9]~I .input_async_reset = "none";
defparam \custom_register[9]~I .input_power_up = "low";
defparam \custom_register[9]~I .input_register_mode = "none";
defparam \custom_register[9]~I .input_sync_reset = "none";
defparam \custom_register[9]~I .oe_async_reset = "none";
defparam \custom_register[9]~I .oe_power_up = "low";
defparam \custom_register[9]~I .oe_register_mode = "none";
defparam \custom_register[9]~I .oe_sync_reset = "none";
defparam \custom_register[9]~I .operation_mode = "output";
defparam \custom_register[9]~I .output_async_reset = "none";
defparam \custom_register[9]~I .output_power_up = "low";
defparam \custom_register[9]~I .output_register_mode = "none";
defparam \custom_register[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \is_even~I (
	.datain(\is_even~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(is_even));
// synopsys translate_off
defparam \is_even~I .input_async_reset = "none";
defparam \is_even~I .input_power_up = "low";
defparam \is_even~I .input_register_mode = "none";
defparam \is_even~I .input_sync_reset = "none";
defparam \is_even~I .oe_async_reset = "none";
defparam \is_even~I .oe_power_up = "low";
defparam \is_even~I .oe_register_mode = "none";
defparam \is_even~I .oe_sync_reset = "none";
defparam \is_even~I .operation_mode = "output";
defparam \is_even~I .output_async_reset = "none";
defparam \is_even~I .output_power_up = "low";
defparam \is_even~I .output_register_mode = "none";
defparam \is_even~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[0]~I (
	.datain(\counter[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[0]));
// synopsys translate_off
defparam \counter[0]~I .input_async_reset = "none";
defparam \counter[0]~I .input_power_up = "low";
defparam \counter[0]~I .input_register_mode = "none";
defparam \counter[0]~I .input_sync_reset = "none";
defparam \counter[0]~I .oe_async_reset = "none";
defparam \counter[0]~I .oe_power_up = "low";
defparam \counter[0]~I .oe_register_mode = "none";
defparam \counter[0]~I .oe_sync_reset = "none";
defparam \counter[0]~I .operation_mode = "output";
defparam \counter[0]~I .output_async_reset = "none";
defparam \counter[0]~I .output_power_up = "low";
defparam \counter[0]~I .output_register_mode = "none";
defparam \counter[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[1]~I (
	.datain(\counter[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[1]));
// synopsys translate_off
defparam \counter[1]~I .input_async_reset = "none";
defparam \counter[1]~I .input_power_up = "low";
defparam \counter[1]~I .input_register_mode = "none";
defparam \counter[1]~I .input_sync_reset = "none";
defparam \counter[1]~I .oe_async_reset = "none";
defparam \counter[1]~I .oe_power_up = "low";
defparam \counter[1]~I .oe_register_mode = "none";
defparam \counter[1]~I .oe_sync_reset = "none";
defparam \counter[1]~I .operation_mode = "output";
defparam \counter[1]~I .output_async_reset = "none";
defparam \counter[1]~I .output_power_up = "low";
defparam \counter[1]~I .output_register_mode = "none";
defparam \counter[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[2]~I (
	.datain(\counter[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[2]));
// synopsys translate_off
defparam \counter[2]~I .input_async_reset = "none";
defparam \counter[2]~I .input_power_up = "low";
defparam \counter[2]~I .input_register_mode = "none";
defparam \counter[2]~I .input_sync_reset = "none";
defparam \counter[2]~I .oe_async_reset = "none";
defparam \counter[2]~I .oe_power_up = "low";
defparam \counter[2]~I .oe_register_mode = "none";
defparam \counter[2]~I .oe_sync_reset = "none";
defparam \counter[2]~I .operation_mode = "output";
defparam \counter[2]~I .output_async_reset = "none";
defparam \counter[2]~I .output_power_up = "low";
defparam \counter[2]~I .output_register_mode = "none";
defparam \counter[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[3]~I (
	.datain(\counter[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[3]));
// synopsys translate_off
defparam \counter[3]~I .input_async_reset = "none";
defparam \counter[3]~I .input_power_up = "low";
defparam \counter[3]~I .input_register_mode = "none";
defparam \counter[3]~I .input_sync_reset = "none";
defparam \counter[3]~I .oe_async_reset = "none";
defparam \counter[3]~I .oe_power_up = "low";
defparam \counter[3]~I .oe_register_mode = "none";
defparam \counter[3]~I .oe_sync_reset = "none";
defparam \counter[3]~I .operation_mode = "output";
defparam \counter[3]~I .output_async_reset = "none";
defparam \counter[3]~I .output_power_up = "low";
defparam \counter[3]~I .output_register_mode = "none";
defparam \counter[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[4]~I (
	.datain(\counter[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[4]));
// synopsys translate_off
defparam \counter[4]~I .input_async_reset = "none";
defparam \counter[4]~I .input_power_up = "low";
defparam \counter[4]~I .input_register_mode = "none";
defparam \counter[4]~I .input_sync_reset = "none";
defparam \counter[4]~I .oe_async_reset = "none";
defparam \counter[4]~I .oe_power_up = "low";
defparam \counter[4]~I .oe_register_mode = "none";
defparam \counter[4]~I .oe_sync_reset = "none";
defparam \counter[4]~I .operation_mode = "output";
defparam \counter[4]~I .output_async_reset = "none";
defparam \counter[4]~I .output_power_up = "low";
defparam \counter[4]~I .output_register_mode = "none";
defparam \counter[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[5]~I (
	.datain(\counter[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[5]));
// synopsys translate_off
defparam \counter[5]~I .input_async_reset = "none";
defparam \counter[5]~I .input_power_up = "low";
defparam \counter[5]~I .input_register_mode = "none";
defparam \counter[5]~I .input_sync_reset = "none";
defparam \counter[5]~I .oe_async_reset = "none";
defparam \counter[5]~I .oe_power_up = "low";
defparam \counter[5]~I .oe_register_mode = "none";
defparam \counter[5]~I .oe_sync_reset = "none";
defparam \counter[5]~I .operation_mode = "output";
defparam \counter[5]~I .output_async_reset = "none";
defparam \counter[5]~I .output_power_up = "low";
defparam \counter[5]~I .output_register_mode = "none";
defparam \counter[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[6]~I (
	.datain(\counter[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[6]));
// synopsys translate_off
defparam \counter[6]~I .input_async_reset = "none";
defparam \counter[6]~I .input_power_up = "low";
defparam \counter[6]~I .input_register_mode = "none";
defparam \counter[6]~I .input_sync_reset = "none";
defparam \counter[6]~I .oe_async_reset = "none";
defparam \counter[6]~I .oe_power_up = "low";
defparam \counter[6]~I .oe_register_mode = "none";
defparam \counter[6]~I .oe_sync_reset = "none";
defparam \counter[6]~I .operation_mode = "output";
defparam \counter[6]~I .output_async_reset = "none";
defparam \counter[6]~I .output_power_up = "low";
defparam \counter[6]~I .output_register_mode = "none";
defparam \counter[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[7]~I (
	.datain(\counter[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[7]));
// synopsys translate_off
defparam \counter[7]~I .input_async_reset = "none";
defparam \counter[7]~I .input_power_up = "low";
defparam \counter[7]~I .input_register_mode = "none";
defparam \counter[7]~I .input_sync_reset = "none";
defparam \counter[7]~I .oe_async_reset = "none";
defparam \counter[7]~I .oe_power_up = "low";
defparam \counter[7]~I .oe_register_mode = "none";
defparam \counter[7]~I .oe_sync_reset = "none";
defparam \counter[7]~I .operation_mode = "output";
defparam \counter[7]~I .output_async_reset = "none";
defparam \counter[7]~I .output_power_up = "low";
defparam \counter[7]~I .output_register_mode = "none";
defparam \counter[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\custom_register[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\custom_register[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\custom_register[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\custom_register[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\custom_register[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\custom_register[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\custom_register[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\custom_register[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\custom_register[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\custom_register[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\HEX0[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\HEX0[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\HEX0[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\HEX0[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\HEX0[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\HEX0[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\HEX0[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\HEX1[0]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\HEX1[1]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\HEX1[2]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\HEX1[3]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\HEX1[4]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\HEX1[5]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\HEX1[6]$latch~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \flag~I (
	.datain(!\flag~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(flag));
// synopsys translate_off
defparam \flag~I .input_async_reset = "none";
defparam \flag~I .input_power_up = "low";
defparam \flag~I .input_register_mode = "none";
defparam \flag~I .input_sync_reset = "none";
defparam \flag~I .oe_async_reset = "none";
defparam \flag~I .oe_power_up = "low";
defparam \flag~I .oe_register_mode = "none";
defparam \flag~I .oe_sync_reset = "none";
defparam \flag~I .operation_mode = "output";
defparam \flag~I .output_async_reset = "none";
defparam \flag~I .output_power_up = "low";
defparam \flag~I .output_register_mode = "none";
defparam \flag~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\counter[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\counter[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\counter[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\counter[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\counter[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\counter[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\counter[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\counter[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dec[0]~I (
	.datain(!\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dec[0]));
// synopsys translate_off
defparam \dec[0]~I .input_async_reset = "none";
defparam \dec[0]~I .input_power_up = "low";
defparam \dec[0]~I .input_register_mode = "none";
defparam \dec[0]~I .input_sync_reset = "none";
defparam \dec[0]~I .oe_async_reset = "none";
defparam \dec[0]~I .oe_power_up = "low";
defparam \dec[0]~I .oe_register_mode = "none";
defparam \dec[0]~I .oe_sync_reset = "none";
defparam \dec[0]~I .operation_mode = "output";
defparam \dec[0]~I .output_async_reset = "none";
defparam \dec[0]~I .output_power_up = "low";
defparam \dec[0]~I .output_register_mode = "none";
defparam \dec[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dec[1]~I (
	.datain(!\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dec[1]));
// synopsys translate_off
defparam \dec[1]~I .input_async_reset = "none";
defparam \dec[1]~I .input_power_up = "low";
defparam \dec[1]~I .input_register_mode = "none";
defparam \dec[1]~I .input_sync_reset = "none";
defparam \dec[1]~I .oe_async_reset = "none";
defparam \dec[1]~I .oe_power_up = "low";
defparam \dec[1]~I .oe_register_mode = "none";
defparam \dec[1]~I .oe_sync_reset = "none";
defparam \dec[1]~I .operation_mode = "output";
defparam \dec[1]~I .output_async_reset = "none";
defparam \dec[1]~I .output_power_up = "low";
defparam \dec[1]~I .output_register_mode = "none";
defparam \dec[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dec[2]~I (
	.datain(!\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dec[2]));
// synopsys translate_off
defparam \dec[2]~I .input_async_reset = "none";
defparam \dec[2]~I .input_power_up = "low";
defparam \dec[2]~I .input_register_mode = "none";
defparam \dec[2]~I .input_sync_reset = "none";
defparam \dec[2]~I .oe_async_reset = "none";
defparam \dec[2]~I .oe_power_up = "low";
defparam \dec[2]~I .oe_register_mode = "none";
defparam \dec[2]~I .oe_sync_reset = "none";
defparam \dec[2]~I .operation_mode = "output";
defparam \dec[2]~I .output_async_reset = "none";
defparam \dec[2]~I .output_power_up = "low";
defparam \dec[2]~I .output_register_mode = "none";
defparam \dec[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dec[3]~I (
	.datain(!\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dec[3]));
// synopsys translate_off
defparam \dec[3]~I .input_async_reset = "none";
defparam \dec[3]~I .input_power_up = "low";
defparam \dec[3]~I .input_register_mode = "none";
defparam \dec[3]~I .input_sync_reset = "none";
defparam \dec[3]~I .oe_async_reset = "none";
defparam \dec[3]~I .oe_power_up = "low";
defparam \dec[3]~I .oe_register_mode = "none";
defparam \dec[3]~I .oe_sync_reset = "none";
defparam \dec[3]~I .operation_mode = "output";
defparam \dec[3]~I .output_async_reset = "none";
defparam \dec[3]~I .output_power_up = "low";
defparam \dec[3]~I .output_register_mode = "none";
defparam \dec[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bin[0]~I (
	.datain(\counter[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bin[0]));
// synopsys translate_off
defparam \bin[0]~I .input_async_reset = "none";
defparam \bin[0]~I .input_power_up = "low";
defparam \bin[0]~I .input_register_mode = "none";
defparam \bin[0]~I .input_sync_reset = "none";
defparam \bin[0]~I .oe_async_reset = "none";
defparam \bin[0]~I .oe_power_up = "low";
defparam \bin[0]~I .oe_register_mode = "none";
defparam \bin[0]~I .oe_sync_reset = "none";
defparam \bin[0]~I .operation_mode = "output";
defparam \bin[0]~I .output_async_reset = "none";
defparam \bin[0]~I .output_power_up = "low";
defparam \bin[0]~I .output_register_mode = "none";
defparam \bin[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bin[1]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[36]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bin[1]));
// synopsys translate_off
defparam \bin[1]~I .input_async_reset = "none";
defparam \bin[1]~I .input_power_up = "low";
defparam \bin[1]~I .input_register_mode = "none";
defparam \bin[1]~I .input_sync_reset = "none";
defparam \bin[1]~I .oe_async_reset = "none";
defparam \bin[1]~I .oe_power_up = "low";
defparam \bin[1]~I .oe_register_mode = "none";
defparam \bin[1]~I .oe_sync_reset = "none";
defparam \bin[1]~I .operation_mode = "output";
defparam \bin[1]~I .output_async_reset = "none";
defparam \bin[1]~I .output_power_up = "low";
defparam \bin[1]~I .output_register_mode = "none";
defparam \bin[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bin[2]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bin[2]));
// synopsys translate_off
defparam \bin[2]~I .input_async_reset = "none";
defparam \bin[2]~I .input_power_up = "low";
defparam \bin[2]~I .input_register_mode = "none";
defparam \bin[2]~I .input_sync_reset = "none";
defparam \bin[2]~I .oe_async_reset = "none";
defparam \bin[2]~I .oe_power_up = "low";
defparam \bin[2]~I .oe_register_mode = "none";
defparam \bin[2]~I .oe_sync_reset = "none";
defparam \bin[2]~I .operation_mode = "output";
defparam \bin[2]~I .output_async_reset = "none";
defparam \bin[2]~I .output_power_up = "low";
defparam \bin[2]~I .output_register_mode = "none";
defparam \bin[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bin[3]~I (
	.datain(\Mod0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bin[3]));
// synopsys translate_off
defparam \bin[3]~I .input_async_reset = "none";
defparam \bin[3]~I .input_power_up = "low";
defparam \bin[3]~I .input_register_mode = "none";
defparam \bin[3]~I .input_sync_reset = "none";
defparam \bin[3]~I .oe_async_reset = "none";
defparam \bin[3]~I .oe_power_up = "low";
defparam \bin[3]~I .oe_register_mode = "none";
defparam \bin[3]~I .oe_sync_reset = "none";
defparam \bin[3]~I .operation_mode = "output";
defparam \bin[3]~I .output_async_reset = "none";
defparam \bin[3]~I .output_power_up = "low";
defparam \bin[3]~I .output_register_mode = "none";
defparam \bin[3]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
