TimeQuest Timing Analyzer report for autitov2
Thu Nov 21 17:59:40 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inclk0'
 13. Slow 1200mV 85C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inclk0'
 15. Slow 1200mV 85C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'inclk0'
 30. Slow 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'inclk0'
 32. Slow 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'inclk0'
 46. Fast 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'inclk0'
 48. Fast 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; autitov2                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; inclk0                                                     ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                              ; { inclk0 }                                                     ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; inclk0 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 230.95 MHz ; 230.95 MHz      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 701.75 MHz ; 250.0 MHz       ; inclk0                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 15.968  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.670 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inclk0                                                     ; 0.358 ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.683   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.747 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inclk0'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.968 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.727      ;
; 15.971 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.724      ;
; 16.000 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.695      ;
; 16.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.692      ;
; 16.104 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.591      ;
; 16.107 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.588      ;
; 16.211 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.484      ;
; 16.216 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.479      ;
; 16.238 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.773      ; 5.450      ;
; 16.243 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.452      ;
; 16.248 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.447      ;
; 16.262 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.433      ;
; 16.264 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.773      ; 5.424      ;
; 16.265 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.430      ;
; 16.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.383      ;
; 16.315 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.380      ;
; 16.320 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.773      ; 5.368      ;
; 16.323 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.773      ; 5.365      ;
; 16.331 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.364      ;
; 16.334 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.361      ;
; 16.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.356      ;
; 16.340 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.355      ;
; 16.342 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.353      ;
; 16.343 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.352      ;
; 16.347 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.348      ;
; 16.352 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.343      ;
; 16.385 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.310      ;
; 16.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.307      ;
; 16.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.287      ;
; 16.433 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.261      ;
; 16.489 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.205      ;
; 16.492 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.202      ;
; 16.505 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.190      ;
; 16.510 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.185      ;
; 16.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.181      ;
; 16.539 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.155      ;
; 16.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.140      ;
; 16.560 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.135      ;
; 16.574 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.121      ;
; 16.574 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.121      ;
; 16.577 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.118      ;
; 16.579 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.116      ;
; 16.582 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.113      ;
; 16.583 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.112      ;
; 16.587 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.108      ;
; 16.588 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.107      ;
; 16.595 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.099      ;
; 16.598 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.096      ;
; 16.622 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.073      ;
; 16.625 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.070      ;
; 16.628 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.067      ;
; 16.633 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 5.062      ;
; 16.664 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.030      ;
; 16.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 5.004      ;
; 16.746 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.948      ;
; 16.749 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.945      ;
; 16.810 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.884      ;
; 16.817 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 4.878      ;
; 16.822 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 4.873      ;
; 16.836 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.858      ;
; 16.859 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.835      ;
; 16.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 4.830      ;
; 16.870 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.780      ; 4.825      ;
; 16.870 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.824      ;
; 16.885 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.809      ;
; 16.892 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.802      ;
; 16.895 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.799      ;
; 16.896 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.798      ;
; 16.899 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.795      ;
; 16.925 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.769      ;
; 16.941 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.753      ;
; 16.944 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.750      ;
; 16.947 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.747      ;
; 16.952 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.742      ;
; 16.955 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.739      ;
; 16.973 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.721      ;
; 16.981 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.713      ;
; 16.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.710      ;
; 17.029 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.665      ;
; 17.032 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.662      ;
; 17.113 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.581      ;
; 17.139 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.555      ;
; 17.157 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.537      ;
; 17.188 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.506      ;
; 17.195 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.499      ;
; 17.198 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.496      ;
; 17.244 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.450      ;
; 17.246 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.448      ;
; 17.247 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.447      ;
; 17.249 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.445      ;
; 17.460 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.234      ;
; 17.489 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.205      ;
; 17.494 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.200      ;
; 17.496 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.198      ;
; 17.551 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.143      ;
; 17.554 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.779      ; 4.140      ;
; 18.575 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 1.358      ;
; 18.616 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 1.317      ;
; 18.658 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 1.275      ;
; 18.662 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.062     ; 1.271      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                      ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 995.670 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.258      ;
; 995.670 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.258      ;
; 995.670 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.258      ;
; 995.670 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.258      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.255      ;
; 995.811 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.117      ;
; 995.811 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.117      ;
; 995.811 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.117      ;
; 995.811 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 4.117      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.813 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.114      ;
; 995.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 4.061      ;
; 995.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 4.061      ;
; 995.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 4.061      ;
; 995.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 4.061      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.868 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 4.059      ;
; 995.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.974      ;
; 995.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.974      ;
; 995.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.974      ;
; 995.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.974      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 995.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.971      ;
; 996.006 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.920      ;
; 996.006 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.920      ;
; 996.006 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.920      ;
; 996.006 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.920      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.009 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.918      ;
; 996.035 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.893      ;
; 996.035 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.893      ;
; 996.035 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.893      ;
; 996.035 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.893      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.037 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.890      ;
; 996.090 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.838      ;
; 996.090 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.838      ;
; 996.090 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.838      ;
; 996.090 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.067     ; 3.838      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.835      ;
; 996.149 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.777      ;
; 996.149 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.777      ;
; 996.149 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.777      ;
; 996.149 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.777      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.068     ; 3.775      ;
; 996.153 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.773      ;
; 996.153 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.773      ;
; 996.153 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.773      ;
; 996.153 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 3.773      ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inclk0'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.577      ;
; 0.573 ; avanzar:inst1|state.ocioso                                        ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.792      ;
; 0.656 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 0.875      ;
; 0.781 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 1.000      ;
; 0.818 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.061      ; 1.036      ;
; 0.823 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.061      ; 1.041      ;
; 0.893 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.061      ; 1.111      ;
; 0.940 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 1.159      ;
; 0.942 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.061      ; 1.160      ;
; 0.943 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.062      ; 1.162      ;
; 1.345 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.837      ;
; 1.345 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.837      ;
; 1.447 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.939      ;
; 1.450 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.942      ;
; 1.460 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.952      ;
; 1.498 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 3.990      ;
; 1.528 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.020      ;
; 1.564 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.056      ;
; 1.742 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.234      ;
; 1.745 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.237      ;
; 1.751 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.243      ;
; 1.765 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.257      ;
; 1.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.260      ;
; 1.771 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.263      ;
; 1.789 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.281      ;
; 1.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.295      ;
; 1.942 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.434      ;
; 1.944 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.436      ;
; 1.944 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.436      ;
; 1.945 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.437      ;
; 1.947 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.439      ;
; 1.947 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.439      ;
; 1.948 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.440      ;
; 1.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.442      ;
; 1.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.442      ;
; 1.951 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.444      ;
; 1.951 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.444      ;
; 1.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.448      ;
; 1.959 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.451      ;
; 1.959 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.451      ;
; 1.962 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.454      ;
; 1.962 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.454      ;
; 1.965 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.457      ;
; 1.965 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.458      ;
; 1.965 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.458      ;
; 1.966 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.458      ;
; 1.969 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.461      ;
; 1.972 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.464      ;
; 1.980 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.472      ;
; 1.982 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.474      ;
; 1.982 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.474      ;
; 1.994 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.486      ;
; 1.997 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.489      ;
; 2.004 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.496      ;
; 2.134 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.627      ;
; 2.137 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.629      ;
; 2.140 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.632      ;
; 2.141 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.634      ;
; 2.141 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.634      ;
; 2.143 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.635      ;
; 2.143 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.636      ;
; 2.143 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.636      ;
; 2.146 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.639      ;
; 2.146 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.639      ;
; 2.148 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.641      ;
; 2.154 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.647      ;
; 2.154 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.647      ;
; 2.167 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.660      ;
; 2.167 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.660      ;
; 2.170 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.663      ;
; 2.175 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.667      ;
; 2.182 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.675      ;
; 2.182 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.675      ;
; 2.184 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.677      ;
; 2.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.678      ;
; 2.189 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.681      ;
; 2.192 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.684      ;
; 2.224 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.265      ; 4.716      ;
; 2.324 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.817      ;
; 2.326 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.819      ;
; 2.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.822      ;
; 2.336 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.829      ;
; 2.336 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.829      ;
; 2.337 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.830      ;
; 2.340 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.833      ;
; 2.340 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.833      ;
; 2.350 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.843      ;
; 2.360 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.853      ;
; 2.362 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.855      ;
; 2.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.858      ;
; 2.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.858      ;
; 2.373 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.866      ;
; 2.386 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.879      ;
; 2.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.894      ;
; 2.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.900      ;
; 2.407 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 4.900      ;
; 2.519 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 5.012      ;
; 2.523 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 2.266      ; 5.016      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.387 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.392 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.399 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.408 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.478 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.481 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.510 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.729      ;
; 0.518 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.520 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.739      ;
; 0.524 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.527 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.746      ;
; 0.529 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.748      ;
; 0.531 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.534 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.539 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.757      ;
; 0.541 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.760      ;
; 0.543 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.762      ;
; 0.544 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.546 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.764      ;
; 0.546 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.764      ;
; 0.552 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.555 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.559 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.569 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.575 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.587 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.596 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.599 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.599 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.609 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.612 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.614 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.614 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.614 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.619 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.624 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.647 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.865      ;
; 0.663 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.881      ;
; 0.680 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.898      ;
; 0.681 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.900      ;
; 0.688 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.907      ;
; 0.689 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.908      ;
; 0.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.912      ;
; 0.697 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.915      ;
; 0.698 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.917      ;
; 0.709 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.928      ;
; 0.716 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.933      ;
; 0.719 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.722 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.940      ;
; 0.726 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.944      ;
; 0.726 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.944      ;
; 0.727 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.945      ;
; 0.729 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.948      ;
; 0.743 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.961      ;
; 0.752 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.970      ;
; 0.753 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.971      ;
; 0.757 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.975      ;
; 0.760 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.979      ;
; 0.783 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.002      ;
; 0.793 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.013      ;
; 0.794 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.012      ;
; 0.795 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.014      ;
; 0.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.015      ;
; 0.796 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.015      ;
; 0.824 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.832 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.845 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inclk0'                                                                                                    ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.749 ; 499.965      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 2.768 ; 3.195 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.520 ; 2.561 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 6.318 ; 6.755 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -2.472 ; -2.886 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.580 ; -1.611 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.726 ; -4.200 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 6.881 ; 6.967 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 6.881 ; 6.967 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.844 ; 6.917 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 6.844 ; 6.917 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 5.711 ; 5.636 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.605 ; 4.585 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.164 ; 4.181 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 6.649 ; 6.730 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 6.649 ; 6.730 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.613 ; 6.682 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 6.613 ; 6.682 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 4.671 ; 4.626 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.071 ; 4.050 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 3.646 ; 3.663 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 255.23 MHz ; 255.23 MHz      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 789.89 MHz ; 250.0 MHz       ; inclk0                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 16.406  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 996.082 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inclk0                                                     ; 0.312 ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.701   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.744 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inclk0'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.406 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 5.059      ;
; 16.411 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 5.054      ;
; 16.433 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 5.032      ;
; 16.438 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 5.027      ;
; 16.526 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.939      ;
; 16.531 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.934      ;
; 16.556 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.542      ; 4.901      ;
; 16.595 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.542      ; 4.862      ;
; 16.617 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.848      ;
; 16.620 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.542      ; 4.837      ;
; 16.624 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.542      ; 4.833      ;
; 16.631 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.834      ;
; 16.644 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.821      ;
; 16.658 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.807      ;
; 16.665 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.800      ;
; 16.670 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.795      ;
; 16.693 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.771      ;
; 16.713 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.752      ;
; 16.718 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.747      ;
; 16.731 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.734      ;
; 16.734 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.731      ;
; 16.736 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.729      ;
; 16.737 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.728      ;
; 16.738 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.726      ;
; 16.738 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.727      ;
; 16.739 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.726      ;
; 16.743 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.722      ;
; 16.751 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.714      ;
; 16.757 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.707      ;
; 16.761 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.703      ;
; 16.770 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.695      ;
; 16.778 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.687      ;
; 16.805 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.659      ;
; 16.832 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.632      ;
; 16.876 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.589      ;
; 16.890 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.575      ;
; 16.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.570      ;
; 16.897 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.567      ;
; 16.924 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.541      ;
; 16.938 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.527      ;
; 16.939 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.525      ;
; 16.942 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.523      ;
; 16.945 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.520      ;
; 16.945 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.520      ;
; 16.949 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.516      ;
; 16.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.515      ;
; 16.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.509      ;
; 16.959 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.506      ;
; 16.963 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.502      ;
; 16.966 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.498      ;
; 16.979 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.486      ;
; 16.982 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.483      ;
; 16.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.481      ;
; 16.991 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.474      ;
; 17.007 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.457      ;
; 17.011 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.453      ;
; 17.062 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.402      ;
; 17.069 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.395      ;
; 17.094 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.370      ;
; 17.110 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.354      ;
; 17.115 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.349      ;
; 17.115 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.349      ;
; 17.122 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.342      ;
; 17.126 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.338      ;
; 17.130 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.334      ;
; 17.133 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.331      ;
; 17.137 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.327      ;
; 17.149 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.315      ;
; 17.156 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.308      ;
; 17.156 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.309      ;
; 17.161 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.303      ;
; 17.170 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.295      ;
; 17.174 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.290      ;
; 17.178 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.286      ;
; 17.179 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.285      ;
; 17.183 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.281      ;
; 17.188 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.276      ;
; 17.191 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.274      ;
; 17.192 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.272      ;
; 17.193 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.550      ; 4.272      ;
; 17.287 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.177      ;
; 17.293 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.171      ;
; 17.333 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.131      ;
; 17.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.125      ;
; 17.351 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.113      ;
; 17.355 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.109      ;
; 17.357 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.107      ;
; 17.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 4.103      ;
; 17.543 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.921      ;
; 17.548 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.916      ;
; 17.571 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.893      ;
; 17.617 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.847      ;
; 17.635 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.829      ;
; 17.639 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.825      ;
; 17.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.710      ;
; 17.768 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.549      ; 3.696      ;
; 18.734 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.056     ; 1.205      ;
; 18.774 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.056     ; 1.165      ;
; 18.813 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 20.000       ; -0.055     ; 1.127      ;
; 18.817 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.055     ; 1.123      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 996.082 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.851      ;
; 996.082 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.851      ;
; 996.082 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.851      ;
; 996.082 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.851      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.086 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.847      ;
; 996.203 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.730      ;
; 996.203 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.730      ;
; 996.203 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.730      ;
; 996.203 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.730      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.207 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.726      ;
; 996.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.672      ;
; 996.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.672      ;
; 996.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.672      ;
; 996.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.672      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.662      ;
; 996.325 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.608      ;
; 996.325 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.608      ;
; 996.325 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.608      ;
; 996.325 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.608      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.329 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.604      ;
; 996.377 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.556      ;
; 996.377 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.556      ;
; 996.377 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.556      ;
; 996.377 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.556      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.552      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.551      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.551      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.551      ;
; 996.381 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.551      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.391 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.541      ;
; 996.451 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.482      ;
; 996.451 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.482      ;
; 996.451 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.482      ;
; 996.451 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.482      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.455 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.478      ;
; 996.503 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.429      ;
; 996.503 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.429      ;
; 996.503 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.429      ;
; 996.503 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.429      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.513 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 3.419      ;
; 996.532 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.401      ;
; 996.532 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.401      ;
; 996.532 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.401      ;
; 996.532 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.062     ; 3.401      ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inclk0'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.511      ;
; 0.514 ; avanzar:inst1|state.ocioso                                        ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.713      ;
; 0.586 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.785      ;
; 0.720 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 0.919      ;
; 0.756 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 0.954      ;
; 0.760 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 0.958      ;
; 0.823 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 1.021      ;
; 0.861 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 1.060      ;
; 0.864 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.055      ; 1.063      ;
; 0.866 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.054      ; 1.064      ;
; 1.317 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.510      ;
; 1.324 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.517      ;
; 1.346 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.539      ;
; 1.349 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.542      ;
; 1.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.581      ;
; 1.414 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.607      ;
; 1.486 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.679      ;
; 1.511 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.704      ;
; 1.609 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.802      ;
; 1.612 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.805      ;
; 1.651 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.844      ;
; 1.672 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.865      ;
; 1.675 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.868      ;
; 1.677 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.870      ;
; 1.714 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.907      ;
; 1.740 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.933      ;
; 1.792 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.985      ;
; 1.795 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.988      ;
; 1.797 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.990      ;
; 1.800 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 3.993      ;
; 1.834 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.027      ;
; 1.839 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.032      ;
; 1.854 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.047      ;
; 1.857 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.050      ;
; 1.858 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.052      ;
; 1.860 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.053      ;
; 1.860 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.053      ;
; 1.861 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.055      ;
; 1.863 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.056      ;
; 1.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.058      ;
; 1.877 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.070      ;
; 1.880 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.073      ;
; 1.888 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.081      ;
; 1.891 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.084      ;
; 1.892 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.085      ;
; 1.896 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.089      ;
; 1.901 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.095      ;
; 1.902 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.095      ;
; 1.908 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.102      ;
; 1.912 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.105      ;
; 1.919 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.112      ;
; 1.922 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.115      ;
; 1.928 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.121      ;
; 1.939 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.132      ;
; 2.028 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.222      ;
; 2.031 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.225      ;
; 2.034 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.228      ;
; 2.050 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.244      ;
; 2.053 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.247      ;
; 2.053 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.246      ;
; 2.056 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.249      ;
; 2.057 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.251      ;
; 2.061 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.255      ;
; 2.064 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.258      ;
; 2.066 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.259      ;
; 2.067 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.261      ;
; 2.068 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.262      ;
; 2.070 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.264      ;
; 2.071 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.264      ;
; 2.074 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.267      ;
; 2.074 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.268      ;
; 2.076 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.270      ;
; 2.093 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.286      ;
; 2.095 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.289      ;
; 2.096 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.290      ;
; 2.103 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.297      ;
; 2.107 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.300      ;
; 2.134 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.979      ; 4.327      ;
; 2.204 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.398      ;
; 2.226 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.420      ;
; 2.226 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.420      ;
; 2.228 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.422      ;
; 2.230 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.424      ;
; 2.231 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.425      ;
; 2.235 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.429      ;
; 2.236 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.430      ;
; 2.238 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.432      ;
; 2.243 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.437      ;
; 2.251 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.445      ;
; 2.255 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.449      ;
; 2.261 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.455      ;
; 2.265 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.459      ;
; 2.270 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.464      ;
; 2.290 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.484      ;
; 2.295 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.489      ;
; 2.302 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.496      ;
; 2.397 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.591      ;
; 2.400 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.980      ; 4.594      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.340 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.346 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.356 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.555      ;
; 0.359 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.558      ;
; 0.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.364 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.367 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.565      ;
; 0.431 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.434 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.458 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.657      ;
; 0.467 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.469 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.474 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.476 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.674      ;
; 0.480 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.678      ;
; 0.488 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.687      ;
; 0.489 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.689      ;
; 0.491 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.495 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.499 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.707      ;
; 0.512 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.517 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.529 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.535 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.537 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.547 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.746      ;
; 0.548 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.549 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.748      ;
; 0.550 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.749      ;
; 0.551 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.750      ;
; 0.559 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.566 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.765      ;
; 0.594 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.793      ;
; 0.604 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.803      ;
; 0.619 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.818      ;
; 0.620 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.819      ;
; 0.624 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.822      ;
; 0.626 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.632 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.831      ;
; 0.635 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.834      ;
; 0.640 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.839      ;
; 0.647 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.846      ;
; 0.657 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.659 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.857      ;
; 0.663 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.862      ;
; 0.663 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.862      ;
; 0.664 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.863      ;
; 0.665 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.864      ;
; 0.667 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.865      ;
; 0.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.889      ;
; 0.693 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.892      ;
; 0.698 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.896      ;
; 0.701 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.899      ;
; 0.702 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.901      ;
; 0.711 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.909      ;
; 0.712 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.911      ;
; 0.712 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.911      ;
; 0.713 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.714 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.913      ;
; 0.735 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.934      ;
; 0.745 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.701  ; 9.885        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.899  ; 10.115       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.746 ; 499.962      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 2.434 ; 2.734 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.225 ; 2.309 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 5.545 ; 5.900 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -2.171 ; -2.462 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.381 ; -1.450 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -3.239 ; -3.579 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 6.201 ; 6.206 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 6.201 ; 6.206 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.178 ; 6.175 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 6.178 ; 6.175 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 5.139 ; 5.150 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.200 ; 4.162 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 3.790 ; 3.799 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 5.979 ; 5.983 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 5.979 ; 5.983 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 5.957 ; 5.953 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 5.957 ; 5.953 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 4.207 ; 4.221 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 3.712 ; 3.675 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 3.317 ; 3.326 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 17.527  ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 997.601 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; inclk0                                                     ; 0.186 ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; inclk0                                                     ; 9.445   ; 0.000         ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 499.781 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inclk0'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.527 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.436      ;
; 17.530 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.433      ;
; 17.545 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.418      ;
; 17.548 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.415      ;
; 17.598 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.365      ;
; 17.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.362      ;
; 17.665 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.298      ;
; 17.667 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.296      ;
; 17.676 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.050      ; 3.281      ;
; 17.683 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.280      ;
; 17.685 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.278      ;
; 17.691 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.272      ;
; 17.692 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.050      ; 3.265      ;
; 17.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.269      ;
; 17.714 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.050      ; 3.243      ;
; 17.715 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.248      ;
; 17.718 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.050      ; 3.239      ;
; 17.718 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.245      ;
; 17.727 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.236      ;
; 17.729 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.234      ;
; 17.730 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.233      ;
; 17.732 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.231      ;
; 17.734 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.229      ;
; 17.736 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.227      ;
; 17.737 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.226      ;
; 17.738 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.225      ;
; 17.755 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.208      ;
; 17.758 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.205      ;
; 17.791 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.171      ;
; 17.807 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.155      ;
; 17.829 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.134      ;
; 17.829 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.133      ;
; 17.831 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.132      ;
; 17.833 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.129      ;
; 17.853 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.110      ;
; 17.855 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.108      ;
; 17.856 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.106      ;
; 17.863 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.100      ;
; 17.865 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.098      ;
; 17.866 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.097      ;
; 17.867 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.096      ;
; 17.867 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.096      ;
; 17.869 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.094      ;
; 17.872 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.091      ;
; 17.872 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.090      ;
; 17.874 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.089      ;
; 17.886 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.077      ;
; 17.889 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.074      ;
; 17.893 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.070      ;
; 17.894 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.068      ;
; 17.895 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 3.068      ;
; 17.898 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.064      ;
; 17.941 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.021      ;
; 17.957 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 3.005      ;
; 17.979 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.983      ;
; 17.983 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.979      ;
; 18.001 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 2.962      ;
; 18.003 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 2.960      ;
; 18.023 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.939      ;
; 18.024 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 2.939      ;
; 18.026 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.056      ; 2.937      ;
; 18.039 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.923      ;
; 18.047 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.915      ;
; 18.057 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.905      ;
; 18.061 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.901      ;
; 18.063 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.899      ;
; 18.065 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.897      ;
; 18.073 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.889      ;
; 18.076 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.886      ;
; 18.085 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.877      ;
; 18.089 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.873      ;
; 18.092 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.870      ;
; 18.095 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.867      ;
; 18.097 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.865      ;
; 18.099 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.863      ;
; 18.113 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.849      ;
; 18.114 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.848      ;
; 18.118 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.844      ;
; 18.135 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.827      ;
; 18.139 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.823      ;
; 18.196 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.766      ;
; 18.212 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.750      ;
; 18.218 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.744      ;
; 18.234 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.728      ;
; 18.234 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.728      ;
; 18.238 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.724      ;
; 18.248 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.714      ;
; 18.251 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.711      ;
; 18.256 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.706      ;
; 18.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.702      ;
; 18.386 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.576      ;
; 18.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.574      ;
; 18.388 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.574      ;
; 18.404 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.558      ;
; 18.426 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.536      ;
; 18.430 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 20.000       ; 1.055      ; 2.532      ;
; 19.183 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.037     ; 0.767      ;
; 19.210 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 20.000       ; -0.037     ; 0.740      ;
; 19.236 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 20.000       ; -0.037     ; 0.714      ;
; 19.240 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 20.000       ; -0.037     ; 0.710      ;
+--------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                              ; To Node                                                                                                  ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 997.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.345      ;
; 997.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.345      ;
; 997.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.345      ;
; 997.601 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.345      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.607 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.338      ;
; 997.684 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.262      ;
; 997.684 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.262      ;
; 997.684 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.262      ;
; 997.684 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.262      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.255      ;
; 997.699 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.245      ;
; 997.699 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.245      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.704 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.241      ;
; 997.741 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.205      ;
; 997.741 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.205      ;
; 997.741 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.205      ;
; 997.741 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.205      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.747 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.198      ;
; 997.766 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.180      ;
; 997.766 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.180      ;
; 997.766 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.180      ;
; 997.766 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.180      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.772 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.173      ;
; 997.781 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.163      ;
; 997.781 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.163      ;
; 997.781 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.163      ;
; 997.781 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.163      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.787 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.158      ;
; 997.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.141      ;
; 997.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.141      ;
; 997.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.141      ;
; 997.803 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.141      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.816 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.129      ;
; 997.824 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.122      ;
; 997.824 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.122      ;
; 997.824 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.122      ;
; 997.824 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.122      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.830 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 2.115      ;
; 997.838 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.108      ;
; 997.838 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.108      ;
; 997.838 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.108      ;
; 997.838 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.041     ; 2.108      ;
+---------+--------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inclk0'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                          ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.307      ;
; 0.307 ; avanzar:inst1|state.ocioso                                        ; avanzar:inst1|state.Avanzar      ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.428      ;
; 0.349 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.470      ;
; 0.409 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|state.ocioso       ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.530      ;
; 0.430 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.550      ;
; 0.435 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.555      ;
; 0.471 ; avanzar:inst1|state.CORRECION_I                                   ; avanzar:inst1|SALIDA_I[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.591      ;
; 0.486 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECCION_D ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.607      ;
; 0.490 ; avanzar:inst1|state.Avanzar                                       ; avanzar:inst1|state.CORRECION_I  ; inclk0                                                     ; inclk0      ; 0.000        ; 0.037      ; 0.611      ;
; 0.495 ; avanzar:inst1|state.CORRECCION_D                                  ; avanzar:inst1|SALIDA_D[0]        ; inclk0                                                     ; inclk0      ; 0.000        ; 0.036      ; 0.615      ;
; 0.690 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.194      ;
; 0.694 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.198      ;
; 0.698 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.202      ;
; 0.708 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.212      ;
; 0.710 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.214      ;
; 0.712 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.216      ;
; 0.811 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.315      ;
; 0.832 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.336      ;
; 0.842 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.346      ;
; 0.846 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.350      ;
; 0.848 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.352      ;
; 0.850 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.354      ;
; 0.852 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.356      ;
; 0.856 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.360      ;
; 0.864 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.368      ;
; 0.870 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.374      ;
; 0.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.454      ;
; 0.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.454      ;
; 0.950 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.454      ;
; 0.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.458      ;
; 0.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.458      ;
; 0.954 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.458      ;
; 0.956 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.460      ;
; 0.958 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.462      ;
; 0.958 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.462      ;
; 0.958 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.462      ;
; 0.958 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.462      ;
; 0.960 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.464      ;
; 0.962 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.466      ;
; 0.962 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.466      ;
; 0.964 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.468      ;
; 0.966 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.470      ;
; 0.966 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.470      ;
; 0.970 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.474      ;
; 0.972 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.476      ;
; 0.972 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.476      ;
; 0.972 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.476      ;
; 0.978 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.482      ;
; 0.980 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.484      ;
; 0.984 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.488      ;
; 1.024 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.529      ;
; 1.026 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.531      ;
; 1.031 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.536      ;
; 1.033 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.538      ;
; 1.058 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.562      ;
; 1.062 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.566      ;
; 1.066 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.570      ;
; 1.080 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.584      ;
; 1.085 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.589      ;
; 1.089 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.593      ;
; 1.093 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.597      ;
; 1.107 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.350      ; 2.611      ;
; 1.127 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.632      ;
; 1.130 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.635      ;
; 1.131 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.636      ;
; 1.132 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.637      ;
; 1.133 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.638      ;
; 1.133 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.638      ;
; 1.134 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.639      ;
; 1.135 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.640      ;
; 1.136 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.641      ;
; 1.138 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.643      ;
; 1.142 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.647      ;
; 1.144 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.649      ;
; 1.148 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.653      ;
; 1.150 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.655      ;
; 1.152 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.657      ;
; 1.155 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.660      ;
; 1.233 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.738      ;
; 1.234 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.739      ;
; 1.236 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.741      ;
; 1.239 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.744      ;
; 1.239 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.744      ;
; 1.241 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.746      ;
; 1.243 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.748      ;
; 1.245 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.750      ;
; 1.245 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.750      ;
; 1.253 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.ocioso       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.758      ;
; 1.254 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.759      ;
; 1.255 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.760      ;
; 1.257 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.762      ;
; 1.260 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.765      ;
; 1.266 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.771      ;
; 1.274 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10] ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.779      ;
; 1.276 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.CORRECION_I  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.781      ;
; 1.278 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11] ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.351      ; 2.783      ;
; 1.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.Avanzar      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.782      ;
; 1.288 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]  ; avanzar:inst1|state.CORRECCION_D ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0      ; 0.000        ; 1.344      ; 2.786      ;
+-------+-------------------------------------------------------------------+----------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                          ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.252 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.267 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.290 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.294 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.339 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.351 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.358 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.365 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.367 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.369 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.372 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.372 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.374 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.378 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.393 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.513      ;
; 0.397 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.518      ;
; 0.401 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.521      ;
; 0.402 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.522      ;
; 0.404 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.410 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.531      ;
; 0.411 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.532      ;
; 0.411 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.532      ;
; 0.412 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.533      ;
; 0.412 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.533      ;
; 0.413 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.534      ;
; 0.413 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.533      ;
; 0.425 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.440 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.440 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.446 ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inclk0'                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inclk0 ; Rise       ; inclk0~input|i                                                       ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|inclk[0]                                         ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~inputclkctrl|outclk                                           ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.Avanzar|clk                                              ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECCION_D|clk                                         ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.CORRECION_I|clk                                          ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|state.ocioso|clk                                               ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_D[0]|clk                                                ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst1|SALIDA_I[0]|clk                                                ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inclk0~input|o                                                       ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; inclk0 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; inclk0 ; Rise       ; inclk0                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_D[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|SALIDA_I[0]                                            ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.Avanzar                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECCION_D                                     ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.CORRECION_I                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; inclk0 ; Rise       ; avanzar:inst1|state.ocioso                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.781 ; 499.997      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.816 ; 500.000      ; 0.184          ; Low Pulse Width  ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; esqumaticoADC:inst|adc:b2v_inst|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 1.559 ; 2.175 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 1.551 ; 1.777 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 3.681 ; 4.248 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -1.386 ; -1.993 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.001 ; -1.249 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.170 ; -2.795 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 4.023 ; 4.179 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 4.023 ; 4.179 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 3.953 ; 4.110 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 3.953 ; 4.110 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 3.406 ; 3.214 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.651 ; 2.766 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.495 ; 2.416 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 3.885 ; 4.034 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 3.885 ; 4.034 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 3.817 ; 3.968 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 3.817 ; 3.968 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 2.787 ; 2.634 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.330 ; 2.440 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.179 ; 2.103 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 15.968  ; 0.186 ; N/A      ; N/A     ; 9.445               ;
;  inclk0                                                     ; 15.968  ; 0.186 ; N/A      ; N/A     ; 9.445               ;
;  inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 995.670 ; 0.186 ; N/A      ; N/A     ; 499.744             ;
; Design-wide TNS                                             ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inclk0                                                     ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; 2.768 ; 3.195 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; 2.520 ; 2.561 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; 6.318 ; 6.755 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+
; areset    ; inclk0     ; -1.386 ; -1.993 ; Rise       ; inclk0                                                     ;
; ADC_DOUT  ; inclk0     ; -1.001 ; -1.249 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; areset    ; inclk0     ; -2.170 ; -2.795 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 6.881 ; 6.967 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 6.881 ; 6.967 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 6.844 ; 6.917 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 6.844 ; 6.917 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 5.711 ; 5.636 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 4.605 ; 4.585 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 4.164 ; 4.181 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+
; salida_d[*]  ; inclk0     ; 3.885 ; 4.034 ; Rise       ; inclk0                                                     ;
;  salida_d[0] ; inclk0     ; 3.885 ; 4.034 ; Rise       ; inclk0                                                     ;
; salida_i[*]  ; inclk0     ; 3.817 ; 3.968 ; Rise       ; inclk0                                                     ;
;  salida_i[0] ; inclk0     ; 3.817 ; 3.968 ; Rise       ; inclk0                                                     ;
; ADC_CS_N     ; inclk0     ; 2.787 ; 2.634 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DIN      ; inclk0     ; 2.330 ; 2.440 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_SCLK     ; inclk0     ; 2.179 ; 2.103 ; Rise       ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_d[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; salida_i[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inclk0                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; salida_d[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; salida_i[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; inclk0                                                     ; inclk0                                                     ; 12       ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0                                                     ; 104      ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; inclk0                                                     ; inclk0                                                     ; 12       ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inclk0                                                     ; 104      ; 0        ; 0        ; 0        ;
; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 980      ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 17:59:35 2024
Info: Command: quartus_sta autitov2 -c autitov2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'autitov2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name inclk0 inclk0
    Info (332110): create_generated_clock -source {inst|b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]} {inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.968
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.968         0.000 inclk0 
    Info (332119):   995.670         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 inclk0 
    Info (332119):     0.358         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.683
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.683         0.000 inclk0 
    Info (332119):   499.747         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.406
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.406         0.000 inclk0 
    Info (332119):   996.082         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 inclk0 
    Info (332119):     0.312         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.701         0.000 inclk0 
    Info (332119):   499.744         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.527         0.000 inclk0 
    Info (332119):   997.601         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 inclk0 
    Info (332119):     0.186         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.445         0.000 inclk0 
    Info (332119):   499.781         0.000 inst|b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4609 megabytes
    Info: Processing ended: Thu Nov 21 17:59:40 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


