

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Sat May 31 09:38:47 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |       19|       19|        17|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i1"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln36 = icmp_eq  i3 %i_3, i3 4" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 24 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln36 = add i3 %i_3, i3 1" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 26 'add' 'add_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.split.i, void %for.inc48.preheader.exitStub" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.96ns)   --->   "%xor_ln38 = xor i3 %i_3, i3 4" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 28 'xor' 'xor_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %xor_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 29 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 30 'getelementptr' 'p_y_M_value' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_y_M_value_2 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 31 'getelementptr' 'p_y_M_value_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 32 'load' 'p_t' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%p_t_1 = load i3 %p_y_M_value_2"   --->   Operation 33 'load' 'p_t_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln36 = store i3 %add_ln36, i3 %i" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 34 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i3 %i_3" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 35 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%p_r_M_value = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 1, i32 0.707107, i32 0, i32 -0.707107, i2 %trunc_ln38"   --->   Operation 36 'mux' 'p_r_M_value' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%p_r_M_value_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0, i32 -0.707107, i32 -1, i32 -0.707107, i2 %trunc_ln38"   --->   Operation 37 'mux' 'p_r_M_value_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 38 'load' 'p_t' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%p_t_1 = load i3 %p_y_M_value_2"   --->   Operation 39 'load' 'p_t_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 40 [4/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 40 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [4/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 41 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [4/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 42 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [4/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 43 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 44 [3/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 44 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [3/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 45 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [3/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 46 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 47 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 48 [2/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 48 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 49 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 50 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 51 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 52 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 53 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 54 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 55 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 56 [5/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 56 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [5/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 57 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 58 [4/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 58 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [4/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 59 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [3/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 60 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [3/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 61 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %i_3" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 63 'getelementptr' 'p_x_M_value' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_x_M_value_1 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 64 'getelementptr' 'p_x_M_value_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 65 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [2/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 66 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [2/2] (2.32ns)   --->   "%p_r_M_value_4 = load i3 %p_x_M_value"   --->   Operation 67 'load' 'p_r_M_value_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 68 [2/2] (2.32ns)   --->   "%p_r_M_value_5 = load i3 %p_x_M_value_1"   --->   Operation 68 'load' 'p_r_M_value_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 69 [1/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 69 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 70 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/2] (2.32ns)   --->   "%p_r_M_value_4 = load i3 %p_x_M_value"   --->   Operation 71 'load' 'p_r_M_value_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 72 [1/2] (2.32ns)   --->   "%p_r_M_value_5 = load i3 %p_x_M_value_1"   --->   Operation 72 'load' 'p_r_M_value_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 73 [5/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 73 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [5/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 74 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [5/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 75 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [5/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 76 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 77 [4/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 77 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [4/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 78 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [4/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 79 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [4/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 80 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 81 [3/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 81 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [3/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 82 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [3/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 83 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [3/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 84 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 85 [2/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 85 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [2/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 86 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [2/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 87 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [2/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 88 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 89 [1/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 89 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 90 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 91 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 92 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:37->../../src/fft_8pt.cpp:69]   --->   Operation 93 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 94 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%FFT_output_0_addr = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 95 'getelementptr' 'FFT_output_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%FFT_output_1_addr = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 96 'getelementptr' 'FFT_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln38 = store i32 %p_r_M_value_6, i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 97 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln38 = store i32 %p_r_M_value_7, i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 98 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_output_0_addr_1 = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 99 'getelementptr' 'FFT_output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_output_1_addr_1 = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 100 'getelementptr' 'FFT_output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %p_r_M_value_8, i3 %FFT_output_0_addr_1" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 101 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %p_r_M_value_9, i3 %FFT_output_1_addr_1" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 102 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i1" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 103 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.29ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69) on local variable 'i' [9]  (0 ns)
	'xor' operation ('xor_ln38', ../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69) [21]  (0.965 ns)
	'getelementptr' operation ('__y._M_value', ../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69) [23]  (0 ns)
	'load' operation ('__t') on array 'temp2_0' [27]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('__t') on array 'temp2_0' [27]  (2.32 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i_i') [29]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i_i') [29]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i_i') [29]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_ac_i_i_i') [29]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [33]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [33]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [33]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [33]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('__r._M_value') [33]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [37]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [37]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [37]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [37]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('__r._M_value') [37]  (7.26 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('FFT_output_0_addr', ../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69) [39]  (0 ns)
	'store' operation ('store_ln38', ../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69) of variable '__r._M_value' on array 'FFT_output_0' [41]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
