// Seed: 1613636527
module module_0 #(
    parameter id_2 = 32'd0
);
  logic id_1 = {1{id_1}} | 1;
  wire _id_2;
  bit [id_2 : ""] id_3;
  initial begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  specify
    (id_10 => id_11) = (-1 / -1  : id_11  : ~id_10, id_6  : -1'h0 : 1);
    specparam id_12 = -1;
  endspecify
endmodule
