TimeQuest Timing Analyzer report for 2DWPU
Wed May 09 10:33:50 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'LTM_TOP:LCDcontroller|div'
 14. Slow 1200mV 85C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 18. Slow 1200mV 85C Model Hold: 'LTM_TOP:LCDcontroller|div'
 19. Slow 1200mV 85C Model Recovery: 'LTM_TOP:LCDcontroller|div'
 20. Slow 1200mV 85C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 23. Slow 1200mV 85C Model Removal: 'LTM_TOP:LCDcontroller|div'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 48. Slow 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|div'
 49. Slow 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 51. Slow 1200mV 0C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 53. Slow 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|div'
 54. Slow 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|div'
 55. Slow 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 56. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 57. Slow 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 58. Slow 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|div'
 59. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 81. Fast 1200mV 0C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|div'
 83. Fast 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 84. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 85. Fast 1200mV 0C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 87. Fast 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|div'
 88. Fast 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|div'
 89. Fast 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 90. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 91. Fast 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 92. Fast 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|div'
 93. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'
 98. Setup Times
 99. Hold Times
100. Clock to Output Times
101. Minimum Clock to Output Times
102. Propagation Delay
103. Minimum Propagation Delay
104. Output Enable Times
105. Minimum Output Enable Times
106. Output Disable Times
107. Minimum Output Disable Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Progagation Delay
115. Minimum Progagation Delay
116. Board Trace Model Assignments
117. Input Transition Times
118. Signal Integrity Metrics (Slow 1200mv 0c Model)
119. Signal Integrity Metrics (Slow 1200mv 85c Model)
120. Signal Integrity Metrics (Fast 1200mv 0c Model)
121. Setup Transfers
122. Hold Transfers
123. Recovery Transfers
124. Removal Transfers
125. Report TCCS
126. Report RSKM
127. Unconstrained Paths
128. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; 2DWPU                                                           ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------------------------------+
; CLOCK_50                                                                     ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                                                     ;
; LTM_TOP:LCDcontroller|div                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { LTM_TOP:LCDcontroller|div }                                                    ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK } ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; Generated ; 66.666 ; 15.0 MHz   ; 0.000 ; 33.333 ; 50.00      ; 10        ; 3           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLLclock|altpll_component|auto_generated|pll1|inclk[0] ; { PLLclock|altpll_component|auto_generated|pll1|clk[0] }                         ;
+------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 7.52 MHz   ; 7.52 MHz        ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;      ;
; 120.5 MHz  ; 120.5 MHz       ; CLOCK_50                                                                     ;      ;
; 229.04 MHz ; 229.04 MHz      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;      ;
; 289.27 MHz ; 289.27 MHz      ; LTM_TOP:LCDcontroller|div                                                    ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; -66.240 ; -20787.118    ;
; CLOCK_50                                                                     ; -16.658 ; -1130.836     ;
; LTM_TOP:LCDcontroller|div                                                    ; -5.946  ; -82.127       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.367  ; -78.134       ;
+------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; -0.065 ; -0.065        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 0.289  ; 0.000         ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.407  ; 0.000         ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.557  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; -0.634 ; -28.615       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.252 ; -2.173        ;
; CLOCK_50                                                                     ; 14.749 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.179 ; 0.000         ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.836 ; 0.000         ;
; CLOCK_50                                                                     ; 1.763 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; -1.285 ; -68.105       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.285 ; -48.830       ;
; CLOCK_50                                                                     ; 9.565  ; 0.000         ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 32.981 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -66.240 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.118     ; 132.776    ;
; -66.190 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.106     ; 132.738    ;
; -66.089 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.099     ; 132.644    ;
; -66.047 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.081     ; 132.620    ;
; -66.013 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 132.598    ;
; -65.901 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.112     ; 132.443    ;
; -65.869 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.112     ; 132.411    ;
; -65.824 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 132.398    ;
; -65.800 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.105     ; 132.349    ;
; -65.676 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.075     ; 132.255    ;
; -65.642 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.063     ; 132.233    ;
; -65.535 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.086     ; 132.103    ;
; -65.458 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.078     ; 132.034    ;
; -65.444 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[13]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.095     ; 132.003    ;
; -65.406 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.048     ; 132.012    ;
; -65.360 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.034     ; 131.980    ;
; -65.320 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.112     ; 131.862    ;
; -65.290 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.040     ; 131.904    ;
; -65.273 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.095     ; 131.832    ;
; -65.245 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.041     ; 131.858    ;
; -65.244 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.026     ; 131.872    ;
; -65.237 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 131.811    ;
; -65.211 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.048     ; 131.817    ;
; -65.199 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.027     ; 131.826    ;
; -65.165 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.034     ; 131.785    ;
; -65.155 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[13]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.101     ; 131.708    ;
; -65.147 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.107     ; 131.694    ;
; -65.136 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.123     ; 131.667    ;
; -65.112 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.050     ; 131.716    ;
; -65.105 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.075     ; 131.684    ;
; -65.087 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.072     ; 131.669    ;
; -65.079 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[5]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 131.636    ;
; -65.066 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.036     ; 131.684    ;
; -65.055 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.075     ; 131.634    ;
; -65.046 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.100     ; 131.600    ;
; -64.984 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.101     ; 131.537    ;
; -64.951 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.049     ; 131.556    ;
; -64.949 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.106     ; 131.497    ;
; -64.943 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.086     ; 131.511    ;
; -64.939 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 131.554    ;
; -64.936 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[31] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.073     ; 131.517    ;
; -64.932 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.075     ; 131.511    ;
; -64.909 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.074     ; 131.489    ;
; -64.905 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.035     ; 131.524    ;
; -64.893 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 131.522    ;
; -64.891 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.047     ; 131.498    ;
; -64.876 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.048     ; 131.482    ;
; -64.873 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[6]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.083     ; 131.444    ;
; -64.866 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.074     ; 131.446    ;
; -64.864 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[4]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 131.421    ;
; -64.854 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.046     ; 131.462    ;
; -64.845 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.033     ; 131.466    ;
; -64.830 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.034     ; 131.450    ;
; -64.808 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.032     ; 131.430    ;
; -64.790 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[5]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 131.341    ;
; -64.788 ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.030     ; 131.412    ;
; -64.786 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.046     ; 131.394    ;
; -64.781 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.081     ; 131.354    ;
; -64.770 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.070     ; 131.354    ;
; -64.740 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.032     ; 131.362    ;
; -64.734 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 131.319    ;
; -64.718 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.048     ; 131.324    ;
; -64.708 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[9]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.094     ; 131.268    ;
; -64.692 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.050     ; 131.296    ;
; -64.689 ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.044     ; 131.299    ;
; -64.686 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.119     ; 131.221    ;
; -64.684 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 131.269    ;
; -64.681 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[17] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.048     ; 131.287    ;
; -64.672 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.034     ; 131.292    ;
; -64.672 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[4]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.112     ; 131.214    ;
; -64.668 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.117     ; 131.205    ;
; -64.666 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[10]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 131.223    ;
; -64.646 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.036     ; 131.264    ;
; -64.635 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[17] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.034     ; 131.255    ;
; -64.631 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[3]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.101     ; 131.184    ;
; -64.599 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.077     ; 131.176    ;
; -64.590 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 131.164    ;
; -64.584 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[6]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.089     ; 131.149    ;
; -64.583 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.101     ; 131.136    ;
; -64.582 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.118     ; 131.118    ;
; -64.575 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[4]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 131.126    ;
; -64.571 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[9]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 131.145    ;
; -64.565 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[31] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.067     ; 131.152    ;
; -64.561 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 131.146    ;
; -64.536 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[2]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.090     ; 131.100    ;
; -64.531 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[27]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.111     ; 131.074    ;
; -64.528 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.118     ; 131.064    ;
; -64.528 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[19]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 131.085    ;
; -64.524 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[14]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.117     ; 131.061    ;
; -64.510 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.098     ; 131.066    ;
; -64.499 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.104     ; 131.049    ;
; -64.493 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.082     ; 131.065    ;
; -64.487 ; WPU_2DWPU:Processor|Core2DWPU:Core0|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.125     ; 131.016    ;
; -64.482 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.094     ; 131.042    ;
; -64.477 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.095     ; 131.036    ;
; -64.470 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[9]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.073     ; 131.051    ;
; -64.465 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.092     ; 131.027    ;
; -64.459 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.070     ; 131.043    ;
; -64.448 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 131.063    ;
; -64.437 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[2]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 131.011    ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                                                                                                            ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -16.658 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 16.642     ;
; -16.580 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.049     ; 16.559     ;
; -16.546 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 16.530     ;
; -16.464 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.048     ; 16.444     ;
; -16.388 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.043     ; 16.373     ;
; -16.368 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 16.352     ;
; -16.309 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 16.305     ;
; -16.306 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.048     ; 16.286     ;
; -16.275 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 16.276     ;
; -16.243 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 16.227     ;
; -16.231 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.037     ; 16.222     ;
; -16.204 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 16.188     ;
; -16.197 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 16.193     ;
; -16.197 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 16.193     ;
; -16.163 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 16.164     ;
; -16.115 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.036     ; 16.107     ;
; -16.081 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.031     ; 16.078     ;
; -16.039 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.031     ; 16.036     ;
; -16.019 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 16.015     ;
; -16.005 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.026     ; 16.007     ;
; -15.995 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.049     ; 15.974     ;
; -15.985 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 15.986     ;
; -15.957 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.036     ; 15.949     ;
; -15.923 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.031     ; 15.920     ;
; -15.901 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.049     ; 15.880     ;
; -15.894 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.890     ;
; -15.891 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.048     ; 15.871     ;
; -15.860 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 15.861     ;
; -15.855 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.851     ;
; -15.821 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 15.822     ;
; -15.797 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.049     ; 15.776     ;
; -15.659 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 15.643     ;
; -15.646 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.037     ; 15.637     ;
; -15.612 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.608     ;
; -15.589 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 15.573     ;
; -15.552 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.037     ; 15.543     ;
; -15.549 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.008     ; 15.569     ;
; -15.542 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.036     ; 15.534     ;
; -15.523 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.000     ; 15.551     ;
; -15.518 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.514     ;
; -15.508 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.031     ; 15.505     ;
; -15.489 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.003     ; 15.514     ;
; -15.475 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.013     ; 15.490     ;
; -15.471 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.013     ; 15.486     ;
; -15.470 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 15.454     ;
; -15.448 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.037     ; 15.439     ;
; -15.445 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.005     ; 15.468     ;
; -15.437 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.008     ; 15.457     ;
; -15.430 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.995     ; 15.463     ;
; -15.427 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.993     ; 15.462     ;
; -15.414 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.410     ;
; -15.411 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.000     ; 15.439     ;
; -15.411 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.008     ; 15.431     ;
; -15.397 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.018     ; 15.407     ;
; -15.396 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.991     ; 15.433     ;
; -15.379 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.988     ; 15.419     ;
; -15.377 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.003     ; 15.402     ;
; -15.365 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.990     ; 15.403     ;
; -15.363 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.013     ; 15.378     ;
; -15.357 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.049     ; 15.336     ;
; -15.355 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.012     ; 15.371     ;
; -15.352 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.000     ; 15.380     ;
; -15.349 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.998     ; 15.379     ;
; -15.329 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.004     ; 15.353     ;
; -15.320 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.020     ; 15.328     ;
; -15.318 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.995     ; 15.351     ;
; -15.318 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.996     ; 15.350     ;
; -15.315 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.993     ; 15.350     ;
; -15.310 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.997     ; 15.341     ;
; -15.310 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.306     ;
; -15.301 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.993     ; 15.336     ;
; -15.295 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.007     ; 15.316     ;
; -15.293 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.044     ; 15.277     ;
; -15.287 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.995     ; 15.320     ;
; -15.284 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.991     ; 15.321     ;
; -15.281 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.017     ; 15.292     ;
; -15.279 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.007     ; 15.300     ;
; -15.276 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 15.277     ;
; -15.267 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.988     ; 15.307     ;
; -15.264 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.987     ; 15.305     ;
; -15.259 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.008     ; 15.279     ;
; -15.253 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.990     ; 15.291     ;
; -15.253 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.999     ; 15.282     ;
; -15.242 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.025     ; 15.245     ;
; -15.240 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.032     ; 15.236     ;
; -15.236 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.999     ; 15.265     ;
; -15.233 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.000     ; 15.261     ;
; -15.233 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.997     ; 15.264     ;
; -15.232 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.002     ; 15.258     ;
; -15.219 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.002     ; 15.245     ;
; -15.218 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.048     ; 15.198     ;
; -15.214 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.021     ; 15.221     ;
; -15.210 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.989     ; 15.249     ;
; -15.208 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.020     ; 15.216     ;
; -15.206 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.027     ; 15.207     ;
; -15.205 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.041     ; 15.192     ;
; -15.205 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.012     ; 15.221     ;
; -15.202 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.995     ; 15.235     ;
; -15.199 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -1.003     ; 15.224     ;
; -15.198 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.997     ; 15.229     ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -5.946 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.717      ; 7.651      ;
; -5.920 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.712      ; 7.620      ;
; -5.897 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.732      ; 7.617      ;
; -5.872 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.700      ; 7.560      ;
; -5.820 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.703      ; 7.511      ;
; -5.801 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.694      ; 7.483      ;
; -5.766 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.713      ; 7.467      ;
; -5.754 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.737      ; 7.479      ;
; -5.751 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.709      ; 7.448      ;
; -5.742 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.752      ; 7.482      ;
; -5.737 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.769      ; 7.494      ;
; -5.727 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.725      ; 7.440      ;
; -5.667 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.742      ; 7.397      ;
; -5.667 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.671      ; 7.326      ;
; -5.664 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 7.353      ;
; -5.656 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.730      ; 7.374      ;
; -5.641 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.726      ; 7.355      ;
; -5.604 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.742      ; 7.334      ;
; -5.603 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.675      ; 7.266      ;
; -5.555 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.714      ; 7.257      ;
; -5.553 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.726      ; 7.267      ;
; -5.516 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.691      ; 7.195      ;
; -5.513 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.692      ; 7.193      ;
; -5.499 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.693      ; 7.180      ;
; -5.486 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.724      ; 7.198      ;
; -5.481 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.716      ; 7.185      ;
; -5.433 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.746      ; 7.167      ;
; -5.414 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.704      ; 7.106      ;
; -5.406 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.696      ; 7.090      ;
; -5.395 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.737      ; 7.120      ;
; -5.383 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.719      ; 7.090      ;
; -5.335 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.687      ; 7.010      ;
; -5.324 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.739      ; 7.051      ;
; -5.298 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.689      ; 6.975      ;
; -5.276 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.719      ; 6.983      ;
; -5.250 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 6.939      ;
; -5.200 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.728      ; 6.916      ;
; -5.185 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.678      ; 6.851      ;
; -5.178 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.712      ; 6.878      ;
; -5.164 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.687      ; 6.839      ;
; -5.151 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.743      ; 6.882      ;
; -5.150 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.713      ; 6.851      ;
; -5.095 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.694      ; 6.777      ;
; -5.083 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.739      ; 6.810      ;
; -5.053 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 6.742      ;
; -5.044 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.698      ; 6.730      ;
; -4.982 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.674      ; 6.644      ;
; -4.981 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.691      ; 6.660      ;
; -4.971 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.700      ; 6.659      ;
; -4.926 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.730      ; 6.644      ;
; -4.887 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.684      ; 6.559      ;
; -4.884 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.724      ; 6.596      ;
; -4.866 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.684      ; 6.538      ;
; -4.863 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.696      ; 6.547      ;
; -4.854 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.750      ; 6.592      ;
; -4.815 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.734      ; 6.537      ;
; -4.810 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.696      ; 6.494      ;
; -4.807 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.722      ; 6.517      ;
; -4.806 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.698      ; 6.492      ;
; -4.718 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.761      ; 6.467      ;
; -4.681 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.678      ; 6.347      ;
; -4.643 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.729      ; 6.360      ;
; -4.463 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.695      ; 6.146      ;
; -4.442 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.688      ; 6.118      ;
; -4.388 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.689      ; 6.065      ;
; -4.350 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.707      ; 6.045      ;
; -4.318 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.713      ; 6.019      ;
; -4.288 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.743      ; 6.019      ;
; -4.187 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 5.876      ;
; -4.098 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.695      ; 5.781      ;
; -3.992 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.718      ; 5.698      ;
; -3.882 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.691      ; 5.561      ;
; -3.498 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.992      ; 5.478      ;
; -3.420 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 5.397      ;
; -3.228 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 5.205      ;
; -3.073 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 5.050      ;
; -2.988 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.965      ;
; -2.865 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.842      ;
; -2.810 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.992      ; 4.790      ;
; -2.776 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.753      ;
; -2.747 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.724      ;
; -2.457 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.372      ;
; -2.457 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.372      ;
; -2.430 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.992      ; 4.410      ;
; -2.429 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.406      ;
; -2.421 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.336      ;
; -2.421 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.336      ;
; -2.335 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.989      ; 4.312      ;
; -2.334 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.249      ;
; -2.334 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.249      ;
; -2.269 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.184      ;
; -2.269 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.083     ; 3.184      ;
; -2.262 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.080     ; 3.180      ;
; -2.226 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.080     ; 3.144      ;
; -2.191 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.081     ; 3.108      ;
; -2.181 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.082     ; 3.097      ;
; -2.181 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.082     ; 3.097      ;
; -2.177 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.082     ; 3.093      ;
; -2.172 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.073     ; 3.097      ;
; -2.172 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.073     ; 3.097      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.367 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.289      ;
; -2.364 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.288      ;
; -2.345 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.269      ;
; -2.334 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.258      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.333 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 3.255      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.320 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.240      ;
; -2.315 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.239      ;
; -2.313 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.231      ;
; -2.313 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.231      ;
; -2.313 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.231      ;
; -2.313 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.231      ;
; -2.313 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.231      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.286 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 3.206      ;
; -2.279 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.197      ;
; -2.279 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 3.197      ;
; -2.270 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.082     ; 3.186      ;
; -2.232 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.156      ;
; -2.213 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.137      ;
; -2.202 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.126      ;
; -2.183 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.107      ;
; -2.150 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.074      ;
; -2.131 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 3.055      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.972      ;
; -2.031 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.942      ;
; -2.012 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.936      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.923      ;
; -2.003 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.927      ;
; -1.999 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.923      ;
; -1.996 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 2.914      ;
; -1.996 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 2.914      ;
; -1.996 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 2.914      ;
; -1.996 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 2.914      ;
; -1.996 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.080     ; 2.914      ;
; -1.984 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.908      ;
; -1.921 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.082     ; 2.837      ;
; -1.899 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.823      ;
; -1.895 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.815      ;
; -1.880 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.804      ;
; -1.871 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.795      ;
; -1.852 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.776      ;
; -1.739 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.659      ;
; -1.738 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.078     ; 2.658      ;
; -1.705 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.627      ;
; -1.683 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.012      ; 2.193      ;
; -1.675 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.597      ;
; -1.650 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.012      ; 2.160      ;
; -1.647 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.170     ; 1.975      ;
; -1.644 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.170     ; 1.972      ;
; -1.643 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.012      ; 2.153      ;
; -1.633 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.170     ; 1.961      ;
; -1.631 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.170     ; 1.959      ;
; -1.629 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.006      ; 2.133      ;
; -1.627 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.074     ; 2.551      ;
; -1.609 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.072     ; 2.535      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.065 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50    ; 0.000        ; 2.967      ; 3.350      ;
; 0.037  ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50    ; 0.000        ; 3.049      ; 3.534      ;
; 0.403  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                          ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.406  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.669      ;
; 0.411  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.674      ;
; 0.411  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.674      ;
; 0.431  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.431  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.694      ;
; 0.432  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.432  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.433  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.696      ;
; 0.438  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.704      ;
; 0.439  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.702      ;
; 0.443  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.447  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.713      ;
; 0.450  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.717      ;
; 0.451  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.718      ;
; 0.459  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.725      ;
; 0.471  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50    ; -0.500       ; 2.967      ; 3.386      ;
; 0.567  ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50    ; -0.500       ; 3.049      ; 3.564      ;
; 0.603  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.866      ;
; 0.605  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.872      ;
; 0.605  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.873      ;
; 0.606  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.872      ;
; 0.606  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.873      ;
; 0.607  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.873      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.874      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.874      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.874      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.875      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.875      ;
; 0.609  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.872      ;
; 0.621  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.888      ;
; 0.621  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.888      ;
; 0.621  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.888      ;
; 0.622  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.885      ;
; 0.622  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.885      ;
; 0.629  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.895      ;
; 0.630  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.896      ;
; 0.637  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.901      ;
; 0.641  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.645  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.908      ;
; 0.646  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.647  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.910      ;
; 0.648  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.912      ;
; 0.652  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.915      ;
; 0.656  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.657  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.920      ;
; 0.657  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.922      ;
; 0.659  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.922      ;
; 0.659  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.922      ;
; 0.659  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.922      ;
; 0.659  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.922      ;
; 0.659  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.923      ;
; 0.660  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.923      ;
; 0.660  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.923      ;
; 0.660  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.924      ;
; 0.661  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.924      ;
; 0.661  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.924      ;
; 0.661  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.925      ;
; 0.661  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.925      ;
; 0.662  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.925      ;
; 0.662  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.925      ;
; 0.662  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.925      ;
; 0.663  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.926      ;
; 0.663  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.663  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.927      ;
; 0.664  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.927      ;
; 0.664  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.927      ;
; 0.664  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.927      ;
; 0.664  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.664  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.928      ;
; 0.665  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.928      ;
; 0.666  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.929      ;
; 0.668  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.931      ;
; 0.686  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.949      ;
; 0.692  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.955      ;
; 0.692  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.955      ;
; 0.720  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.983      ;
; 0.733  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.996      ;
; 0.748  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.011      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.289 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.960      ;
; 0.307 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.977      ;
; 0.309 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|tableIndex[3] ; WPU_2DWPU:Processor|Core2DWPU:Core1|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.966      ;
; 0.323 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.993      ;
; 0.324 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[4]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.999      ;
; 0.324 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.998      ;
; 0.327 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.002      ;
; 0.328 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.004      ;
; 0.329 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.000      ;
; 0.329 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[2]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.003      ;
; 0.330 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[14]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.006      ;
; 0.330 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.011      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.007      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.007      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.999      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.006      ;
; 0.332 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.006      ;
; 0.333 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.999      ;
; 0.333 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.008      ;
; 0.333 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.002      ;
; 0.333 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.008      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.015      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.004      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.010      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[6]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.004      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.003      ;
; 0.336 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.000      ;
; 0.336 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.010      ;
; 0.336 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.006      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.013      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|addr[1]            ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.007      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.991      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.014      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.000      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.010      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.008      ;
; 0.339 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|addr[3]        ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0 ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.004      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.016      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.004      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.010      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.017      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.016      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.018      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.018      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[3]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.018      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.010      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.007      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.017      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.011      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.004      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[26]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.018      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.005      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.010      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.011      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[13]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.012      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.007      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.003      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[4]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.020      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[3]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.011      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[9]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.013      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.007      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.019      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.027      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.012      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.023      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.010      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.010      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[18]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.017      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|addr[3]            ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.003      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[26]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.016      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.018      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.016      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.024      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.026      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core3|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core3|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a9~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.023      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core3|InstrDecoder:controller|tableIndex[3] ; WPU_2DWPU:Processor|Core2DWPU:Core3|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a9~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.023      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.016      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core0|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.021      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.014      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.016      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.018      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.017      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.024      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.018      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[1]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.026      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.032      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[6]        ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.019      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|addr[8]            ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.021      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|addr[1]            ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.012      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[11]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.018      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core6|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a0~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.014      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[18]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.027      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.407 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.409 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.669      ;
; 0.409 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.669      ;
; 0.409 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.669      ;
; 0.412 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.674      ;
; 0.480 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.740      ;
; 0.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.293      ; 2.049      ;
; 0.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.293      ; 2.049      ;
; 0.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.293      ; 2.049      ;
; 0.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.293      ; 2.049      ;
; 0.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.293      ; 2.049      ;
; 0.546 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.808      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.553 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 2.064      ;
; 0.557 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.819      ;
; 0.569 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.831      ;
; 0.574 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.836      ;
; 0.675 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.935      ;
; 0.679 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.939      ;
; 0.686 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.946      ;
; 0.687 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.949      ;
; 0.690 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.950      ;
; 0.693 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.955      ;
; 0.693 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.953      ;
; 0.699 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.961      ;
; 0.721 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.983      ;
; 0.723 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.985      ;
; 0.724 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 0.986      ;
; 0.728 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 0.988      ;
; 0.745 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.007      ;
; 0.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.082      ;
; 0.838 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.100      ;
; 0.918 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.178      ;
; 0.919 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.179      ;
; 0.922 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.182      ;
; 0.923 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.183      ;
; 0.924 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.184      ;
; 0.951 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.209      ;
; 0.971 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.231      ;
; 1.004 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.264      ;
; 1.007 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.267      ;
; 1.016 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.278      ;
; 1.020 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.280      ;
; 1.025 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.285      ;
; 1.029 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.291      ;
; 1.029 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.289      ;
; 1.034 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.296      ;
; 1.036 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.298      ;
; 1.038 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.298      ;
; 1.039 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.301      ;
; 1.039 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.299      ;
; 1.041 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.303      ;
; 1.043 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.303      ;
; 1.047 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.309      ;
; 1.048 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.310      ;
; 1.049 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.309      ;
; 1.053 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.315      ;
; 1.056 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.316      ;
; 1.062 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.324      ;
; 1.118 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.378      ;
; 1.125 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.385      ;
; 1.130 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.390      ;
; 1.134 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.392      ;
; 1.138 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.398      ;
; 1.160 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.422      ;
; 1.161 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.066      ; 1.413      ;
; 1.162 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.424      ;
; 1.164 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.424      ;
; 1.165 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.427      ;
; 1.167 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.429      ;
; 1.168 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.426      ;
; 1.169 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.429      ;
; 1.183 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.445      ;
; 1.188 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.076      ; 1.450      ;
; 1.193 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.453      ;
; 1.201 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.459      ;
; 1.228 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.488      ;
; 1.237 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.495      ;
; 1.244 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.502      ;
; 1.245 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.503      ;
; 1.254 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.514      ;
; 1.259 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.519      ;
; 1.267 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.168      ; 1.141      ;
; 1.268 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.168      ; 1.142      ;
; 1.268 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.168      ; 1.142      ;
; 1.270 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.014     ; 0.962      ;
; 1.273 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.533      ;
; 1.285 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.072      ; 1.543      ;
; 1.295 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; -0.014     ; 0.987      ;
; 1.322 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.582      ;
; 1.330 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.074      ; 1.590      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.557 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd                                                                                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 0.821      ;
; 0.659 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.924      ;
; 0.663 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.930      ;
; 0.667 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.933      ;
; 0.670 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.936      ;
; 0.673 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.938      ;
; 0.676 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.941      ;
; 0.680 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.945      ;
; 0.689 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.954      ;
; 0.691 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.956      ;
; 0.692 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.957      ;
; 0.693 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 0.958      ;
; 0.785 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.050      ;
; 0.796 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.061      ;
; 0.815 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.288      ; 2.319      ;
; 0.856 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.288      ; 2.360      ;
; 0.885 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.147      ;
; 0.886 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.148      ;
; 0.887 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.149      ;
; 0.888 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.150      ;
; 0.888 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.150      ;
; 0.889 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.151      ;
; 0.889 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.151      ;
; 0.889 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.076      ; 1.151      ;
; 0.893 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.292      ; 2.401      ;
; 0.904 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 1.168      ;
; 0.906 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.171      ;
; 0.906 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.171      ;
; 0.982 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.247      ;
; 0.983 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.248      ;
; 0.985 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.250      ;
; 0.991 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.256      ;
; 0.993 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.259      ;
; 0.997 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.262      ;
; 0.999 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.264      ;
; 1.002 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.267      ;
; 1.002 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.267      ;
; 1.007 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.272      ;
; 1.012 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.277      ;
; 1.016 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.281      ;
; 1.018 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.283      ;
; 1.019 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.284      ;
; 1.021 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.286      ;
; 1.024 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.289      ;
; 1.044 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.309      ;
; 1.088 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.353      ;
; 1.092 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 1.356      ;
; 1.096 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.288      ; 2.600      ;
; 1.098 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.292      ; 2.606      ;
; 1.102 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.368      ;
; 1.104 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.369      ;
; 1.109 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.374      ;
; 1.111 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.376      ;
; 1.112 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.377      ;
; 1.117 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.382      ;
; 1.123 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.388      ;
; 1.123 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.388      ;
; 1.125 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.390      ;
; 1.128 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.393      ;
; 1.128 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.393      ;
; 1.142 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.407      ;
; 1.145 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.410      ;
; 1.147 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.412      ;
; 1.196 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.462      ;
; 1.210 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.476      ;
; 1.214 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.480      ;
; 1.223 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.288      ; 2.727      ;
; 1.223 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.490      ;
; 1.228 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.493      ;
; 1.232 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.497      ;
; 1.235 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.500      ;
; 1.237 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.502      ;
; 1.246 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.511      ;
; 1.249 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.514      ;
; 1.251 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.516      ;
; 1.254 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.519      ;
; 1.270 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 1.534      ;
; 1.302 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 1.566      ;
; 1.310 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.576      ;
; 1.322 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.588      ;
; 1.335 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.601      ;
; 1.336 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.602      ;
; 1.337 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.602      ;
; 1.340 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.606      ;
; 1.341 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.607      ;
; 1.349 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.614      ;
; 1.350 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.080      ; 1.616      ;
; 1.354 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.619      ;
; 1.356 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.621      ;
; 1.358 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.623      ;
; 1.361 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.626      ;
; 1.371 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.078      ; 1.635      ;
; 1.372 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.079      ; 1.637      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'LTM_TOP:LCDcontroller|div'                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.634 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.015      ; 2.637      ;
; -0.634 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.015      ; 2.637      ;
; -0.634 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.015      ; 2.637      ;
; -0.624 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.020      ; 2.632      ;
; -0.624 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.020      ; 2.632      ;
; -0.624 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.020      ; 2.632      ;
; -0.624 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.020      ; 2.632      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.598 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.016      ; 2.602      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.597 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.021      ; 2.606      ;
; -0.570 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.990      ; 2.548      ;
; -0.570 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.990      ; 2.548      ;
; -0.570 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.990      ; 2.548      ;
; -0.570 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.990      ; 2.548      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.562 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.013      ; 2.563      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
; -0.512 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 1.003      ; 2.503      ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                              ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -0.252 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.095      ; 1.835      ;
; -0.252 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.095      ; 1.835      ;
; -0.252 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.095      ; 1.835      ;
; -0.252 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.095      ; 1.835      ;
; -0.233 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.097      ; 1.818      ;
; -0.233 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.097      ; 1.818      ;
; -0.233 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.097      ; 1.818      ;
; -0.233 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.097      ; 1.818      ;
; -0.233 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 1.097      ; 1.818      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.148  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.003      ; 1.843      ;
; 0.171  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.001      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
; 0.177  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 1.007      ; 1.818      ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                        ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 14.749 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 5.202      ;
; 15.043 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.009     ; 4.946      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.093 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 4.922      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.110 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 4.883      ;
; 15.336 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 4.674      ;
; 15.336 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 4.674      ;
; 15.382 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.632      ;
; 15.382 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.632      ;
; 15.382 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.016      ; 4.632      ;
; 15.542 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 4.471      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.656 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 4.350      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 15.662 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.343      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.845 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 3.084      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.861 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.064      ;
; 16.938 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.000      ;
; 16.938 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.000      ;
; 16.938 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.000      ;
; 16.938 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.000      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.108 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.823      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
; 17.751 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.189      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                              ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.179 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.301      ; 1.696      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.295      ; 1.692      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.212 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.297      ; 1.725      ;
; 0.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.395      ; 1.696      ;
; 0.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.395      ; 1.696      ;
; 0.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.395      ; 1.696      ;
; 0.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.395      ; 1.696      ;
; 0.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.395      ; 1.696      ;
; 0.594 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.393      ; 1.703      ;
; 0.594 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.393      ; 1.703      ;
; 0.594 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.393      ; 1.703      ;
; 0.594 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.393      ; 1.703      ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'LTM_TOP:LCDcontroller|div'                                                                                                                                         ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.836 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.312      ; 2.364      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.840 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.303      ; 2.359      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.870 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.321      ; 2.407      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.873 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.316      ; 2.405      ;
; 0.888 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.289      ; 2.393      ;
; 0.888 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.289      ; 2.393      ;
; 0.888 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.289      ; 2.393      ;
; 0.888 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.289      ; 2.393      ;
; 0.903 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.320      ; 2.439      ;
; 0.903 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.320      ; 2.439      ;
; 0.903 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.320      ; 2.439      ;
; 0.903 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.320      ; 2.439      ;
; 0.913 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.315      ; 2.444      ;
; 0.913 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.315      ; 2.444      ;
; 0.913 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.315      ; 2.444      ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                        ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 1.763 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 2.046      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.381 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.654      ;
; 2.513 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.794      ;
; 2.513 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.794      ;
; 2.513 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.794      ;
; 2.513 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 2.794      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.596 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.863      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 2.615 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.886      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.743 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.166      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.744 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.165      ; 4.095      ;
; 3.867 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.173      ; 4.226      ;
; 3.991 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 4.351      ;
; 3.991 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 4.351      ;
; 3.991 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 4.351      ;
; 4.033 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.389      ;
; 4.033 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 4.389      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.247 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.152      ; 4.585      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.267 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 4.628      ;
; 4.326 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.148      ; 4.660      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
; 4.551 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.158      ; 4.895      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; 0.201  ; 0.421        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.565 ; 9.800        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 9.566 ; 9.801        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.566 ; 9.801        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.567 ; 9.802        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.568 ; 9.803        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ;
; 9.569 ; 9.804        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ;
; 9.570 ; 9.805        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ;
; 9.571 ; 9.806        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.573 ; 9.808        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ;
; 9.574 ; 9.809        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ;
; 9.575 ; 9.810        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ;
; 9.575 ; 9.810        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 9.575 ; 9.810        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 9.575 ; 9.810        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 9.576 ; 9.811        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.576 ; 9.811        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.576 ; 9.811        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.578 ; 9.813        ; 0.235          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ;
; 9.674 ; 9.862        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ;
; 9.674 ; 9.862        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ;
; 9.674 ; 9.862        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ;
; 9.674 ; 9.862        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ;
; 9.674 ; 9.862        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ;
; 9.675 ; 9.863        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                                                                                            ;
; 9.675 ; 9.863        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|div                                                                                                                          ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                                                                                      ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                                                                                      ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                                                                                           ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                                                                                           ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                                                                                            ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                                                                                            ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                                                                                            ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                                                                                            ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                                                                               ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                                                                                       ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 32.981 ; 33.201       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[16]                                                ;
; 32.981 ; 33.201       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[17]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[0]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[10]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[11]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[12]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[13]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[14]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[15]                                                ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[1]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[2]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[3]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[4]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[5]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[6]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[7]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[8]                                                 ;
; 32.982 ; 33.202       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[9]                                                 ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[12]                                                  ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[13]                                                  ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[15]                                                  ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[1]                                                   ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[3]                                                   ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[6]                                                   ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ARGpar[9]                                                   ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[12]                                 ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[15]                                 ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[22]                                    ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[27]                                    ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[28]                                    ;
; 33.042 ; 33.262       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[29]                                    ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[10]                                                  ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[19]                                                  ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[22]                                                  ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[23]                                                  ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[28]                                                  ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[5]                                                   ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[10]                                 ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[28]                                 ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|operandReady                       ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|reg_wr                             ;
; 33.043 ; 33.263       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|store_val[17]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|OperandInOut:OperandMove|store_val[16]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|OperandInOut:OperandMove|store_val[17]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|OperandInOut:OperandMove|store_val[31]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core0|OperandInOut:OperandMove|store_val[8]                       ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10]                                    ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[11]                                    ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[3]                                     ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[7]                                     ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|IS_out[0]                                ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|IS_out[1]                                ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|IS_out[2]                                ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ISreg:ISregister|outval[0]                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ISreg:ISregister|outval[1]                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ISreg:ISregister|outval[2]                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|InstrDecoder:controller|ifwStackPop                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|InstrDecoder:controller|ifwStackPush                        ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|InstrDecoder:controller|wr_block                            ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|InstrDecoder:controller|zeroTest                            ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:PEreg|out_val[14] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:PEreg|out_val[16] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:PEreg|out_val[1]  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:PEreg|out_val[20] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:POreg|out_val[14] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:POreg|out_val[16] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:POreg|out_val[1]  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core4|PrivateWorkRegisters:privateRegs|GenReg32:POreg|out_val[20] ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[11]                                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[13]                                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[17]                                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[20]                                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ARGpar[25]                                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[13]                                 ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[17]                                 ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[20]                                 ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|GenReg32:ARGreg|out_val[2]                                  ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|currentPDF                          ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|op[10]                              ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|op[16]                              ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|op[2]                               ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|operandLoad                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|operandSelectMem[0]                 ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|ARG_wr                             ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|store_val[10]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|store_val[13]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|store_val[15]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|OperandInOut:OperandMove|store_val[16]                      ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|OperandInOut:OperandMove|ARG_wr                             ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|OperandInOut:OperandMove|operandReady                       ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|core_active[3]                           ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|core_active[4]                           ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][13]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][22]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][23]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][24]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][25]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][7][30]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][0][13]                         ;
; 33.044 ; 33.264       ; 0.220          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][0][19]                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                   ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; 1.290  ; 1.756  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; 2.371  ; 2.860  ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.034  ; 1.568  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; 6.568  ; 6.978  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; 6.568  ; 6.978  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; 40.648 ; 41.116 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; 31.302 ; 31.907 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; 32.489 ; 32.885 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; 35.111 ; 35.780 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; 35.412 ; 35.985 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; 37.972 ; 38.548 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; 38.569 ; 39.031 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; 39.500 ; 39.919 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; 40.648 ; 41.116 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; 40.298 ; 40.737 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                     ;
+------------------+------------------------------------------------------------------------------+--------+---------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall    ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+---------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; -0.839 ; -1.286  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; -1.598 ; -2.073  ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.473 ; -0.986  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; -5.245 ; -5.650  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; -5.245 ; -5.650  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; -6.848 ; -7.370  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; -9.691 ; -10.195 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; -9.606 ; -10.113 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; -9.910 ; -10.461 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; -8.926 ; -9.391  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; -8.449 ; -9.042  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; -6.848 ; -7.370  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; -7.590 ; -8.050  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; -7.889 ; -8.465  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; -7.520 ; -8.016  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+---------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                     ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 9.212  ; 9.191  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 7.667  ; 7.630  ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.044  ; 9.005  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.847  ; 8.782  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.959  ; 8.902  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.605  ; 8.428  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.438  ; 8.315  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.044  ; 9.005  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.966  ; 7.885  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.831  ; 7.730  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.974  ; 7.890  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 9.621  ; 9.476  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.076  ; 8.863  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.076  ; 8.863  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.340  ; 8.191  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.101  ; 7.979  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.376  ; 8.221  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.459  ; 8.356  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.886  ; 7.787  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.628  ; 8.450  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.903  ; 7.803  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 9.023  ; 8.983  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 4.416  ;        ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.240  ; 9.148  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.193  ; 9.098  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.649  ; 8.546  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.240  ; 9.148  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.304  ; 8.212  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.918  ; 8.841  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.951  ; 8.792  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.844  ; 8.718  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.059  ; 9.000  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 8.285  ; 8.140  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;        ; 4.342  ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.660 ; 10.546 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.671 ; 10.551 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.857  ; 9.915  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.229 ; 10.061 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 9.728  ; 9.230  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 7.210  ; 7.255  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 9.188  ; 9.184  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 7.804  ; 7.793  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 6.061  ; 5.924  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 5.935  ; 5.853  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 9.728  ; 9.230  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 5.880  ; 5.948  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 8.127  ; 8.570  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 7.020  ; 6.929  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 6.890  ; 6.742  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 6.250  ; 6.099  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 7.126  ; 6.993  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 6.116  ; 6.027  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 8.042  ; 7.639  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 8.127  ; 8.570  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 5.297  ; 5.166  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 5.297  ; 5.166  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 4.986  ; 4.898  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 4.984  ; 4.860  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 4.068  ; 3.998  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 5.165  ; 5.060  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 3.919  ; 3.995  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 6.442  ; 6.509  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 4.989  ; 5.003  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 4.162  ; 4.103  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 5.711  ; 5.530  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 4.805  ; 4.712  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 6.408  ; 6.501  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 6.442  ; 6.463  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 4.038  ; 4.011  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 5.237  ; 5.086  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 6.379  ; 6.509  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                             ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 8.828  ; 8.789  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 7.402  ; 7.362  ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 7.533  ; 7.431  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.506  ; 8.440  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.616  ; 8.557  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.274  ; 8.100  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.114  ; 7.992  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.697  ; 8.656  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.664  ; 7.582  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.533  ; 7.431  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.672  ; 7.587  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 9.250  ; 9.107  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 7.586  ; 7.488  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.726  ; 8.518  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.021  ; 7.873  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.791  ; 7.670  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.055  ; 7.902  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.134  ; 8.030  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.586  ; 7.488  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.298  ; 8.123  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.603  ; 7.503  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 8.677  ; 8.635  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 4.263  ;        ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 7.990  ; 7.897  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.842  ; 8.747  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.320  ; 8.217  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.887  ; 8.794  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.990  ; 7.897  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.579  ; 8.500  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.608  ; 8.451  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.507  ; 8.382  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.712  ; 8.651  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 7.967  ; 7.824  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;        ; 4.188  ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 6.734  ; 10.085 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.258 ; 6.618  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.474  ; 9.534  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.834  ; 9.669  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 4.794  ; 4.778  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 6.107  ; 6.168  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 8.078  ; 8.059  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 6.694  ; 6.750  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 4.968  ; 4.847  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 4.976  ; 4.778  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 8.579  ; 8.092  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 4.794  ; 4.881  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 3.824  ; 3.603  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 4.596  ; 4.477  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 4.459  ; 4.321  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 3.824  ; 3.694  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 4.704  ; 4.543  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 3.836  ; 3.603  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 5.675  ; 5.228  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 5.716  ; 6.148  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 3.316  ; 3.392  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 4.305  ; 4.214  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 4.053  ; 3.882  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 4.004  ; 3.921  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 3.463  ; 3.392  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 4.179  ; 4.073  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 3.316  ; 3.393  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 3.436  ; 3.409  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 4.348  ; 4.359  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 3.554  ; 3.495  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 5.041  ; 4.866  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 4.172  ; 4.081  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 5.711  ; 5.798  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 5.744  ; 5.763  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 3.436  ; 3.409  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 4.585  ; 4.439  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 5.737  ; 5.865  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 7.487 ;    ;    ; 7.773 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 7.233 ;    ;    ; 7.505 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                    ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 11.747 ; 11.594 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                           ;
+-----------+------------------------------------------------------------------------------+--------+-------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+--------+-------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.003 ; 9.850 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+--------+-------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                         ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 11.562    ; 11.715    ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                 ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.758     ; 9.911     ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 8.32 MHz   ; 8.32 MHz        ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;      ;
; 130.51 MHz ; 130.51 MHz      ; CLOCK_50                                                                     ;      ;
; 245.1 MHz  ; 245.1 MHz       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;      ;
; 316.86 MHz ; 316.86 MHz      ; LTM_TOP:LCDcontroller|div                                                    ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                     ;
+------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                        ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------+---------+---------------+
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; -53.504 ; -16661.722    ;
; CLOCK_50                                                                     ; -15.136 ; -1019.672     ;
; LTM_TOP:LCDcontroller|div                                                    ; -5.394  ; -70.472       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.103  ; -68.726       ;
+------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; -0.041 ; -0.041        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 0.283  ; 0.000         ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.357  ; 0.000         ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.508  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; -0.478 ; -21.296       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.249 ; -2.216        ;
; CLOCK_50                                                                     ; 15.081 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.146 ; 0.000         ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.729 ; 0.000         ;
; CLOCK_50                                                                     ; 1.585 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; -1.285 ; -68.105       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.285 ; -48.830       ;
; CLOCK_50                                                                     ; 9.570  ; 0.000         ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 32.923 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                        ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -53.504 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.104     ; 120.055    ;
; -53.325 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.071     ; 119.909    ;
; -53.293 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.061     ; 119.887    ;
; -53.285 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 119.843    ;
; -53.187 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.101     ; 119.741    ;
; -53.109 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.094     ; 119.670    ;
; -53.085 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 119.637    ;
; -53.008 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.068     ; 119.595    ;
; -52.976 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.058     ; 119.573    ;
; -52.917 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.074     ; 119.498    ;
; -52.909 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.100     ; 119.464    ;
; -52.788 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 119.374    ;
; -52.717 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.080     ; 119.292    ;
; -52.653 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.098     ; 119.210    ;
; -52.583 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.071     ; 119.167    ;
; -52.568 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 119.184    ;
; -52.562 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 119.192    ;
; -52.511 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[13]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 119.075    ;
; -52.476 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.111     ; 119.020    ;
; -52.471 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.066     ; 119.060    ;
; -52.447 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.031     ; 119.071    ;
; -52.441 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.017     ; 119.079    ;
; -52.438 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.064     ; 119.029    ;
; -52.419 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.032     ; 119.042    ;
; -52.413 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.018     ; 119.050    ;
; -52.376 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.096     ; 118.935    ;
; -52.360 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 118.976    ;
; -52.356 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.920    ;
; -52.354 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 118.984    ;
; -52.336 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.095     ; 118.896    ;
; -52.311 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[13]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 118.869    ;
; -52.310 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.065     ; 118.900    ;
; -52.297 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.078     ; 118.874    ;
; -52.287 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.064     ; 118.878    ;
; -52.279 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.042     ; 118.892    ;
; -52.273 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[21] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.028     ; 118.900    ;
; -52.271 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[31] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.065     ; 118.861    ;
; -52.266 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.068     ; 118.853    ;
; -52.265 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.068     ; 118.852    ;
; -52.200 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.093     ; 118.762    ;
; -52.157 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[5]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.721    ;
; -52.156 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 118.714    ;
; -52.145 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.062     ; 118.738    ;
; -52.122 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[6]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.077     ; 118.700    ;
; -52.121 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.061     ; 118.715    ;
; -52.112 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.040     ; 118.727    ;
; -52.106 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.026     ; 118.735    ;
; -52.078 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.038     ; 118.695    ;
; -52.077 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 118.693    ;
; -52.072 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[26] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.024     ; 118.703    ;
; -52.071 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 118.701    ;
; -52.061 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.037     ; 118.679    ;
; -52.061 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.106     ; 118.610    ;
; -52.060 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[4]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.624    ;
; -52.055 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.023     ; 118.687    ;
; -52.042 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.030     ; 118.667    ;
; -52.036 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.016     ; 118.675    ;
; -52.008 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.073     ; 118.590    ;
; -52.003 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 118.555    ;
; -51.998 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.037     ; 118.616    ;
; -51.994 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[22] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.068     ; 118.581    ;
; -51.993 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[20] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.062     ; 118.586    ;
; -51.992 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.023     ; 118.624    ;
; -51.981 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.104     ; 118.532    ;
; -51.972 ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.022     ; 118.605    ;
; -51.971 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[4]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.099     ; 118.527    ;
; -51.970 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.061     ; 118.564    ;
; -51.957 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[5]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 118.515    ;
; -51.954 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[31] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.062     ; 118.547    ;
; -51.941 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.104     ; 118.492    ;
; -51.922 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[14]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 118.474    ;
; -51.922 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[6]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.083     ; 118.494    ;
; -51.917 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[10]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.481    ;
; -51.910 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[17] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 118.526    ;
; -51.908 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.039     ; 118.524    ;
; -51.905 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[18] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.070     ; 118.490    ;
; -51.904 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[17] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 118.534    ;
; -51.902 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.025     ; 118.532    ;
; -51.882 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.073     ; 118.464    ;
; -51.872 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ARGpar[9]                    ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.089     ; 118.438    ;
; -51.860 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[4]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[12] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.097     ; 118.418    ;
; -51.850 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[1]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.063     ; 118.442    ;
; -51.845 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.409    ;
; -51.841 ; WPU_2DWPU:Processor|Core2DWPU:Core5|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.041     ; 118.455    ;
; -51.835 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core5|Operation:ALU|result[30] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.027     ; 118.463    ;
; -51.828 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ARGpar[31]                   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[24] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.059     ; 118.424    ;
; -51.824 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[9]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.069     ; 118.410    ;
; -51.813 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[17]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.081     ; 118.387    ;
; -51.802 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.071     ; 118.386    ;
; -51.800 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[2]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.104     ; 118.351    ;
; -51.795 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[3]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.096     ; 118.354    ;
; -51.793 ; WPU_2DWPU:Processor|Core2DWPU:Core0|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core0|Operation:ALU|result[10] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.036     ; 118.412    ;
; -51.781 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[19]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[29] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.103     ; 118.333    ;
; -51.774 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[23] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.338    ;
; -51.772 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[31]  ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[2]  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.067     ; 118.360    ;
; -51.770 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[27] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.061     ; 118.364    ;
; -51.764 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[14]  ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.328    ;
; -51.762 ; WPU_2DWPU:Processor|Core2DWPU:Core8|GenReg32:ARGreg|out_val[7]   ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.071     ; 118.346    ;
; -51.760 ; WPU_2DWPU:Processor|Core2DWPU:Core8|InstrDecoder:controller|ftch ; WPU_2DWPU:Processor|Core2DWPU:Core8|Operation:ALU|result[25] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.076     ; 118.339    ;
; -51.746 ; WPU_2DWPU:Processor|Core2DWPU:Core1|GenReg32:ARGreg|out_val[8]   ; WPU_2DWPU:Processor|Core2DWPU:Core1|Operation:ALU|result[28] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 66.666       ; -0.091     ; 118.310    ;
+---------+------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                                                                                                                                            ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -15.136 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 15.183     ;
; -15.121 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.978     ; 15.163     ;
; -15.074 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 15.121     ;
; -15.023 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.977     ; 15.066     ;
; -14.964 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.972     ; 15.012     ;
; -14.885 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.977     ; 14.928     ;
; -14.860 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.907     ;
; -14.808 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.868     ;
; -14.793 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.965     ; 14.848     ;
; -14.778 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.825     ;
; -14.775 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 14.841     ;
; -14.760 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.959     ; 14.821     ;
; -14.749 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.796     ;
; -14.746 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.806     ;
; -14.713 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 14.779     ;
; -14.695 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.964     ; 14.751     ;
; -14.662 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.958     ; 14.724     ;
; -14.636 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.959     ; 14.697     ;
; -14.603 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.953     ; 14.670     ;
; -14.557 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.964     ; 14.613     ;
; -14.532 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.592     ;
; -14.524 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.958     ; 14.586     ;
; -14.502 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.978     ; 14.544     ;
; -14.499 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 14.565     ;
; -14.456 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.977     ; 14.499     ;
; -14.450 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.510     ;
; -14.421 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.481     ;
; -14.417 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 14.483     ;
; -14.388 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 14.454     ;
; -14.361 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.978     ; 14.403     ;
; -14.326 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.978     ; 14.368     ;
; -14.271 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.318     ;
; -14.182 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.229     ;
; -14.174 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.965     ; 14.229     ;
; -14.141 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.959     ; 14.202     ;
; -14.128 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.964     ; 14.184     ;
; -14.101 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.148     ;
; -14.095 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.958     ; 14.157     ;
; -14.033 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.965     ; 14.088     ;
; -14.028 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.935     ; 14.113     ;
; -14.013 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.940     ; 14.093     ;
; -14.000 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.959     ; 14.061     ;
; -13.998 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.965     ; 14.053     ;
; -13.992 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.927     ; 14.085     ;
; -13.977 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.932     ; 14.065     ;
; -13.966 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.935     ; 14.051     ;
; -13.965 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.959     ; 14.026     ;
; -13.964 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.931     ; 14.053     ;
; -13.959 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.938     ; 14.041     ;
; -13.955 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.973     ; 14.002     ;
; -13.949 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.936     ; 14.033     ;
; -13.944 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.943     ; 14.021     ;
; -13.943 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 14.003     ;
; -13.930 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.927     ; 14.023     ;
; -13.915 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.939     ; 13.996     ;
; -13.912 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.978     ; 13.954     ;
; -13.910 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 13.976     ;
; -13.902 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.931     ; 13.991     ;
; -13.897 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.938     ; 13.979     ;
; -13.896 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.923     ; 13.993     ;
; -13.894 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.921     ; 13.993     ;
; -13.884 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.919     ; 13.985     ;
; -13.881 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.928     ; 13.973     ;
; -13.879 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.931     ; 13.968     ;
; -13.879 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.926     ; 13.973     ;
; -13.869 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.924     ; 13.965     ;
; -13.863 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.914     ; 13.969     ;
; -13.856 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.934     ; 13.942     ;
; -13.854 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 13.914     ;
; -13.852 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.918     ; 13.954     ;
; -13.851 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.935     ; 13.936     ;
; -13.848 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.919     ; 13.949     ;
; -13.846 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.942     ; 13.924     ;
; -13.837 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.923     ; 13.934     ;
; -13.834 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.923     ; 13.931     ;
; -13.832 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.921     ; 13.931     ;
; -13.827 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.948     ; 13.899     ;
; -13.822 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.919     ; 13.923     ;
; -13.821 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 13.887     ;
; -13.820 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.926     ; 13.914     ;
; -13.812 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.953     ; 13.879     ;
; -13.803 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.924     ; 13.899     ;
; -13.801 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.914     ; 13.907     ;
; -13.792 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.930     ; 13.882     ;
; -13.790 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.918     ; 13.892     ;
; -13.788 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.929     ; 13.879     ;
; -13.787 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.937     ; 13.870     ;
; -13.783 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.927     ; 13.876     ;
; -13.781 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.925     ; 13.876     ;
; -13.777 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.939     ; 13.858     ;
; -13.773 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.960     ; 13.833     ;
; -13.771 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.923     ; 13.868     ;
; -13.765 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.948     ; 13.837     ;
; -13.755 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.913     ; 13.862     ;
; -13.752 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.935     ; 13.837     ;
; -13.750 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.918     ; 13.852     ;
; -13.741 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.949     ; 13.812     ;
; -13.741 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.931     ; 13.830     ;
; -13.741 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.924     ; 13.837     ;
; -13.740 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.954     ; 13.806     ;
+---------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -5.394 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.675      ; 7.058      ;
; -5.376 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.668      ; 7.033      ;
; -5.339 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.690      ; 7.018      ;
; -5.330 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.658      ; 6.977      ;
; -5.267 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.661      ; 6.917      ;
; -5.223 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.696      ; 6.908      ;
; -5.197 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.650      ; 6.836      ;
; -5.196 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.712      ; 6.897      ;
; -5.186 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.684      ; 6.859      ;
; -5.183 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.728      ; 6.900      ;
; -5.182 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.671      ; 6.842      ;
; -5.172 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.665      ; 6.826      ;
; -5.117 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.699      ; 6.805      ;
; -5.115 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.688      ; 6.792      ;
; -5.081 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.684      ; 6.754      ;
; -5.077 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.699      ; 6.765      ;
; -5.074 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.627      ; 6.690      ;
; -5.070 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.660      ; 6.719      ;
; -5.052 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.632      ; 6.673      ;
; -5.025 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.669      ; 6.683      ;
; -5.020 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.684      ; 6.693      ;
; -4.999 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.647      ; 6.635      ;
; -4.966 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.650      ; 6.605      ;
; -4.939 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.675      ; 6.603      ;
; -4.935 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.683      ; 6.607      ;
; -4.927 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.648      ; 6.564      ;
; -4.911 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.705      ; 6.605      ;
; -4.880 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.695      ; 6.564      ;
; -4.879 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.655      ; 6.523      ;
; -4.875 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.661      ; 6.525      ;
; -4.867 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.677      ; 6.533      ;
; -4.810 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.698      ; 6.497      ;
; -4.772 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.642      ; 6.403      ;
; -4.768 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.659      ; 6.416      ;
; -4.724 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.647      ; 6.360      ;
; -4.685 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.677      ; 6.351      ;
; -4.678 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.669      ; 6.336      ;
; -4.668 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.634      ; 6.291      ;
; -4.649 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.670      ; 6.308      ;
; -4.635 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 6.325      ;
; -4.620 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.646      ; 6.255      ;
; -4.615 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.685      ; 6.289      ;
; -4.581 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.698      ; 6.268      ;
; -4.515 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.658      ; 6.162      ;
; -4.514 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.652      ; 6.155      ;
; -4.498 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.655      ; 6.142      ;
; -4.478 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.649      ; 6.116      ;
; -4.468 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.656      ; 6.113      ;
; -4.452 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.632      ; 6.073      ;
; -4.395 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.641      ; 6.025      ;
; -4.362 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.711      ; 6.062      ;
; -4.356 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.688      ; 6.033      ;
; -4.350 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.653      ; 5.992      ;
; -4.342 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.643      ; 5.974      ;
; -4.336 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.682      ; 6.007      ;
; -4.331 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.655      ; 5.975      ;
; -4.330 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.692      ; 6.011      ;
; -4.299 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.681      ; 5.969      ;
; -4.274 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.657      ; 5.920      ;
; -4.193 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.638      ; 5.820      ;
; -4.170 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.718      ; 5.877      ;
; -4.125 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.686      ; 5.800      ;
; -3.933 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.655      ; 5.577      ;
; -3.931 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.644      ; 5.564      ;
; -3.861 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.646      ; 5.496      ;
; -3.855 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.667      ; 5.511      ;
; -3.828 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.701      ; 5.518      ;
; -3.774 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.672      ; 5.435      ;
; -3.706 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.661      ; 5.356      ;
; -3.651 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.652      ; 5.292      ;
; -3.499 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.677      ; 5.165      ;
; -3.403 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.649      ; 5.041      ;
; -3.202 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.913      ; 5.104      ;
; -3.173 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 5.071      ;
; -2.813 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.711      ;
; -2.785 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.683      ;
; -2.615 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.513      ;
; -2.611 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.509      ;
; -2.523 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.421      ;
; -2.493 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.913      ; 4.395      ;
; -2.405 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.303      ;
; -2.206 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.913      ; 4.108      ;
; -2.156 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 3.078      ;
; -2.156 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 3.078      ;
; -2.135 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.033      ;
; -2.124 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 3.046      ;
; -2.124 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 3.046      ;
; -2.118 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.909      ; 4.016      ;
; -2.049 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 2.971      ;
; -2.049 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 2.971      ;
; -1.986 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 2.908      ;
; -1.986 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.077     ; 2.908      ;
; -1.972 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.073     ; 2.898      ;
; -1.940 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.073     ; 2.866      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
; -1.936 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.067     ; 2.868      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                       ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.103 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.033      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.071 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 3.001      ;
; -2.069 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 3.000      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.060 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.988      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.976      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.976      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.976      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.976      ;
; -2.050 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.976      ;
; -2.043 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.966      ;
; -2.042 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.973      ;
; -2.040 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.971      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.028 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.956      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.944      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.944      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.944      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.944      ;
; -2.018 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.944      ;
; -2.013 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.944      ;
; -1.953 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.884      ;
; -1.926 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.857      ;
; -1.924 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.855      ;
; -1.897 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.828      ;
; -1.884 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.815      ;
; -1.855 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.786      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.822 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.069     ; 2.752      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.779 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.707      ;
; -1.774 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.705      ;
; -1.769 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.695      ;
; -1.769 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.695      ;
; -1.769 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.695      ;
; -1.769 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.695      ;
; -1.769 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.073     ; 2.695      ;
; -1.768 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.699      ;
; -1.745 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.676      ;
; -1.739 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.670      ;
; -1.705 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.636      ;
; -1.676 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.607      ;
; -1.658 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.589      ;
; -1.657 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.585      ;
; -1.656 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.076     ; 2.579      ;
; -1.629 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.560      ;
; -1.589 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.520      ;
; -1.560 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.491      ;
; -1.540 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.060     ; 1.979      ;
; -1.536 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.981      ;
; -1.527 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.972      ;
; -1.507 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.952      ;
; -1.495 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.940      ;
; -1.468 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.396      ;
; -1.468 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.071     ; 2.396      ;
; -1.456 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.385      ;
; -1.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.070     ; 2.358      ;
; -1.422 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.867      ;
; -1.416 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.068     ; 2.347      ;
; -1.409 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.054     ; 1.854      ;
; -1.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.075     ; 2.329      ;
; -1.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.075     ; 2.329      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.041 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50    ; 0.000        ; 2.679      ; 3.052      ;
; 0.054  ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50    ; 0.000        ; 2.764      ; 3.232      ;
; 0.355  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                          ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.358  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.358  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.597      ;
; 0.368  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.368  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.397  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.637      ;
; 0.399  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.639      ;
; 0.399  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.639      ;
; 0.399  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.639      ;
; 0.399  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.638      ;
; 0.400  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.639      ;
; 0.403  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.646      ;
; 0.408  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.651      ;
; 0.412  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.655      ;
; 0.416  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.416  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.424  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.667      ;
; 0.439  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50    ; -0.500       ; 2.679      ; 3.032      ;
; 0.545  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.785      ;
; 0.553  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.796      ;
; 0.553  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.796      ;
; 0.553  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.792      ;
; 0.554  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.797      ;
; 0.554  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.797      ;
; 0.555  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.797      ;
; 0.555  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.798      ;
; 0.556  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.798      ;
; 0.556  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.798      ;
; 0.556  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.799      ;
; 0.562  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.806      ;
; 0.568  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.811      ;
; 0.568  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.811      ;
; 0.568  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.811      ;
; 0.571  ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50    ; -0.500       ; 2.764      ; 3.249      ;
; 0.572  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.811      ;
; 0.572  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.811      ;
; 0.573  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.816      ;
; 0.576  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.819      ;
; 0.584  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.824      ;
; 0.590  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.830      ;
; 0.590  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.830      ;
; 0.592  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.593  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.594  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.834      ;
; 0.596  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.836      ;
; 0.600  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.840      ;
; 0.600  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.601  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.603  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.842      ;
; 0.603  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.842      ;
; 0.603  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.842      ;
; 0.603  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.843      ;
; 0.603  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.843      ;
; 0.604  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.843      ;
; 0.604  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.843      ;
; 0.604  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.844      ;
; 0.605  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.846      ;
; 0.605  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.844      ;
; 0.605  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.844      ;
; 0.606  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.606  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.606  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.846      ;
; 0.607  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.848      ;
; 0.607  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.846      ;
; 0.607  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.846      ;
; 0.607  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.607  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.847      ;
; 0.608  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.847      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.847      ;
; 0.608  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.847      ;
; 0.608  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.608  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.608  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.848      ;
; 0.609  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.848      ;
; 0.609  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.848      ;
; 0.609  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.848      ;
; 0.610  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                         ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.611  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.851      ;
; 0.628  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.867      ;
; 0.631  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.871      ;
; 0.633  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.872      ;
; 0.657  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.897      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.904      ;
; 0.665  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.905      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.283 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.886      ;
; 0.302 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.904      ;
; 0.320 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|tableIndex[3] ; WPU_2DWPU:Processor|Core2DWPU:Core1|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.908      ;
; 0.324 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.937      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.938      ;
; 0.331 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.938      ;
; 0.332 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.945      ;
; 0.332 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.938      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.941      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[14]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.941      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.941      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.940      ;
; 0.334 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.934      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[4]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.941      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.942      ;
; 0.335 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.336 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.943      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|addr[1]            ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.939      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.944      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.944      ;
; 0.337 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.938      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.945      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.338 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[2]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.944      ;
; 0.339 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.946      ;
; 0.339 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.944      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[13]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.939      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.937      ;
; 0.340 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.954      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[26]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.948      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.941      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.946      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.947      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.945      ;
; 0.341 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.941      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[4]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.949      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.940      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.947      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.947      ;
; 0.342 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.943      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.942      ;
; 0.343 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.948      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.942      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[11]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.944      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|addr[3]            ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.935      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.952      ;
; 0.344 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.939      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.952      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.944      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.937      ;
; 0.345 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.945      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.953      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[6]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.945      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.945      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.946      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.956      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.938      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.958      ;
; 0.346 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.947      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.936      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.932      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core0|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.951      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.949      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|addr[3]        ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0 ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.943      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.954      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.948      ;
; 0.347 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.942      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.944      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.942      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.946      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.949      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.948      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.953      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[3]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.956      ;
; 0.348 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.962      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|addr[8]            ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.951      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.949      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.943      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[16]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.948      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[26]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.949      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.950      ;
; 0.350 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.958      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.950      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|addr[0]            ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[14]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.946      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[9]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.961      ;
; 0.351 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[5]        ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.946      ;
; 0.352 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.948      ;
; 0.352 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.946      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.597      ;
; 0.368 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.608      ;
; 0.431 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.670      ;
; 0.475 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.175      ; 1.851      ;
; 0.475 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.175      ; 1.851      ;
; 0.475 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.175      ; 1.851      ;
; 0.475 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.175      ; 1.851      ;
; 0.475 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.175      ; 1.851      ;
; 0.494 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.734      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.499 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.877      ;
; 0.510 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.750      ;
; 0.514 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.754      ;
; 0.525 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.765      ;
; 0.622 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 0.860      ;
; 0.624 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.863      ;
; 0.625 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 0.863      ;
; 0.627 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.867      ;
; 0.628 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.867      ;
; 0.629 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.869      ;
; 0.631 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.870      ;
; 0.636 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.876      ;
; 0.658 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.898      ;
; 0.660 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.900      ;
; 0.668 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 0.907      ;
; 0.669 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.909      ;
; 0.677 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 0.917      ;
; 0.758 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 0.996      ;
; 0.772 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.012      ;
; 0.846 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.084      ;
; 0.848 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.086      ;
; 0.850 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.088      ;
; 0.850 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.088      ;
; 0.854 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.092      ;
; 0.873 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.066      ; 1.110      ;
; 0.896 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.134      ;
; 0.910 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.149      ;
; 0.915 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.154      ;
; 0.919 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.158      ;
; 0.923 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.163      ;
; 0.926 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.164      ;
; 0.930 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.169      ;
; 0.933 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.173      ;
; 0.936 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.175      ;
; 0.937 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.177      ;
; 0.944 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.182      ;
; 0.944 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.184      ;
; 0.946 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.186      ;
; 0.946 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.186      ;
; 0.947 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.186      ;
; 0.948 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.188      ;
; 0.948 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.188      ;
; 0.949 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.187      ;
; 0.957 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.197      ;
; 0.961 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.200      ;
; 0.964 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.204      ;
; 1.009 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.247      ;
; 1.009 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.248      ;
; 1.020 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.259      ;
; 1.021 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.259      ;
; 1.040 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.060      ; 1.271      ;
; 1.043 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.283      ;
; 1.046 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.285      ;
; 1.047 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.287      ;
; 1.054 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.065      ; 1.290      ;
; 1.054 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.294      ;
; 1.057 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.068      ; 1.296      ;
; 1.058 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.298      ;
; 1.063 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.303      ;
; 1.073 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.311      ;
; 1.074 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.069      ; 1.314      ;
; 1.082 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.065      ; 1.318      ;
; 1.089 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.065      ; 1.325      ;
; 1.097 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.335      ;
; 1.111 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.066      ; 1.348      ;
; 1.113 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.066      ; 1.350      ;
; 1.118 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.065      ; 1.354      ;
; 1.133 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.371      ;
; 1.133 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.371      ;
; 1.134 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.052      ; 0.877      ;
; 1.157 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.052      ; 0.900      ;
; 1.168 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.406      ;
; 1.178 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.065      ; 1.414      ;
; 1.194 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.432      ;
; 1.210 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.448      ;
; 1.210 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.448      ;
; 1.220 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.067      ; 1.458      ;
; 1.222 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.066      ; 1.459      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.508 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd                                                                                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.751      ;
; 0.601 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.845      ;
; 0.604 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.855      ;
; 0.614 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.858      ;
; 0.616 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.860      ;
; 0.618 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.862      ;
; 0.625 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.869      ;
; 0.629 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.872      ;
; 0.629 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.872      ;
; 0.632 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 0.875      ;
; 0.689 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.180      ; 2.070      ;
; 0.715 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.959      ;
; 0.722 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 0.966      ;
; 0.728 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.180      ; 2.109      ;
; 0.763 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.183      ; 2.147      ;
; 0.806 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.046      ;
; 0.807 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.051      ;
; 0.807 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.051      ;
; 0.807 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.047      ;
; 0.809 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.049      ;
; 0.809 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.049      ;
; 0.810 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.050      ;
; 0.810 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.050      ;
; 0.811 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.051      ;
; 0.811 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.069      ; 1.051      ;
; 0.825 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.068      ;
; 0.892 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.135      ;
; 0.896 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.144      ;
; 0.903 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.147      ;
; 0.906 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.150      ;
; 0.907 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.150      ;
; 0.910 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.153      ;
; 0.910 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.153      ;
; 0.913 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.157      ;
; 0.917 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.160      ;
; 0.917 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.160      ;
; 0.917 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.161      ;
; 0.924 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.168      ;
; 0.928 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.171      ;
; 0.943 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.187      ;
; 0.950 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.180      ; 2.331      ;
; 0.965 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.183      ; 2.349      ;
; 0.985 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.229      ;
; 0.991 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.234      ;
; 0.991 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.234      ;
; 0.995 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.238      ;
; 0.998 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.243      ;
; 1.002 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.245      ;
; 1.007 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.250      ;
; 1.009 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.252      ;
; 1.010 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.254      ;
; 1.017 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.260      ;
; 1.020 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.263      ;
; 1.020 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.263      ;
; 1.023 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.267      ;
; 1.027 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.270      ;
; 1.034 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.278      ;
; 1.067 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.180      ; 2.448      ;
; 1.079 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.324      ;
; 1.097 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.341      ;
; 1.102 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.347      ;
; 1.106 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.349      ;
; 1.108 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.352      ;
; 1.112 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.355      ;
; 1.115 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.360      ;
; 1.116 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.359      ;
; 1.117 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.360      ;
; 1.119 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.362      ;
; 1.125 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.369      ;
; 1.127 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.370      ;
; 1.130 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.373      ;
; 1.163 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.406      ;
; 1.163 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.408      ;
; 1.167 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.410      ;
; 1.186 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.431      ;
; 1.188 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.432      ;
; 1.203 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.447      ;
; 1.207 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.451      ;
; 1.211 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.454      ;
; 1.212 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.457      ;
; 1.216 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.459      ;
; 1.218 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.462      ;
; 1.222 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.465      ;
; 1.225 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.470      ;
; 1.226 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.469      ;
; 1.227 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.074      ; 1.472      ;
; 1.229 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.072      ; 1.472      ;
; 1.235 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.073      ; 1.479      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|div'                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.478 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.939      ; 2.406      ;
; -0.478 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.939      ; 2.406      ;
; -0.478 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.939      ; 2.406      ;
; -0.467 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.943      ; 2.399      ;
; -0.467 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.943      ; 2.399      ;
; -0.467 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.943      ; 2.399      ;
; -0.467 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.943      ; 2.399      ;
; -0.451 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.911      ; 2.351      ;
; -0.451 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.911      ; 2.351      ;
; -0.451 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.911      ; 2.351      ;
; -0.451 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.911      ; 2.351      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.438 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.944      ; 2.371      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.437 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.940      ; 2.366      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.402 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.936      ; 2.327      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
; -0.397 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.924      ; 2.310      ;
+--------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                               ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -0.249 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.934      ; 1.672      ;
; -0.249 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.934      ; 1.672      ;
; -0.249 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.934      ; 1.672      ;
; -0.249 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.934      ; 1.672      ;
; -0.244 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.936      ; 1.669      ;
; -0.244 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.936      ; 1.669      ;
; -0.244 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.936      ; 1.669      ;
; -0.244 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.936      ; 1.669      ;
; -0.244 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.936      ; 1.669      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.210  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.915      ; 1.694      ;
; 0.230  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.913      ; 1.672      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
; 0.239  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.919      ; 1.669      ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                         ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.081 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 4.885      ;
; 15.353 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.647      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.406 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 4.621      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.419 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.006      ; 4.586      ;
; 15.636 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 4.385      ;
; 15.636 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 4.385      ;
; 15.672 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.027      ; 4.354      ;
; 15.672 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.027      ; 4.354      ;
; 15.672 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.027      ; 4.354      ;
; 15.829 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 4.196      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.930 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 4.088      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 15.937 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.018      ; 4.080      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.088 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.852      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.100 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.836      ;
; 17.171 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.777      ;
; 17.171 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.777      ;
; 17.171 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.777      ;
; 17.171 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.777      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.333 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.608      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
; 17.941 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 2.009      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.146 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.183      ; 1.530      ;
; 0.149 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.177      ; 1.527      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.169 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 1.179      ; 1.549      ;
; 0.628 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.201      ; 1.530      ;
; 0.628 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.201      ; 1.530      ;
; 0.628 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.201      ; 1.530      ;
; 0.628 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.201      ; 1.530      ;
; 0.628 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.201      ; 1.530      ;
; 0.642 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.199      ; 1.542      ;
; 0.642 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.199      ; 1.542      ;
; 0.642 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.199      ; 1.542      ;
; 0.642 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 1.199      ; 1.542      ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|div'                                                                                                                                          ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.729 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.193      ; 2.123      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.764 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.205      ; 2.170      ;
; 0.781 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.179      ; 2.161      ;
; 0.781 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.179      ; 2.161      ;
; 0.781 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.179      ; 2.161      ;
; 0.781 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.179      ; 2.161      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.209      ; 2.204      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.794 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.214      ; 2.209      ;
; 0.818 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.213      ; 2.232      ;
; 0.818 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.213      ; 2.232      ;
; 0.818 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.213      ; 2.232      ;
; 0.818 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.213      ; 2.232      ;
; 0.825 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.208      ; 2.234      ;
; 0.825 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.208      ; 2.234      ;
; 0.825 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 1.208      ; 2.234      ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 1.585 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.845      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.127 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.378      ;
; 2.241 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.499      ;
; 2.241 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.499      ;
; 2.241 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.499      ;
; 2.241 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.499      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.317 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.562      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 2.331 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.580      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.334 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.160      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 3.665      ;
; 3.447 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.167      ; 3.785      ;
; 3.555 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 3.894      ;
; 3.555 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 3.894      ;
; 3.555 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 3.894      ;
; 3.595 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 3.929      ;
; 3.595 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 3.929      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.787 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.147      ; 4.105      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.801 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 4.141      ;
; 3.855 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.142      ; 4.168      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
; 4.065 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.149      ; 4.385      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ;
; 0.182  ; 0.400        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; 0.182  ; 0.400        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ;
; 0.183  ; 0.401        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; 0.184  ; 0.402        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; 0.185  ; 0.403        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; 0.271  ; 0.489        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; 0.281  ; 0.499        ; 0.218          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; 0.324  ; 0.510        ; 0.186          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ;
; 9.570 ; 9.803        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ;
; 9.571 ; 9.804        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.572 ; 9.805        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ;
; 9.573 ; 9.806        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 9.574 ; 9.807        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 9.575 ; 9.808        ; 0.233          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                                                                                      ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                                                                                       ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                                                                                            ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                                                                                            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                                                                               ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                                                                                       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                                                                                            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 32.923 ; 33.141       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[12]                                ;
; 32.923 ; 33.141       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[13]                                ;
; 32.923 ; 33.141       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[14]                                ;
; 32.923 ; 33.141       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[15]                                ;
; 32.925 ; 33.143       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[16]                                ;
; 32.925 ; 33.143       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[17]                                ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[0]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[10]                                ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[11]                                ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[1]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[2]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[3]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[4]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[5]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[6]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[7]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[8]                                 ;
; 32.926 ; 33.144       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[9]                                 ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[11]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[12]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[14]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[19]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[22]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[25]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ARG[30]              ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[12]             ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[14]             ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|GenReg32:ARGreg|out_val[20]                 ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|GenReg32:ARGreg|out_val[25]                 ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|GenReg32:ARGreg|out_val[31]                 ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|OperandInOut:OperandMove|ARG_wr             ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|OperandInOut:OperandMove|store_val[20]      ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|OperandInOut:OperandMove|store_val[25]      ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|OperandInOut:OperandMove|store_val[31]      ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|rden                 ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|ifwStackPush        ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|instr[0]            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core6|InstrDecoder:controller|instr[1]            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|ISnew[0]            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|op[0]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|op[2]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|op[4]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|op[5]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|op[7]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|operandSelectReg[0] ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|operandSelectReg[1] ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|operandSelectReg[2] ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|InstrDecoder:controller|operandSelectReg[3] ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][15]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][16]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][20]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][21]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][21]~reg0          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][22]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][22]~reg0          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][23]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][23]~reg0          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][29]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][30]~en            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|ARG[3][30]~reg0          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PE[3][23]~reg0           ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PE[4][2]~reg0            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PE[4][6]~reg0            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PE[5][24]~en             ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PO[4][0]~reg0            ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|PO[5][25]~en             ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[1][0]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[1][1]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[1][2]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[1][3]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[1][8]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][0]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][1]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][2]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][3]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][6]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][7]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|done[3][8]               ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|resultTop[3][2]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|resultTop[3][3]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[0][8][4]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][2][0]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][2][1]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][2][26]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][2][27]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][2][31]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][3][27]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][5][10]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][5][20]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][5][25]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][5][2]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[1][5][31]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][7][27]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][7][28]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][7][3]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][7][4]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][7][6]          ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][8][15]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][8][25]         ;
; 33.041 ; 33.259       ; 0.218          ; High Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|ParallelismManager:ParallelManager|result[4][8][2]          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                   ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; 1.098  ; 1.456  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; 2.100  ; 2.451  ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.964  ; 1.345  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; 5.838  ; 6.058  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; 5.838  ; 6.058  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; 37.103 ; 37.248 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; 28.705 ; 28.869 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; 29.763 ; 29.739 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; 32.118 ; 32.398 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; 32.360 ; 32.621 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; 34.658 ; 34.898 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; 35.175 ; 35.376 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; 36.050 ; 36.169 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; 37.103 ; 37.248 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; 36.791 ; 36.913 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                    ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; -0.699 ; -1.040 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; -1.412 ; -1.747 ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.464 ; -0.829 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; -4.655 ; -4.863 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; -4.655 ; -4.863 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; -6.136 ; -6.408 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; -8.819 ; -8.951 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; -8.670 ; -8.922 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; -8.935 ; -9.168 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; -8.084 ; -8.216 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; -7.601 ; -7.933 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; -6.136 ; -6.408 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; -6.818 ; -7.042 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; -7.097 ; -7.398 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; -6.778 ; -6.990 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 8.398 ; 8.255 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 6.963 ; 6.851 ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 8.240 ; 8.131 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.060 ; 7.917 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.163 ; 8.036 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.824 ; 7.600 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.665 ; 7.506 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.240 ; 8.131 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.226 ; 7.123 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.104 ; 6.981 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.234 ; 7.129 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 8.774 ; 8.543 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 8.268 ; 7.994 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.268 ; 7.994 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.584 ; 7.391 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.363 ; 7.201 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.617 ; 7.420 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.694 ; 7.541 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.158 ; 7.036 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.849 ; 7.629 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.177 ; 7.052 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 8.213 ; 8.111 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 4.026 ;       ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 8.422 ; 8.265 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.382 ; 8.217 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.864 ; 7.732 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.422 ; 8.265 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.551 ; 7.425 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.121 ; 7.983 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.153 ; 7.938 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.049 ; 7.877 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.242 ; 8.125 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 7.529 ; 7.344 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;       ; 3.884 ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.718 ; 9.486 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.672 ; 9.421 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 8.806 ; 8.970 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.269 ; 8.988 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 8.910 ; 8.284 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 6.645 ; 6.592 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 8.409 ; 8.247 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 7.195 ; 7.094 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 5.607 ; 5.420 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 5.505 ; 5.352 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 8.910 ; 8.284 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 5.361 ; 5.516 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 7.380 ; 7.782 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 6.536 ; 6.353 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 6.331 ; 6.169 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 5.693 ; 5.584 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 6.584 ; 6.351 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 5.662 ; 5.433 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 7.380 ; 6.834 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 7.362 ; 7.782 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 4.837 ; 4.706 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 4.837 ; 4.706 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 4.593 ; 4.420 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 4.545 ; 4.431 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 3.736 ; 3.619 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 4.767 ; 4.565 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 3.544 ; 3.670 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 5.946 ; 5.901 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 4.606 ; 4.561 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 3.824 ; 3.749 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 5.268 ; 5.022 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 4.418 ; 4.301 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 5.928 ; 5.901 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 5.946 ; 5.875 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 3.706 ; 3.676 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 4.829 ; 4.629 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 5.821 ; 5.845 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                           ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 8.027 ; 7.876 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 6.707 ; 6.596 ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 6.817 ; 6.695 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.733 ; 7.592 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.833 ; 7.707 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.507 ; 7.288 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.354 ; 7.198 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.907 ; 7.799 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 6.936 ; 6.833 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 6.817 ; 6.695 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 6.944 ; 6.839 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 8.419 ; 8.194 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 6.870 ; 6.749 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.933 ; 7.666 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.277 ; 7.088 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.065 ; 6.906 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.309 ; 7.116 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.381 ; 7.230 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 6.870 ; 6.749 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.533 ; 7.318 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 6.889 ; 6.765 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 7.881 ; 7.780 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 3.869 ;       ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 7.248 ; 7.123 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.046 ; 7.883 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.548 ; 7.418 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.083 ; 7.929 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.248 ; 7.123 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.795 ; 7.658 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.824 ; 7.613 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.726 ; 7.556 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.908 ; 7.792 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 7.224 ; 7.043 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;       ; 3.729 ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 6.166 ; 9.084 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.281 ; 5.899 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 8.447 ; 8.609 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 8.895 ; 8.622 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 4.387 ; 4.383 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 5.675 ; 5.614 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 7.430 ; 7.256 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 6.216 ; 6.111 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 4.628 ; 4.447 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 4.638 ; 4.383 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 7.878 ; 7.258 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 4.387 ; 4.554 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 3.515 ; 3.254 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 4.288 ; 4.104 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 4.109 ; 3.909 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 3.515 ; 3.339 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 4.339 ; 4.106 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 3.522 ; 3.254 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 5.171 ; 4.665 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 5.110 ; 5.605 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 2.994 ; 3.065 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 3.976 ; 3.799 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 3.700 ; 3.537 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 3.695 ; 3.534 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 3.182 ; 3.065 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 3.865 ; 3.670 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 2.994 ; 3.120 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 3.154 ; 3.124 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 4.017 ; 3.972 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 3.267 ; 3.194 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 4.653 ; 4.416 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 3.836 ; 3.723 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 5.287 ; 5.260 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 5.304 ; 5.236 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 3.154 ; 3.124 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 4.230 ; 4.037 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 5.232 ; 5.256 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 6.716 ;    ;    ; 6.864 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 6.476 ;    ;    ; 6.611 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                    ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.599 ; 10.454 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                          ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.029 ; 8.884 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                         ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.352    ; 10.497    ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                 ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 8.684     ; 8.829     ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; -7.816 ; -516.151      ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; -7.244 ; -229.422      ;
; LTM_TOP:LCDcontroller|div                                                    ; -2.320 ; -19.559       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.665 ; -18.639       ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; -0.135 ; -0.189        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 0.094  ; 0.000         ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.103  ; 0.000         ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.249  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; 0.117  ; 0.000         ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.278  ; 0.000         ;
; CLOCK_50                                                                     ; 17.185 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                  ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.048 ; -0.563        ;
; LTM_TOP:LCDcontroller|div                                                    ; 0.332  ; 0.000         ;
; CLOCK_50                                                                     ; 0.814  ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; LTM_TOP:LCDcontroller|div                                                    ; -1.000 ; -53.000       ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -1.000 ; -38.000       ;
; CLOCK_50                                                                     ; 9.202  ; 0.000         ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; 33.034 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                                            ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -7.816 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 8.261      ;
; -7.813 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.562     ; 8.250      ;
; -7.757 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 8.202      ;
; -7.690 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 8.135      ;
; -7.687 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.561     ; 8.125      ;
; -7.624 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 8.069      ;
; -7.615 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.553     ; 8.061      ;
; -7.611 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 8.070      ;
; -7.608 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.548     ; 8.059      ;
; -7.589 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 8.053      ;
; -7.588 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 8.033      ;
; -7.586 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.543     ; 8.042      ;
; -7.556 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.561     ; 7.994      ;
; -7.552 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 8.011      ;
; -7.530 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.994      ;
; -7.485 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.944      ;
; -7.482 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.547     ; 7.934      ;
; -7.469 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.562     ; 7.906      ;
; -7.463 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.927      ;
; -7.460 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.542     ; 7.917      ;
; -7.459 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.561     ; 7.897      ;
; -7.441 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.562     ; 7.878      ;
; -7.419 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.878      ;
; -7.410 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.539     ; 7.870      ;
; -7.397 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.861      ;
; -7.388 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.534     ; 7.853      ;
; -7.383 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.842      ;
; -7.361 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.825      ;
; -7.351 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.547     ; 7.803      ;
; -7.350 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 7.795      ;
; -7.329 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.542     ; 7.786      ;
; -7.314 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 7.759      ;
; -7.299 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.562     ; 7.736      ;
; -7.264 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.548     ; 7.715      ;
; -7.254 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.547     ; 7.706      ;
; -7.244 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 7.689      ;
; -7.242 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.543     ; 7.698      ;
; -7.236 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.548     ; 7.687      ;
; -7.232 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.542     ; 7.689      ;
; -7.214 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.543     ; 7.670      ;
; -7.172 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 7.617      ;
; -7.154 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.562     ; 7.591      ;
; -7.153 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.516     ; 7.636      ;
; -7.150 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.524     ; 7.625      ;
; -7.145 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.604      ;
; -7.123 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.587      ;
; -7.109 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.568      ;
; -7.104 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.520     ; 7.583      ;
; -7.101 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.528     ; 7.572      ;
; -7.094 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.548     ; 7.545      ;
; -7.094 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.516     ; 7.577      ;
; -7.087 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.510     ; 7.576      ;
; -7.087 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.551      ;
; -7.084 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.518     ; 7.565      ;
; -7.072 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.543     ; 7.528      ;
; -7.069 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.513     ; 7.555      ;
; -7.066 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.521     ; 7.544      ;
; -7.045 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.520     ; 7.524      ;
; -7.039 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.498      ;
; -7.037 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.544     ; 7.492      ;
; -7.036 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.538     ; 7.497      ;
; -7.034 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.552     ; 7.481      ;
; -7.033 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.501     ; 7.531      ;
; -7.033 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.546     ; 7.486      ;
; -7.032 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.551     ; 7.480      ;
; -7.030 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.509     ; 7.520      ;
; -7.029 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.559     ; 7.469      ;
; -7.028 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.510     ; 7.517      ;
; -7.027 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.516     ; 7.510      ;
; -7.025 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.530     ; 7.494      ;
; -7.024 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.499     ; 7.524      ;
; -7.024 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.523     ; 7.500      ;
; -7.022 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.505     ; 7.516      ;
; -7.022 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.538     ; 7.483      ;
; -7.021 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.507     ; 7.513      ;
; -7.020 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.503     ; 7.516      ;
; -7.020 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.500     ; 7.519      ;
; -7.019 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.513     ; 7.505      ;
; -7.017 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.535     ; 7.481      ;
; -7.017 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.511     ; 7.505      ;
; -7.017 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.508     ; 7.508      ;
; -7.014 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.553     ; 7.460      ;
; -7.011 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.561     ; 7.449      ;
; -7.010 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.513     ; 7.496      ;
; -6.989 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.532     ; 7.456      ;
; -6.988 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.560     ; 7.427      ;
; -6.986 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.540     ; 7.445      ;
; -6.985 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.568     ; 7.416      ;
; -6.981 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.567     ; 7.413      ;
; -6.978 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.520     ; 7.457      ;
; -6.978 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.544     ; 7.433      ;
; -6.978 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.575     ; 7.402      ;
; -6.977 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.538     ; 7.438      ;
; -6.975 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.527     ; 7.447      ;
; -6.974 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.546     ; 7.427      ;
; -6.974 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.501     ; 7.472      ;
; -6.973 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.551     ; 7.421      ;
; -6.971 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.554     ; 7.416      ;
; -6.970 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.507     ; 7.462      ;
; -6.968 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4] ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ; LTM_TOP:LCDcontroller|div ; CLOCK_50    ; 1.000        ; -0.560     ; 7.407      ;
+--------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+----------------------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                           ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -7.244 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 12.019     ;
; -7.197 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.972     ;
; -7.179 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.954     ;
; -7.124 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.899     ;
; -7.102 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.807     ; 11.898     ;
; -7.075 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.841     ; 11.837     ;
; -7.069 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.878     ;
; -7.058 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.833     ;
; -7.058 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.807     ; 11.854     ;
; -7.028 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.841     ; 11.790     ;
; -7.025 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.834     ;
; -7.010 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.841     ; 11.772     ;
; -6.972 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.807     ; 11.768     ;
; -6.955 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.841     ; 11.717     ;
; -6.939 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.748     ;
; -6.889 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.841     ; 11.651     ;
; -6.787 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.591     ;
; -6.779 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.554     ;
; -6.779 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.554     ;
; -6.743 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.547     ;
; -6.735 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.544     ;
; -6.732 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.507     ;
; -6.732 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.507     ;
; -6.714 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.489     ;
; -6.714 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.489     ;
; -6.711 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.481     ;
; -6.691 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.500     ;
; -6.664 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.434     ;
; -6.659 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.434     ;
; -6.659 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.434     ;
; -6.657 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.461     ;
; -6.646 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.416     ;
; -6.636 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.445     ;
; -6.632 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.436     ;
; -6.623 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.432     ;
; -6.608 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.383     ;
; -6.605 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.414     ;
; -6.595 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.399     ;
; -6.593 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[7]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.368     ;
; -6.593 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.368     ;
; -6.592 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.401     ;
; -6.591 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.361     ;
; -6.588 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.392     ;
; -6.579 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.349     ;
; -6.579 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.388     ;
; -6.561 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.336     ;
; -6.560 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.369     ;
; -6.551 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.326     ;
; -6.551 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.355     ;
; -6.543 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.318     ;
; -6.532 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.302     ;
; -6.529 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.299     ;
; -6.525 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[10]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.295     ;
; -6.516 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]  ; IOinterface:IOinterface|out_rd_val[11]            ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.807     ; 11.312     ;
; -6.516 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.325     ;
; -6.514 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.284     ;
; -6.513 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.322     ;
; -6.506 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[9]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.315     ;
; -6.504 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.279     ;
; -6.502 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.306     ;
; -6.493 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.302     ;
; -6.488 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.263     ;
; -6.486 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.261     ;
; -6.483 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]  ; IO_LCDcontroller:IO_LCDcontroller|touched[0]      ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.292     ;
; -6.482 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.252     ;
; -6.469 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.244     ;
; -6.469 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.278     ;
; -6.465 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.799     ; 11.269     ;
; -6.464 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.234     ;
; -6.459 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.229     ;
; -6.431 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.206     ;
; -6.430 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.239     ;
; -6.422 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[8]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.197     ;
; -6.422 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.197     ;
; -6.421 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.230     ;
; -6.416 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.191     ;
; -6.409 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.179     ;
; -6.404 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]  ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.179     ;
; -6.404 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.179     ;
; -6.393 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[5]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.163     ;
; -6.383 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.192     ;
; -6.377 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.186     ;
; -6.369 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.144     ;
; -6.366 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.175     ;
; -6.365 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[6]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.140     ;
; -6.357 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]  ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.132     ;
; -6.351 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.126     ;
; -6.349 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.124     ;
; -6.343 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[1]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.833     ; 11.113     ;
; -6.339 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10] ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.114     ;
; -6.322 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.131     ;
; -6.296 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.071     ;
; -6.291 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.100     ;
; -6.284 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]  ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.059     ;
; -6.283 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[3]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.058     ;
; -6.256 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10] ; IO_LCDcontroller:IO_LCDcontroller|last_touchx[11] ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.065     ;
; -6.236 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11] ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.045     ;
; -6.230 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[2]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 11.005     ;
; -6.218 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11] ; IOinterface:IOinterface|out_rd_val[4]             ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.828     ; 10.993     ;
; -6.212 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]  ; IO_LCDcontroller:IO_LCDcontroller|last_touchx[11] ; CLOCK_50     ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -1.794     ; 11.021     ;
+--------+----------------------------------------------------------+---------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -2.320 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.349      ; 3.646      ;
; -2.315 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.365      ; 3.657      ;
; -2.303 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.360      ; 3.640      ;
; -2.288 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.381      ; 3.646      ;
; -2.253 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.366      ; 3.596      ;
; -2.248 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.388      ; 3.613      ;
; -2.248 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.341      ; 3.566      ;
; -2.235 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.351      ; 3.563      ;
; -2.214 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.403      ; 3.594      ;
; -2.204 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.375      ; 3.556      ;
; -2.191 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.390      ; 3.558      ;
; -2.190 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.412      ; 3.579      ;
; -2.186 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.325      ; 3.488      ;
; -2.177 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.385      ; 3.539      ;
; -2.152 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.354      ; 3.483      ;
; -2.150 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.356      ; 3.483      ;
; -2.142 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.380      ; 3.499      ;
; -2.117 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.336      ; 3.430      ;
; -2.103 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.390      ; 3.470      ;
; -2.090 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.331      ; 3.398      ;
; -2.080 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.340      ; 3.397      ;
; -2.075 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.358      ; 3.410      ;
; -2.073 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.380      ; 3.430      ;
; -2.033 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.340      ; 3.350      ;
; -2.027 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.384      ; 3.388      ;
; -2.027 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.373      ; 3.377      ;
; -2.008 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.393      ; 3.378      ;
; -1.997 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.374      ; 3.348      ;
; -1.979 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.334      ; 3.290      ;
; -1.978 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.397      ; 3.352      ;
; -1.973 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.371      ; 3.321      ;
; -1.971 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.337      ; 3.285      ;
; -1.969 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.351      ; 3.297      ;
; -1.943 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.357      ; 3.277      ;
; -1.930 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.351      ; 3.258      ;
; -1.926 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.369      ; 3.272      ;
; -1.924 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.361      ; 3.262      ;
; -1.885 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.373      ; 3.235      ;
; -1.872 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.341      ; 3.190      ;
; -1.870 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.399      ; 3.246      ;
; -1.866 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.342      ; 3.185      ;
; -1.851 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.332      ; 3.160      ;
; -1.823 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.338      ; 3.138      ;
; -1.822 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.346      ; 3.145      ;
; -1.821 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.327      ; 3.125      ;
; -1.820 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.369      ; 3.166      ;
; -1.819 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.397      ; 3.193      ;
; -1.791 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.344      ; 3.112      ;
; -1.789 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.348      ; 3.114      ;
; -1.783 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.385      ; 3.145      ;
; -1.733 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.338      ; 3.048      ;
; -1.728 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.351      ; 3.056      ;
; -1.715 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.383      ; 3.075      ;
; -1.699 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.379      ; 3.055      ;
; -1.695 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.379      ; 3.051      ;
; -1.676 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.404      ; 3.057      ;
; -1.675 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.347      ; 2.999      ;
; -1.662 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.407      ; 3.046      ;
; -1.655 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.340      ; 2.972      ;
; -1.650 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.350      ; 2.977      ;
; -1.633 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.376      ; 2.986      ;
; -1.605 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.334      ; 2.916      ;
; -1.493 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.344      ; 2.814      ;
; -1.492 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.353      ; 2.822      ;
; -1.471 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.345      ; 2.793      ;
; -1.419 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.365      ; 2.761      ;
; -1.400 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.370      ; 2.747      ;
; -1.399 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.399      ; 2.775      ;
; -1.384 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.498      ; 2.859      ;
; -1.348 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.359      ; 2.684      ;
; -1.327 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.797      ;
; -1.299 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.350      ; 2.626      ;
; -1.237 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.374      ; 2.588      ;
; -1.206 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.346      ; 2.529      ;
; -1.201 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.671      ;
; -1.086 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.556      ;
; -1.040 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.510      ;
; -1.000 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.470      ;
; -0.987 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.498      ; 2.462      ;
; -0.985 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.455      ;
; -0.962 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.432      ;
; -0.827 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.498      ; 2.302      ;
; -0.752 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.222      ;
; -0.698 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.493      ; 2.168      ;
; -0.664 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.604      ;
; -0.664 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.604      ;
; -0.641 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.581      ;
; -0.641 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.581      ;
; -0.634 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.045     ; 1.576      ;
; -0.630 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.046     ; 1.571      ;
; -0.619 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.046     ; 1.560      ;
; -0.616 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.046     ; 1.557      ;
; -0.594 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.534      ;
; -0.594 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.534      ;
; -0.581 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.046     ; 1.522      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.519      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.047     ; 1.519      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.033     ; 1.525      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.033     ; 1.525      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]                                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 1.000        ; -0.033     ; 1.525      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -0.665 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.947      ;
; -0.663 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.945      ;
; -0.646 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.928      ;
; -0.644 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.926      ;
; -0.622 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.047     ; 1.562      ;
; -0.586 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.533      ;
; -0.582 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.529      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.579 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.528      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.571 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.518      ;
; -0.568 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.515      ;
; -0.567 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.512      ;
; -0.567 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.512      ;
; -0.567 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.512      ;
; -0.567 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.512      ;
; -0.567 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.512      ;
; -0.564 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.511      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.563 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.512      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.555 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.502      ;
; -0.544 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.489      ;
; -0.544 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.489      ;
; -0.544 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.489      ;
; -0.544 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.489      ;
; -0.544 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.489      ;
; -0.525 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.807      ;
; -0.523 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.805      ;
; -0.518 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.465      ;
; -0.514 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.461      ;
; -0.500 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.447      ;
; -0.496 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.443      ;
; -0.491 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.773      ;
; -0.484 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.766      ;
; -0.481 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.763      ;
; -0.473 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.755      ;
; -0.472 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.754      ;
; -0.470 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.752      ;
; -0.470 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.417      ;
; -0.466 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.413      ;
; -0.451 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.047     ; 1.391      ;
; -0.449 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.396      ;
; -0.447 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.729      ;
; -0.446 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.120      ; 1.053      ;
; -0.445 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; -0.205     ; 0.727      ;
; -0.445 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.392      ;
; -0.441 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.120      ; 1.048      ;
; -0.430 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.120      ; 1.037      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.429 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.038     ; 1.378      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.368      ;
; -0.417 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.364      ;
; -0.413 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.360      ;
; -0.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.350      ;
; -0.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.350      ;
; -0.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.350      ;
; -0.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.350      ;
; -0.405 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.042     ; 1.350      ;
; -0.402 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.349      ;
; -0.398 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; -0.040     ; 1.345      ;
; -0.383 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.120      ; 0.990      ;
; -0.382 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.114      ; 0.983      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                                                                            ; Launch Clock                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.135 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK                                                       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50    ; 0.000        ; 1.474      ; 1.558      ;
; -0.054 ; LTM_TOP:LCDcontroller|div                                                            ; LTM_TOP:LCDcontroller|div                                                                                                          ; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50    ; 0.000        ; 1.552      ; 1.717      ;
; 0.115  ; DisplayController:LCDInteface|switch                                                 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; CLOCK_50    ; 0.002        ; 1.826      ; 2.097      ;
; 0.182  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                          ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.185  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                                                                    ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                                                                  ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.191  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[0]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.313      ;
; 0.192  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.195  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.320      ;
; 0.196  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.199  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.199  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[21]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.322      ;
; 0.200  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.203  ; DisplayController:LCDInteface|switch                                                 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1] ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; CLOCK_50    ; 0.002        ; 1.826      ; 2.185      ;
; 0.205  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.330      ;
; 0.264  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.390      ;
; 0.265  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.390      ;
; 0.265  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.390      ;
; 0.266  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.391      ;
; 0.267  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.392      ;
; 0.267  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.392      ;
; 0.268  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.268  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.268  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.392      ;
; 0.269  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.394      ;
; 0.273  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.398      ;
; 0.273  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.398      ;
; 0.273  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.399      ;
; 0.277  ; DisplayController:LCDInteface|switch                                                 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; CLOCK_50    ; 0.002        ; 1.826      ; 2.259      ;
; 0.277  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.402      ;
; 0.277  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.403      ;
; 0.279  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.404      ;
; 0.280  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.403      ;
; 0.288  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.410      ;
; 0.291  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.414      ;
; 0.291  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.413      ;
; 0.291  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.413      ;
; 0.296  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[16]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[18]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[17]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[2]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[3]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.297  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[19]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.301  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[20]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[8]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.302  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[6]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[14]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.424      ;
; 0.302  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[4]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[11]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[9]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.304  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[7]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                         ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[5]                                                                                       ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[15]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                        ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[13]                                                                                      ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.304  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]                                                ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.427      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.427      ;
; 0.305  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.305  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.305  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10]                                               ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.428      ;
; 0.306  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.428      ;
; 0.306  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.428      ;
; 0.307  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.430      ;
; 0.315  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                                                                            ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.437      ;
; 0.322  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.445      ;
; 0.323  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                                                                    ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.445      ;
; 0.331  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                                                                           ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.456      ;
; 0.333  ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                                                                        ; CLOCK_50                                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.456      ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.094 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.434      ;
; 0.106 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.445      ;
; 0.117 ; WPU_2DWPU:Processor|Core2DWPU:Core1|InstrDecoder:controller|tableIndex[3] ; WPU_2DWPU:Processor|Core2DWPU:Core1|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.446      ;
; 0.123 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[4]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.466      ;
; 0.123 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.470      ;
; 0.124 ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core5|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.471      ;
; 0.124 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.462      ;
; 0.125 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.464      ;
; 0.126 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.465      ;
; 0.127 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[14]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.127 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.469      ;
; 0.128 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.465      ;
; 0.128 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.467      ;
; 0.129 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[19]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.470      ;
; 0.129 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[2]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.468      ;
; 0.130 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.130 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.469      ;
; 0.131 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.465      ;
; 0.131 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.470      ;
; 0.131 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.471      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.459      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.467      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.466      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.471      ;
; 0.132 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.479      ;
; 0.133 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[26]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.133 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.471      ;
; 0.133 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.469      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[6]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.469      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[22]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.473      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.471      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[0]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.134 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[8]        ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.471      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|addr[1]            ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0   ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.474      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[4]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[18]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.476      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[3]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[15]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.474      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[13]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[23]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.467      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[16]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.482      ;
; 0.135 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.473      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[30]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.472      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[27]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.466      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[3]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[5]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.481      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramCounter:PC|xPC[4]              ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~porta_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.459      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[29]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[18]       ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.476      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[11]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.474      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[2]        ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.471      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.480      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.480      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|data[24]       ; WPU_2DWPU:Processor|Core2DWPU:Core7|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.472      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|wrdata[6]          ; WPU_2DWPU:Processor|Core2DWPU:Core3|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.484      ;
; 0.137 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.467      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|wrdata[4]          ; WPU_2DWPU:Processor|Core2DWPU:Core0|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|addr[3]        ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0 ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[1]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|wrdata[7]          ; WPU_2DWPU:Processor|Core2DWPU:Core9|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.475      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|data[31]       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|data[21]       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|data[10]       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.474      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|wrdata[2]          ; WPU_2DWPU:Processor|Core2DWPU:Core6|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[17]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.480      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[25]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[7]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|data[9]        ; WPU_2DWPU:Processor|Core2DWPU:Core6|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[0]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.139 ; WPU_2DWPU:Processor|Core2DWPU:Core3|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core3|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a9~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.484      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core0|InstrDecoder:controller|tableIndex[1] ; WPU_2DWPU:Processor|Core2DWPU:Core0|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~portb_address_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.482      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|data[28]       ; WPU_2DWPU:Processor|Core2DWPU:Core0|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|data[12]       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a5~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|wrdata[3]          ; WPU_2DWPU:Processor|Core2DWPU:Core4|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_datain_reg0    ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.475      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[20]       ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|data[9]        ; WPU_2DWPU:Processor|Core2DWPU:Core4|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a2~porta_datain_reg0  ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.483      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.103 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.716      ; 0.933      ;
; 0.103 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.716      ; 0.933      ;
; 0.103 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.716      ; 0.933      ;
; 0.103 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.716      ; 0.933      ;
; 0.103 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.716      ; 0.933      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                  ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.106 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0                                ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.938      ;
; 0.184 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.314      ;
; 0.219 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.343      ;
; 0.249 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.371      ;
; 0.251 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.373      ;
; 0.262 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.385      ;
; 0.302 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.422      ;
; 0.314 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.438      ;
; 0.316 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.440      ;
; 0.317 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.439      ;
; 0.318 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.442      ;
; 0.319 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.441      ;
; 0.324 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.446      ;
; 0.336 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.460      ;
; 0.338 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.460      ;
; 0.340 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.462      ;
; 0.341 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.463      ;
; 0.349 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.471      ;
; 0.376 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.498      ;
; 0.380 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.500      ;
; 0.418 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.538      ;
; 0.420 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.540      ;
; 0.421 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.541      ;
; 0.422 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.542      ;
; 0.424 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.544      ;
; 0.431 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.553      ;
; 0.448 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.568      ;
; 0.461 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.583      ;
; 0.463 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.589      ;
; 0.467 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.589      ;
; 0.473 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.595      ;
; 0.476 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.600      ;
; 0.479 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.603      ;
; 0.480 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.039      ; 0.603      ;
; 0.481 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.601      ;
; 0.488 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.612      ;
; 0.491 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.613      ;
; 0.491 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.615      ;
; 0.493 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.615      ;
; 0.494 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.616      ;
; 0.496 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.618      ;
; 0.498 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.620      ;
; 0.498 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.620      ;
; 0.501 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.623      ;
; 0.513 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.633      ;
; 0.520 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.032      ; 0.636      ;
; 0.524 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.642      ;
; 0.526 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.653      ;
; 0.531 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.651      ;
; 0.536 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.654      ;
; 0.538 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.662      ;
; 0.550 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.668      ;
; 0.554 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.678      ;
; 0.557 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.679      ;
; 0.557 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.040      ; 0.681      ;
; 0.559 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.681      ;
; 0.560 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.682      ;
; 0.561 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.683      ;
; 0.562 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.680      ;
; 0.562 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.684      ;
; 0.564 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.686      ;
; 0.574 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.694      ;
; 0.575 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.695      ;
; 0.587 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.707      ;
; 0.596 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.714      ;
; 0.600 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.721      ;
; 0.606 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.728      ;
; 0.607 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.038      ; 0.729      ;
; 0.615 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.735      ;
; 0.617 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.737      ;
; 0.625 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.745      ;
; 0.627 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.036      ; 0.747      ;
; 0.627 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                    ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.034      ; 0.745      ;
; 0.631 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2] ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.032      ; 0.747      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LTM_TOP:LCDcontroller|div'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                   ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.249 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd                                                                                 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.374      ;
; 0.300 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.426      ;
; 0.303 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.432      ;
; 0.309 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.436      ;
; 0.316 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.651      ; 1.082      ;
; 0.317 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.443      ;
; 0.335 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.651      ; 1.100      ;
; 0.350 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.476      ;
; 0.353 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.656      ; 1.123      ;
; 0.359 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.485      ;
; 0.396 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.522      ;
; 0.396 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]                                                                           ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.522      ;
; 0.399 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.520      ;
; 0.399 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.520      ;
; 0.401 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.522      ;
; 0.401 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.522      ;
; 0.402 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.523      ;
; 0.402 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.527      ;
; 0.403 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.037      ; 0.524      ;
; 0.442 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.651      ; 1.207      ;
; 0.451 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.656      ; 1.221      ;
; 0.453 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.579      ;
; 0.458 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.584      ;
; 0.464 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.593      ;
; 0.471 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.597      ;
; 0.474 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.601      ;
; 0.477 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.603      ;
; 0.479 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.604      ;
; 0.486 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.651      ; 1.251      ;
; 0.486 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.612      ;
; 0.487 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.613      ;
; 0.506 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.631      ;
; 0.515 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.642      ;
; 0.519 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.650      ;
; 0.529 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.654      ;
; 0.531 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.656      ;
; 0.532 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.657      ;
; 0.533 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.659      ;
; 0.540 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.666      ;
; 0.541 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.668      ;
; 0.542 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.667      ;
; 0.543 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.669      ;
; 0.552 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.679      ;
; 0.553 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.680      ;
; 0.556 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.682      ;
; 0.573 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.656      ; 1.343      ;
; 0.578 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.656      ; 1.349      ;
; 0.580 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.708      ;
; 0.585 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.710      ;
; 0.586 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.711      ;
; 0.595 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.720      ;
; 0.596 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.721      ;
; 0.599 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.724      ;
; 0.600 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.725      ;
; 0.604 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.731      ;
; 0.607 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.734      ;
; 0.612 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.738      ;
; 0.616 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.742      ;
; 0.616 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.743      ;
; 0.619 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.745      ;
; 0.619 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.746      ;
; 0.621 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.746      ;
; 0.621 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.043      ; 0.748      ;
; 0.622 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.042      ; 0.748      ;
; 0.623 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.748      ;
; 0.627 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.752      ;
; 0.630 ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0] ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ; CLOCK_50                  ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.651      ; 1.395      ;
; 0.630 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]                                                                            ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ; LTM_TOP:LCDcontroller|div ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.041      ; 0.755      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|div'                                                                                                                                         ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.523      ; 1.383      ;
; 0.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.523      ; 1.383      ;
; 0.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.523      ; 1.383      ;
; 0.123 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.530      ; 1.384      ;
; 0.123 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.530      ; 1.384      ;
; 0.123 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.530      ; 1.384      ;
; 0.123 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.530      ; 1.384      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.137 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.531      ; 1.371      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.140 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.524      ; 1.361      ;
; 0.144 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.499      ; 1.332      ;
; 0.144 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.499      ; 1.332      ;
; 0.144 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.499      ; 1.332      ;
; 0.144 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.499      ; 1.332      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.157 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.519      ; 1.339      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
; 0.181 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 1.000        ; 0.512      ; 1.308      ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                              ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.278 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.728      ; 0.927      ;
; 0.278 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.728      ; 0.927      ;
; 0.278 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.728      ; 0.927      ;
; 0.278 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.728      ; 0.927      ;
; 0.290 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.729      ; 0.916      ;
; 0.290 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.729      ; 0.916      ;
; 0.290 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.729      ; 0.916      ;
; 0.290 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.729      ; 0.916      ;
; 0.290 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.500        ; 0.729      ; 0.916      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.616 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.566      ; 0.927      ;
; 0.627 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.564      ; 0.914      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
; 0.631 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.000        ; 0.570      ; 0.916      ;
+-------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                         ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.185 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.802      ;
; 17.355 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.021      ; 2.653      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.399 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 2.636      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.404 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.026      ; 2.609      ;
; 17.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 2.490      ;
; 17.540 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.043      ; 2.490      ;
; 17.564 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 2.470      ;
; 17.564 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 2.470      ;
; 17.564 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 2.470      ;
; 17.634 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 2.400      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.701 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.039      ; 2.325      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 17.704 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.038      ; 2.321      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.596      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.364 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.589      ;
; 18.423 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 1.538      ;
; 18.423 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 1.538      ;
; 18.423 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 1.538      ;
; 18.423 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 1.538      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.492 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 1.466      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
; 18.846 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.117      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                                                                                ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                       ; Launch Clock ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.048 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.724      ; 0.790      ;
; -0.047 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.718      ; 0.785      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; -0.038 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.000        ; 0.720      ; 0.796      ;
; 0.285  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.891      ; 0.790      ;
; 0.285  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.891      ; 0.790      ;
; 0.285  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.891      ; 0.790      ;
; 0.285  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.891      ; 0.790      ;
; 0.285  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.891      ; 0.790      ;
; 0.291  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.889      ; 0.794      ;
; 0.291  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.889      ; 0.794      ;
; 0.291  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.889      ; 0.794      ;
; 0.291  ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.500       ; 0.889      ; 0.794      ;
+--------+---------------------------------------------+-------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'LTM_TOP:LCDcontroller|div'                                                                                                                                          ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                  ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.332 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.676      ; 1.122      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.335 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.669      ; 1.118      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.345 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.681      ; 1.140      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.346 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.689      ; 1.149      ;
; 0.357 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.688      ; 1.159      ;
; 0.357 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.688      ; 1.159      ;
; 0.357 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.688      ; 1.159      ;
; 0.357 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd       ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.688      ; 1.159      ;
; 0.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.680      ; 1.155      ;
; 0.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]  ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.680      ; 1.155      ;
; 0.361 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN      ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.680      ; 1.155      ;
; 0.365 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.655      ; 1.134      ;
; 0.365 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.655      ; 1.134      ;
; 0.365 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.655      ; 1.134      ;
; 0.365 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2 ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; LTM_TOP:LCDcontroller|div ; 0.000        ; 0.655      ; 1.134      ;
+-------+---------------------------------------------+----------------------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                         ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 0.814 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.951      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.117 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.249      ;
; 1.186 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.321      ;
; 1.186 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.321      ;
; 1.186 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.321      ;
; 1.186 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.321      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.354      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.228 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.358      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.773 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.974      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.774 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.976      ;
; 1.828 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.126      ; 2.038      ;
; 1.896 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.107      ;
; 1.896 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.107      ;
; 1.896 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.107      ;
; 1.915 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.121      ;
; 1.915 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 2.121      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.027 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 2.238      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.034 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.223      ;
; 2.070 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.253      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
; 2.196 ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_0 ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 2.388      ;
+-------+---------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|div'                                                                                         ;
+--------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[9]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|blue_1[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|green_1[0] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mhd        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oDEN       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oHD        ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[1]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[5]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[6]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_R[7]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|red_1[0]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[0]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[10]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[1]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[2]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[3]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[4]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[5]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[6]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[7]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[8]   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|x_cnt[9]   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|mvd        ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[0]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[2]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[3]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[5]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[6]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_B[7]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[0]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[1]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[2]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[3]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[4]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[5]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[6]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oLCD_G[7]  ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|oVD        ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[0]   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[1]   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[2]   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; LTM_TOP:LCDcontroller|div ; Rise       ; LTM_TOP:LCDcontroller|lcd_timing_controller:u6|y_cnt[3]   ;
+--------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK'                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                        ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mACK      ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSCLK     ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSDATA~en ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSEN      ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[0]    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[1]    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[2]    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[3]    ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mST[4]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[0]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[1]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[2]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[3]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[4]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|lut_index[5]                       ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[0]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[10]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[11]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[12]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[13]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[14]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[15]                    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[1]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[2]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[3]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[4]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[5]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[6]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[7]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_data[8]                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|m3wire_str                         ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0000                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0001                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0010                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0011                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|msetup_st.0100                     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|o3WIRE_BUSY_n                      ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[0]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[1]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[2]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[3]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[4]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|lut_index[5]|clk                                             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[0]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[10]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[11]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[12]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[13]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[14]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[15]|clk                                          ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[1]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[2]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[3]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[4]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[5]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[6]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[7]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_data[8]|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|m3wire_str|clk                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|msetup_st.0000|clk                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; Rise       ; LCDcontroller|u2|msetup_st.0001|clk                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~portb_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a33~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a43~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a49~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a50~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a55~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a56~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a58~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a59~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a68~portb_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a32~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a42~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a44~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a61~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a69~portb_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a34~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a35~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a37~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a38~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a39~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a40~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a41~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a51~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a52~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a53~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a60~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a62~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a66~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a67~portb_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a45~portb_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a64~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a46~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a63~portb_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a65~portb_address_reg0 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[5]                                                                                            ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|div                                                                                                                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[0]                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[1]                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[2]                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[3]                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|address_reg_b[4]                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|oRST_2                                                                                                        ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|madc_out                                                                                               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[0]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[10]                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[11]                                                                                      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[1]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[2]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[3]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[4]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[5]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[6]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[7]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[8]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|mx_coordinate[9]                                                                                       ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[10]                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[11]                                                                                           ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[6]                                                                                            ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[7]                                                                                            ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[8]                                                                                            ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|adc_spi_controller:u4|oX_COORD[9]                                                                                            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[10]                                                                                                      ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:LCDcontroller|Reset_Delay:u3|Cont[1]                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLLclock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[0]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[10]                                                                                                                                       ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[11]                                                                                                                                       ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[1]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[2]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[3]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[4]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[5]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[6]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[7]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[8]                                                                                                                                        ;
; 33.034 ; 33.218       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[9]                                                                                                                                        ;
; 33.035 ; 33.219       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[16]                                                                                                                                       ;
; 33.035 ; 33.219       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[17]                                                                                                                                       ;
; 33.036 ; 33.220       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[12]                                                                                                                                       ;
; 33.036 ; 33.220       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[13]                                                                                                                                       ;
; 33.036 ; 33.220       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[14]                                                                                                                                       ;
; 33.036 ; 33.220       ; 0.184          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; randomIOdev:IO_random|random:randomDev1|lfsr[15]                                                                                                                                       ;
; 33.082 ; 33.312       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~porta_address_reg0                                     ;
; 33.082 ; 33.312       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a10~porta_we_reg                                           ;
; 33.082 ; 33.312       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem3|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 33.082 ; 33.312       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem3|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_re_reg       ;
; 33.082 ; 33.312       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem3|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a28~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a47~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a48~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a54~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a57~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~porta_address_reg0                                     ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a71~porta_we_reg                                           ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~porta_address_reg0                                      ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DisplayController:LCDInteface|VideoMem111:VideoRAM|altsyncram:altsyncram_component|altsyncram_ohk1:auto_generated|ram_block1a8~porta_we_reg                                            ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_re_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_we_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_address_reg0          ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_re_reg                ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|IFW_Stack:IFWstack|InstrStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_cpg1:auto_generated|ram_block1a0~porta_we_reg                ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core1|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a8~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_re_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_we_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core2|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a0~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a0~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core3|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a6~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a14~porta_address_reg0        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core5|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a4~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core8|ProgramMem:ProgramMem|ProgramROM:programmem|altsyncram:altsyncram_component|altsyncram_a262:auto_generated|ram_block1a0~porta_address_reg0         ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_re_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|Core2DWPU:Core9|ArgumentStack:ARGstack|ArgStack_RAM:stackmem|altsyncram:altsyncram_component|altsyncram_pqg1:auto_generated|ram_block1a0~porta_we_reg              ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a11~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a14~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a14~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a14~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a19~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a19~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a19~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a25~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a25~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a25~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a26~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a26~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a26~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a32~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a32~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a32~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a33~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a33~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a33~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a41~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a41~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a41~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a43~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a43~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a43~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a44~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a44~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a44~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a46~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a46~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a46~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a8~porta_re_reg        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a8~porta_we_reg        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a9~porta_re_reg        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem0|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a9~porta_we_reg        ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem1|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem1|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a10~porta_re_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem1|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a10~porta_we_reg       ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem1|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 33.083 ; 33.313       ; 0.230          ; Low Pulse Width ; PLLclock|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WPU_2DWPU:Processor|DataRam8PortManager:MemInterface|DataDual32Ram:memory|DataRAM:mem1|altsyncram:altsyncram_component|altsyncram_7ti2:auto_generated|ram_block1a12~porta_re_reg       ;
+--------+--------------+----------------+-----------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                   ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; 0.593  ; 1.380  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; 1.153  ; 1.995  ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 0.321  ; 1.179  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; 3.457  ; 4.159  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; 3.457  ; 4.159  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; 20.967 ; 21.879 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; 15.895 ; 16.997 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; 16.325 ; 17.427 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; 17.627 ; 18.736 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; 17.814 ; 18.737 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; 19.620 ; 20.571 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; 19.959 ; 20.763 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; 20.401 ; 21.220 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; 20.967 ; 21.879 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; 20.784 ; 21.681 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                    ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; -0.372 ; -1.142 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; -0.773 ; -1.600 ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.042 ; -0.881 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; -2.790 ; -3.492 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; -2.790 ; -3.492 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; -3.568 ; -4.392 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; -5.013 ; -6.043 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; -5.013 ; -5.863 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; -5.094 ; -5.977 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; -4.544 ; -5.500 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; -4.372 ; -5.235 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; -3.568 ; -4.392 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; -3.958 ; -4.753 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; -4.094 ; -5.004 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; -3.887 ; -4.758 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                   ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 4.759 ; 4.934 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 4.022 ; 4.100 ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.776 ; 4.868 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.635 ; 4.705 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.712 ; 4.798 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.490 ; 4.511 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.435 ; 4.457 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.776 ; 4.868 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.242 ; 4.237 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.145 ; 4.128 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.250 ; 4.245 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 5.013 ; 5.104 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.717 ; 4.755 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.717 ; 4.755 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.376 ; 4.382 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.273 ; 4.270 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.398 ; 4.402 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.447 ; 4.473 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.200 ; 4.183 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.523 ; 4.537 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.211 ; 4.196 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.754 ; 4.848 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 2.408 ;       ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.883 ; 4.963 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.854 ; 4.923 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.592 ; 4.628 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.883 ; 4.963 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.419 ; 4.429 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.714 ; 4.775 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.684 ; 4.720 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.675 ; 4.712 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.765 ; 4.851 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.347 ; 4.344 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;       ; 2.473 ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.567 ; 5.687 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.648 ; 5.820 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.490 ; 5.352 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.471 ; 5.598 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 5.410 ; 5.345 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 3.652 ; 3.845 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 4.832 ; 5.099 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 3.919 ; 4.131 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 3.104 ; 3.166 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 3.029 ; 3.116 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 5.410 ; 5.345 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 3.120 ; 3.044 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 4.679 ; 4.929 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 3.672 ; 3.733 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 3.620 ; 3.609 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 3.297 ; 3.118 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 3.721 ; 3.756 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 3.083 ; 3.192 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 4.502 ; 4.407 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 4.679 ; 4.929 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 2.740 ; 2.641 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 2.740 ; 2.637 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 2.517 ; 2.556 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 2.582 ; 2.459 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 2.104 ; 2.100 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 2.596 ; 2.641 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 2.054 ; 2.071 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 3.442 ; 3.632 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 2.493 ; 2.620 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 2.047 ; 2.098 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 2.766 ; 2.886 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 2.359 ; 2.449 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 3.216 ; 3.462 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 3.231 ; 3.468 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 2.019 ; 2.072 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 2.554 ; 2.649 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 3.442 ; 3.632 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                           ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 4.566 ; 4.725 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 3.886 ; 3.959 ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 3.994 ; 3.976 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.463 ; 4.528 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.539 ; 4.619 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.325 ; 4.343 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.272 ; 4.290 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.600 ; 4.686 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.089 ; 4.083 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 3.994 ; 3.976 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.097 ; 4.090 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 4.827 ; 4.912 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.048 ; 4.030 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.542 ; 4.576 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.216 ; 4.219 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.117 ; 4.112 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.237 ; 4.239 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.283 ; 4.306 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.048 ; 4.030 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.358 ; 4.370 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.060 ; 4.043 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.578 ; 4.667 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 2.333 ;       ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.259 ; 4.267 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.677 ; 4.741 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.425 ; 4.457 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.704 ; 4.779 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.259 ; 4.267 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.542 ; 4.598 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.512 ; 4.544 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.504 ; 4.538 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.589 ; 4.670 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.188 ; 4.183 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;       ; 2.392 ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 3.500 ; 5.401 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.434 ; 3.711 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.284 ; 5.153 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.267 ; 5.387 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 2.532 ; 2.485 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 3.049 ; 3.259 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 4.227 ; 4.489 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 3.314 ; 3.603 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 2.532 ; 2.611 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 2.537 ; 2.563 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 4.811 ; 4.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 2.559 ; 2.485 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 1.946 ; 1.857 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 2.325 ; 2.380 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 2.268 ; 2.279 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 1.946 ; 1.918 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 2.376 ; 2.404 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 1.953 ; 1.857 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 3.319 ; 3.076 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 3.374 ; 3.580 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 1.741 ; 1.760 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 2.179 ; 2.222 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 2.111 ; 1.984 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 2.027 ; 2.050 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 1.791 ; 1.784 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 2.109 ; 2.134 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 1.741 ; 1.760 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 1.703 ; 1.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 2.157 ; 2.280 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 1.729 ; 1.778 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 2.419 ; 2.534 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 2.028 ; 2.114 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 2.852 ; 3.088 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 2.867 ; 3.094 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 1.703 ; 1.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 2.216 ; 2.306 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 3.105 ; 3.290 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 4.043 ;    ;    ; 4.616 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 3.909 ;    ;    ; 4.474 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                  ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 6.229 ; 6.155 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                          ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.358 ; 5.284 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                         ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 6.293     ; 6.367     ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                 ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                              ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+
; LTM_SDA   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.432     ; 5.506     ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
+-----------+------------------------------------------------------------------------------+-----------+-----------+------------+------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+-------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                         ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                              ; -66.240    ; -0.135 ; -0.634   ; -0.048  ; -1.285              ;
;  CLOCK_50                                                                     ; -16.658    ; -0.135 ; 14.749   ; 0.814   ; 9.202               ;
;  LTM_TOP:LCDcontroller|div                                                    ; -5.946     ; 0.249  ; -0.634   ; 0.332   ; -1.285              ;
;  LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -2.367     ; 0.103  ; -0.252   ; -0.048  ; -1.285              ;
;  PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; -66.240    ; 0.094  ; N/A      ; N/A     ; 32.923              ;
; Design-wide TNS                                                               ; -22078.215 ; -0.189 ; -30.788  ; -0.563  ; -116.935            ;
;  CLOCK_50                                                                     ; -1130.836  ; -0.189 ; 0.000    ; 0.000   ; 0.000               ;
;  LTM_TOP:LCDcontroller|div                                                    ; -82.127    ; 0.000  ; -28.615  ; 0.000   ; -68.105             ;
;  LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -78.134    ; 0.000  ; -2.216   ; -0.563  ; -48.830             ;
;  PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; -20787.118 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                   ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; 1.290  ; 1.756  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; 2.371  ; 2.860  ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 1.034  ; 1.568  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; 6.568  ; 6.978  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; 6.568  ; 6.978  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; 40.648 ; 41.116 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; 31.302 ; 31.907 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; 32.489 ; 32.885 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; 35.111 ; 35.780 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; 35.412 ; 35.985 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; 37.972 ; 38.548 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; 38.569 ; 39.031 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; 39.500 ; 39.919 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; 40.648 ; 41.116 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; 40.298 ; 40.737 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                    ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port        ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DOUT     ; CLOCK_50                                                                     ; -0.372 ; -1.040 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_PENIRQ_n ; CLOCK_50                                                                     ; -0.773 ; -1.600 ; Rise       ; CLOCK_50                                                                     ;
; LTM_SDA          ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; -0.042 ; -0.829 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; KEY[*]           ; CLOCK_50                                                                     ; -2.790 ; -3.492 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  KEY[0]          ; CLOCK_50                                                                     ; -2.790 ; -3.492 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; SW[*]            ; CLOCK_50                                                                     ; -3.568 ; -4.392 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[1]           ; CLOCK_50                                                                     ; -5.013 ; -6.043 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[2]           ; CLOCK_50                                                                     ; -5.013 ; -5.863 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[3]           ; CLOCK_50                                                                     ; -5.094 ; -5.977 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[4]           ; CLOCK_50                                                                     ; -4.544 ; -5.500 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[5]           ; CLOCK_50                                                                     ; -4.372 ; -5.235 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[6]           ; CLOCK_50                                                                     ; -3.568 ; -4.392 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[7]           ; CLOCK_50                                                                     ; -3.958 ; -4.753 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[8]           ; CLOCK_50                                                                     ; -4.094 ; -5.004 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  SW[9]           ; CLOCK_50                                                                     ; -3.887 ; -4.758 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+------------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                     ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 9.212  ; 9.191  ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 7.667  ; 7.630  ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.044  ; 9.005  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.847  ; 8.782  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.959  ; 8.902  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.605  ; 8.428  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.438  ; 8.315  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.044  ; 9.005  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.966  ; 7.885  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.831  ; 7.730  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.974  ; 7.890  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 9.621  ; 9.476  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.076  ; 8.863  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.076  ; 8.863  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.340  ; 8.191  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.101  ; 7.979  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.376  ; 8.221  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.459  ; 8.356  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.886  ; 7.787  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.628  ; 8.450  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 7.903  ; 7.803  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 9.023  ; 8.983  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 4.416  ;        ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 9.240  ; 9.148  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.193  ; 9.098  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.649  ; 8.546  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.240  ; 9.148  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.304  ; 8.212  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.918  ; 8.841  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.951  ; 8.792  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 8.844  ; 8.718  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 9.059  ; 9.000  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 8.285  ; 8.140  ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;        ; 4.342  ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.660 ; 10.546 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.671 ; 10.551 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 9.857  ; 9.915  ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 10.229 ; 10.061 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 9.728  ; 9.230  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 7.210  ; 7.255  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 9.188  ; 9.184  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 7.804  ; 7.793  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 6.061  ; 5.924  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 5.935  ; 5.853  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 9.728  ; 9.230  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 5.880  ; 5.948  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 8.127  ; 8.570  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 7.020  ; 6.929  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 6.890  ; 6.742  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 6.250  ; 6.099  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 7.126  ; 6.993  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 6.116  ; 6.027  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 8.042  ; 7.639  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 8.127  ; 8.570  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 5.297  ; 5.166  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 5.297  ; 5.166  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 4.986  ; 4.898  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 4.984  ; 4.860  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 4.068  ; 3.998  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 5.165  ; 5.060  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 3.919  ; 3.995  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 6.442  ; 6.509  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 4.989  ; 5.003  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 4.162  ; 4.103  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 5.711  ; 5.530  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 4.805  ; 4.712  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 6.408  ; 6.501  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 6.442  ; 6.463  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 4.038  ; 4.011  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 5.237  ; 5.086  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 6.379  ; 6.509  ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+--------+--------+------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                           ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                              ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+
; LTM_ADC_DCLK ; CLOCK_50                                                                     ; 4.566 ; 4.725 ; Rise       ; CLOCK_50                                                                     ;
; LTM_ADC_DIN  ; CLOCK_50                                                                     ; 3.886 ; 3.959 ; Rise       ; CLOCK_50                                                                     ;
; LTM_B[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 3.994 ; 3.976 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.463 ; 4.528 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.539 ; 4.619 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.325 ; 4.343 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.272 ; 4.290 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.600 ; 4.686 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.089 ; 4.083 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 3.994 ; 3.976 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_B[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.097 ; 4.090 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_DEN      ; LTM_TOP:LCDcontroller|div                                                    ; 4.827 ; 4.912 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_G[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.048 ; 4.030 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.542 ; 4.576 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.216 ; 4.219 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.117 ; 4.112 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.237 ; 4.239 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.283 ; 4.306 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.048 ; 4.030 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.358 ; 4.370 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_G[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.060 ; 4.043 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_HD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.578 ; 4.667 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ; 2.333 ;       ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_R[*]     ; LTM_TOP:LCDcontroller|div                                                    ; 4.259 ; 4.267 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[0]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.677 ; 4.741 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[1]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.425 ; 4.457 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[2]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.704 ; 4.779 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[3]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.259 ; 4.267 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[4]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.542 ; 4.598 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[5]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.512 ; 4.544 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[6]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.504 ; 4.538 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
;  LTM_R[7]    ; LTM_TOP:LCDcontroller|div                                                    ; 4.589 ; 4.670 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_VD       ; LTM_TOP:LCDcontroller|div                                                    ; 4.188 ; 4.183 ; Rise       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_NCLK     ; LTM_TOP:LCDcontroller|div                                                    ;       ; 2.392 ; Fall       ; LTM_TOP:LCDcontroller|div                                                    ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 3.500 ; 5.401 ; Rise       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_ADC_DCLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.434 ; 3.711 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SCEN     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.284 ; 5.153 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; LTM_SDA      ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 5.267 ; 5.387 ; Fall       ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ;
; HEX0[*]      ; CLOCK_50                                                                     ; 2.532 ; 2.485 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[0]     ; CLOCK_50                                                                     ; 3.049 ; 3.259 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[1]     ; CLOCK_50                                                                     ; 4.227 ; 4.489 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[2]     ; CLOCK_50                                                                     ; 3.314 ; 3.603 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[3]     ; CLOCK_50                                                                     ; 2.532 ; 2.611 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[4]     ; CLOCK_50                                                                     ; 2.537 ; 2.563 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[5]     ; CLOCK_50                                                                     ; 4.811 ; 4.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX0[6]     ; CLOCK_50                                                                     ; 2.559 ; 2.485 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX1[*]      ; CLOCK_50                                                                     ; 1.946 ; 1.857 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[0]     ; CLOCK_50                                                                     ; 2.325 ; 2.380 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[1]     ; CLOCK_50                                                                     ; 2.268 ; 2.279 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[2]     ; CLOCK_50                                                                     ; 1.946 ; 1.918 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[3]     ; CLOCK_50                                                                     ; 2.376 ; 2.404 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[4]     ; CLOCK_50                                                                     ; 1.953 ; 1.857 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[5]     ; CLOCK_50                                                                     ; 3.319 ; 3.076 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX1[6]     ; CLOCK_50                                                                     ; 3.374 ; 3.580 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; HEX2[*]      ; CLOCK_50                                                                     ; 1.741 ; 1.760 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[0]     ; CLOCK_50                                                                     ; 2.179 ; 2.222 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[2]     ; CLOCK_50                                                                     ; 2.111 ; 1.984 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[3]     ; CLOCK_50                                                                     ; 2.027 ; 2.050 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[4]     ; CLOCK_50                                                                     ; 1.791 ; 1.784 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[5]     ; CLOCK_50                                                                     ; 2.109 ; 2.134 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  HEX2[6]     ; CLOCK_50                                                                     ; 1.741 ; 1.760 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
; LEDR[*]      ; CLOCK_50                                                                     ; 1.703 ; 1.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[1]     ; CLOCK_50                                                                     ; 2.157 ; 2.280 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[2]     ; CLOCK_50                                                                     ; 1.729 ; 1.778 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[3]     ; CLOCK_50                                                                     ; 2.419 ; 2.534 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[4]     ; CLOCK_50                                                                     ; 2.028 ; 2.114 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[5]     ; CLOCK_50                                                                     ; 2.852 ; 3.088 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[6]     ; CLOCK_50                                                                     ; 2.867 ; 3.094 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[7]     ; CLOCK_50                                                                     ; 1.703 ; 1.754 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[8]     ; CLOCK_50                                                                     ; 2.216 ; 2.306 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
;  LEDR[9]     ; CLOCK_50                                                                     ; 3.105 ; 3.290 ; Rise       ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ;
+--------------+------------------------------------------------------------------------------+-------+-------+------------+------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 7.487 ;    ;    ; 7.773 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; LTM_GREST   ; 3.909 ;    ;    ; 4.474 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_ADC_DCLK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_ADC_DIN   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_GREST     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_SDA       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LTM_ADC_BUSY            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_SDA                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LTM_ADC_PENIRQ_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_ADC_DOUT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LTM_ADC_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_ADC_DIN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_GREST     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LTM_ADC_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_ADC_DIN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_GREST     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LTM_ADC_DCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_ADC_DIN   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_DEN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_GREST     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_HD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_NCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_SCEN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_VD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_SDA       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3516         ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50                                                                     ; 22657235     ; 1        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50                                                                     ; 1            ; 1        ; 0        ; 0        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; CLOCK_50                                                                     ; 3147         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|div                                                    ; 159          ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|div                                                    ; LTM_TOP:LCDcontroller|div                                                    ; 420          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 15           ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 278          ; 22       ; 26       ; 81       ;
; CLOCK_50                                                                     ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; 3516         ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|div                                                    ; CLOCK_50                                                                     ; 22657235     ; 1        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; CLOCK_50                                                                     ; 1            ; 1        ; 0        ; 0        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; CLOCK_50                                                                     ; 3147         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|div                                                    ; 159          ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|div                                                    ; LTM_TOP:LCDcontroller|div                                                    ; 420          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                     ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 15           ; 0        ; 0        ; 0        ;
; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 278          ; 22       ; 26       ; 81       ;
; CLOCK_50                                                                     ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; PLLclock|altpll_component|auto_generated|pll1|clk[0]                         ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                                                     ; 100      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; LTM_TOP:LCDcontroller|div                                                    ; 50       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 13       ; 0        ; 9        ; 0        ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                                                     ; 100      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; LTM_TOP:LCDcontroller|div                                                    ; 50       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK ; 13       ; 0        ; 9        ; 0        ;
+------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 13    ; 13    ;
; Unconstrained Input Port Paths  ; 11284 ; 11284 ;
; Unconstrained Output Ports      ; 62    ; 62    ;
; Unconstrained Output Port Paths ; 117   ; 117   ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 09 10:29:54 2012
Info: Command: quartus_sta 2DWPU -c 2DWPU
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE2_115_LTM_TEST" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_LTM_TEST -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_LTM_TEST -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_LTM_TEST -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_LTM_TEST -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2DWPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLLclock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 3 -duty_cycle 50.00 -name {PLLclock|altpll_component|auto_generated|pll1|clk[0]} {PLLclock|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK
    Info (332105): create_clock -period 1.000 -name LTM_TOP:LCDcontroller|div LTM_TOP:LCDcontroller|div
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -66.240
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -66.240    -20787.118 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -16.658     -1130.836 CLOCK_50 
    Info (332119):    -5.946       -82.127 LTM_TOP:LCDcontroller|div 
    Info (332119):    -2.367       -78.134 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is -0.065
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.065        -0.065 CLOCK_50 
    Info (332119):     0.289         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.407         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.557         0.000 LTM_TOP:LCDcontroller|div 
Info (332146): Worst-case recovery slack is -0.634
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.634       -28.615 LTM_TOP:LCDcontroller|div 
    Info (332119):    -0.252        -2.173 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    14.749         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.836         0.000 LTM_TOP:LCDcontroller|div 
    Info (332119):     1.763         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285       -68.105 LTM_TOP:LCDcontroller|div 
    Info (332119):    -1.285       -48.830 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     9.565         0.000 CLOCK_50 
    Info (332119):    32.981         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -53.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -53.504    -16661.722 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -15.136     -1019.672 CLOCK_50 
    Info (332119):    -5.394       -70.472 LTM_TOP:LCDcontroller|div 
    Info (332119):    -2.103       -68.726 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is -0.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.041        -0.041 CLOCK_50 
    Info (332119):     0.283         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.508         0.000 LTM_TOP:LCDcontroller|div 
Info (332146): Worst-case recovery slack is -0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.478       -21.296 LTM_TOP:LCDcontroller|div 
    Info (332119):    -0.249        -2.216 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    15.081         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.146         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.729         0.000 LTM_TOP:LCDcontroller|div 
    Info (332119):     1.585         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.285       -68.105 LTM_TOP:LCDcontroller|div 
    Info (332119):    -1.285       -48.830 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     9.570         0.000 CLOCK_50 
    Info (332119):    32.923         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {LTM_TOP:LCDcontroller|div}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLLclock|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {LTM_TOP:LCDcontroller|div}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.816      -516.151 CLOCK_50 
    Info (332119):    -7.244      -229.422 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.320       -19.559 LTM_TOP:LCDcontroller|div 
    Info (332119):    -0.665       -18.639 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
Info (332146): Worst-case hold slack is -0.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.135        -0.189 CLOCK_50 
    Info (332119):     0.094         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.103         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.249         0.000 LTM_TOP:LCDcontroller|div 
Info (332146): Worst-case recovery slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 LTM_TOP:LCDcontroller|div 
    Info (332119):     0.278         0.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):    17.185         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.048        -0.563 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     0.332         0.000 LTM_TOP:LCDcontroller|div 
    Info (332119):     0.814         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -53.000 LTM_TOP:LCDcontroller|div 
    Info (332119):    -1.000       -38.000 LTM_TOP:LCDcontroller|lcd_spi_cotroller:u2|three_wire_controller:u0|mSPI_CLK 
    Info (332119):     9.202         0.000 CLOCK_50 
    Info (332119):    33.034         0.000 PLLclock|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 1240 megabytes
    Info: Processing ended: Wed May 09 10:33:50 2012
    Info: Elapsed time: 00:03:56
    Info: Total CPU time (on all processors): 00:03:54


