;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -201, <20
	DJN 0, 900
	ADD -30, 9
	MOV -201, <20
	CMP @-127, 100
	ADD -30, 9
	ADD -30, 9
	SLT <300, 90
	SLT <300, 90
	SUB 0, @-0
	SLT <300, 90
	SPL 0, <702
	SUB #0, -30
	SLT 331, 80
	SUB -207, <-100
	SUB -0, 0
	SLT 331, 80
	SUB -0, 0
	SLT 331, 80
	DJN 0, 900
	DJN 0, 900
	DJN 0, 900
	ADD -30, 9
	SUB -0, 0
	SUB -127, 100
	DJN 0, 900
	ADD -30, 9
	SLT <300, 90
	SUB @121, 106
	SUB 0, 300
	ADD 260, 60
	SLT <300, 90
	CMP 331, 80
	SUB 310, 800
	SUB 310, 800
	SUB 310, 800
	SUB <0, -0
	SUB -0, 0
	SUB @600, 2
	DJN @900, 930
	MOV -1, <-20
	SUB #0, -31
	SUB #0, -31
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	MOV -201, <20
	SUB #0, -30
