EESchema-LIBRARY Version 2.3  Date: Срд 20 Мар 2013 01:03:06
#encoding utf-8
#
# A13
#
DEF A13 U 0 40 Y Y 3 F N
F0 "U" 0 -100 50 H V C CNN
F1 "A13" 0 100 50 H V C CNN
F2 "MODULE" 0 0 50 H I C CNN
F3 "DOCUMENTATION" 0 0 50 H I C CNN
DRAW
S -2450 -3200 2450 2250 1 0 0 N
S -1450 -600 1450 600 2 0 0 N
S -1700 -1550 1700 1550 3 0 0 N
X VDD1_CPU 4 -950 -3500 300 U 50 50 1 1 W
X VCC1 5 -850 -3500 300 U 50 50 1 1 I
X VDD2_CPU 9 -750 -3500 300 U 50 50 1 1 W
X PB10/SPI2_CS1/EINT24 10 -2750 2050 300 R 50 50 1 1 B
X VRP 80 -2750 1350 300 R 50 50 1 1 B
X TPY1 90 -2750 450 300 R 50 50 1 1 B
X VDD3_CPU 11 -650 -3500 300 U 50 50 1 1 W
X AVCC 81 -150 -3500 300 U 50 50 1 1 W
X X24MOUT 91 -2750 250 300 R 50 50 1 1 O
X PG9/SPI1_CS0/UART3_TX 12 -2750 1950 300 R 50 50 1 1 B
X VRA2 82 -2750 1250 300 R 50 50 1 1 B
X X24MIN 92 -2750 150 300 R 50 50 1 1 I
X PGA10/SPI1_CLK/UART3_RX/EINT10 13 -2750 1850 300 R 50 50 1 1 B
X VDD2_INT 73 -350 -3500 300 U 50 50 1 1 W
X VRA1 83 -2750 1150 300 R 50 50 1 1 U
X UDM0 93 2750 -2200 300 L 50 50 1 1 B
X PG11/SPI1_MOSI/UART3_CTS/EINT11 14 -2750 1750 300 R 50 50 1 1 B
X HPOUTL 74 2750 -2700 300 L 50 50 1 1 O
X MICIN1 84 -2750 1050 300 R 50 50 1 1 I
X UDP0 94 2750 -2100 300 L 50 50 1 1 B
X PG12/SPI1_MISO/UART3_RTS/EINT12 15 -2750 1650 300 R 50 50 1 1 B
X VDD1_INT 35 -450 -3500 300 U 50 50 1 1 W
X HPBP 75 2750 -2600 300 L 50 50 1 1 O
X VMIC 85 -2750 950 300 R 50 50 1 1 W
X UDM1 95 2750 -1900 300 L 50 50 1 1 B
X VDD4_CPU 16 -550 -3500 300 U 50 50 1 1 W
X V33_HP 76 -250 -3500 300 U 50 50 1 1 W
X LRADC 86 -2750 850 300 R 50 50 1 1 I
X UDP1 96 2750 -1800 300 L 50 50 1 1 B
X DZQ 17 -2750 1550 300 R 50 50 1 1 I
X HPCOM 77 2750 -2500 300 L 50 50 1 1 O
X TPX2 87 -2750 750 300 R 50 50 1 1 I
X V33_USB 97 -50 -3500 300 U 50 50 1 1 W
X SVREF 18 -2750 1450 300 R 50 50 1 1 I
X HPOUTR 78 2750 -2400 300 L 50 50 1 1 O
X TPY2 88 -2750 650 300 R 50 50 1 1 I
X VDD3-INT 98 50 -3500 300 U 50 50 1 1 W
X AGND 79 950 2550 300 D 50 50 1 1 W
X TPX1 89 -2750 550 300 R 50 50 1 1 I
X VCC2 100 150 -3500 300 U 50 50 1 1 W
X (PF2)SDC0_CLK 110 2750 -1300 300 L 50 50 1 1 B
X (SDC2_D2/PE6)CSI_D2 120 -2750 -650 300 R 50 50 1 1 B
X (PD23)LCD_D23 130 2750 -150 300 L 50 50 1 1 B
X (PD11)LCD_D11 140 2750 850 300 L 50 50 1 1 B
X PB3/EINT17 150 -2750 -1850 300 R 50 50 1 1 B
X PB18 160 2750 1750 300 L 50 50 1 1 B
X (PB0)TWI0-SCK 101 2750 -1600 300 L 50 50 1 1 B
X (PF3)SDC0_CMD 111 2750 -1200 300 L 50 50 1 1 B
X (SDC2_D3/PE7)CSI_D3 121 -2750 -750 300 R 50 50 1 1 B
X (PD22)LCD_D22 131 2750 -50 300 L 50 50 1 1 B
X (PD10)LCD_D10 141 2750 950 300 L 50 50 1 1 B
X (UART1_RX/EINT4)PG4 151 -2750 -1350 300 R 50 50 1 1 B
X PB17 161 2750 1850 300 L 50 50 1 1 B
X (PB1)TWI0-SDA 102 2750 -1500 300 L 50 50 1 1 B
X (PF4)SDC0_D3 112 2750 -1100 300 L 50 50 1 1 B
X (SDC2_CMD/PE8)CSI_D4 122 -2750 -850 300 R 50 50 1 1 B
X (PD21)LCD_D21 132 2750 50 300 L 50 50 1 1 B
X VCC3 142 350 -3500 300 U 50 50 1 1 W
X (UART1_TX/EINT3)PG3 152 -2750 -1450 300 R 50 50 1 1 B
X PB2/EINT16 103 -2750 -1650 300 R 50 50 1 1 B
X (PF5)SDC0_D2 113 2750 -1000 300 L 50 50 1 1 B
X (SDC2_CLK/PE9)CSI_D5 123 -2750 -950 300 R 50 50 1 1 B
X (PD20)LCD_D20 133 2750 150 300 L 50 50 1 1 B
X (PD7)LCD_D7 143 2750 1050 300 L 50 50 1 1 B
X PG2/EINT2 153 -2750 -1950 300 R 50 50 1 1 B
X VCC4 163 650 -3500 300 U 50 50 1 1 W
X VDD8_CPU 173 950 -3500 300 U 50 50 1 1 W
X PB4/EINT18 104 -2750 -1750 300 R 50 50 1 1 B
X CSI_PCLK/SPI2_CS0/EINT14/PE0 114 -2750 -50 300 R 50 50 1 1 B
X (UART1_TX/PE10)CSI_D6 124 -2750 -1050 300 R 50 50 1 1 B
X (PD19)LCD_D19 134 2750 250 300 L 50 50 1 1 B
X (PD6)LCD_D6 144 2750 1150 300 L 50 50 1 1 B
X PG1/EINT1 154 -2750 -2050 300 R 50 50 1 1 B
X VDD6_CPU 164 750 -3500 300 U 50 50 1 1 W
X PB15 105 2750 2050 300 L 50 50 1 1 B
X CSI_MCLK/SPI2_CLK/EINT15/PE1 115 -2750 -150 300 R 50 50 1 1 B
X (UART1_RX/PE11)CSI_D7 125 -2750 -1150 300 R 50 50 1 1 B
X (PD18)LCD_D18 135 2750 350 300 L 50 50 1 1 B
X (PD5)LCD_D5 145 2750 1250 300 L 50 50 1 1 B
X PG0/EINT0 155 -2750 -2150 300 R 50 50 1 1 B
X PB16 106 2750 1950 300 L 50 50 1 1 B
X (SPI2_MOSI/PE2)CSI_HSYNC 116 -2750 -250 300 R 50 50 1 1 B
X (PD27)LCD_VSYNC 126 2750 -550 300 L 50 50 1 1 B
X (PD15)LCD_D15 136 2750 450 300 L 50 50 1 1 B
X (PD4)LCD_D4 146 2750 1350 300 L 50 50 1 1 B
X VDD5_CPU 156 550 -3500 300 U 50 50 1 1 W
X (PF0)SDC0_D1 107 2750 -900 300 L 50 50 1 1 B
X (SPI2_MISO/PE3)CSI_VSYNC 117 -2750 -350 300 R 50 50 1 1 B
X (PD26)LCD_HSYNC 127 2750 -450 300 L 50 50 1 1 B
X (PD14)LCD_D14 137 2750 550 300 L 50 50 1 1 B
X (PD3)LCD_D3 147 2750 1450 300 L 50 50 1 1 B
X UBOOT 157 -2750 -2350 300 R 50 50 1 1 B
X (PF1)SDC0_D0 108 2750 -800 300 L 50 50 1 1 B
X (SDC2_D0/PE4)CSI_D0 118 -2750 -450 300 R 50 50 1 1 B
X (PD25)LCD_DE 128 2750 -350 300 L 50 50 1 1 B
X (PD13)LCD_D13 138 2750 650 300 L 50 50 1 1 B
X (PD2)LCD_D2 148 2750 1550 300 L 50 50 1 1 B
X NMI_N 158 -2750 -2550 300 R 50 50 1 1 U
X VDD4_INT 109 250 -3500 300 U 50 50 1 1 W
X (SDC2_D1/PE5)CSI_D1 119 -2750 -550 300 R 50 50 1 1 B
X (PD24)LCD_CLK 129 2750 -250 300 L 50 50 1 1 B
X (PD12)LCD_D12 139 2750 750 300 L 50 50 1 1 B
X VDD5_INT 149 450 -3500 300 U 50 50 1 1 W
X RESET_N 159 -2750 -2750 300 R 50 50 1 1 U
X VDD7_CPU 169 850 -3500 300 U 50 50 1 1 W
X (PC5)NRE 1 1750 -400 300 L 50 50 2 1 O
X (PC4)NCE0 2 1750 -300 300 L 50 50 2 1 O
X (SPI0_CS0/PC3)NCE1 3 1750 -200 300 L 50 50 2 1 O
X (SPI0_CLK/PC2)NCLE 6 1750 -100 300 L 50 50 2 1 O
X (SPI0_MISO/PC1)NALE 7 1750 0 300 L 50 50 2 1 O
X (SPI0_MOSI/PC0)NWE 8 1750 100 300 L 50 50 2 1 O
X (SDC2_D3/PC11)NDQ3 170 -1750 -100 300 R 50 50 2 1 B
X (SDC2_D2/PC10)NDQ2 171 -1750 -200 300 R 50 50 2 1 B
X NDQS/PC19 162 -1750 400 300 R 50 50 2 1 B
X (SDC2_D1/PC9)NDQ1 172 -1750 -300 300 R 50 50 2 1 B
X (SDC2_D0/PC8)NDQ0 174 -1750 -400 300 R 50 50 2 1 B
X (SDC2_D7/PC15)NDQ7 165 -1750 300 300 R 50 50 2 1 B
X (SDC2_CLK/PC7)NRB1 175 1750 200 300 L 50 50 2 1 B
X (SDC2_D6/PC14)NDQ6 166 -1750 200 300 R 50 50 2 1 B
X (SDC2_CMD/PC6)NRB0 176 1750 300 300 L 50 50 2 1 B
X (SDC2_D5/PC13)NDQ5 167 -1750 100 300 R 50 50 2 1 B
X (SDC2_D4/PC12)NDQ4 168 -1750 0 300 R 50 50 2 1 B
X DDR3_D6 20 -2000 1250 300 R 50 50 3 1 B
X VCC2_DRAM 30 -100 -1850 300 U 50 50 3 1 W
X DDR3_D1 40 -2000 -250 300 R 50 50 3 1 B
X DDR3_A12 50 2000 -650 300 L 50 50 3 1 O
X DDR3_WE 60 2000 250 300 L 50 50 3 1 O
X DDR3_RST 70 2000 1150 300 L 50 50 3 1 O
X DDR3_D2 21 -2000 1150 300 R 50 50 3 1 B
X DDR3_DQS0 31 -2000 550 300 R 50 50 3 1 B
X DDR3_D3 41 -2000 -350 300 R 50 50 3 1 B
X DDR3_A4 51 2000 -550 300 L 50 50 3 1 O
X DDR3_BA2 61 2000 350 300 L 50 50 3 1 O
X DDR3_A7 71 2000 1250 300 L 50 50 3 1 O
X DDR3_D0 22 -2000 1050 300 R 50 50 3 1 B
X DDR3_DQS0_N 32 -2000 450 300 R 50 50 3 1 B
X DDR3_D7 42 -2000 -450 300 R 50 50 3 1 B
X DDR3_A1 52 2000 -450 300 L 50 50 3 1 O
X VCC5_DRAM 62 200 -1850 300 U 50 50 3 1 W
X DDR3_ODT 72 2000 1350 300 L 50 50 3 1 O
X VCC1_DRAM 23 -200 -1850 300 U 50 50 3 1 W
X DDR3_DQS1 33 -2000 350 300 R 50 50 3 1 B
X VCC3_DRAM 43 0 -1850 300 U 50 50 3 1 W
X VCC4_DRAM 53 100 -1850 300 U 50 50 3 1 W
X DDR3_BA0 63 2000 450 300 L 50 50 3 1 O
X DDR3_D11 24 -2000 950 300 R 50 50 3 1 B
X DDR3_DQS1_N 34 -2000 250 300 R 50 50 3 1 B
X DDR3_D5 44 -2000 -550 300 R 50 50 3 1 B
X DDR3_A6 54 2000 -350 300 L 50 50 3 1 O
X DDR3_A0 64 2000 550 300 L 50 50 3 1 O
X DDR3_D9 25 -2000 850 300 R 50 50 3 1 B
X DDR3_CK 45 2000 -1150 300 L 50 50 3 1 O
X DDR3_A8 55 2000 -250 300 L 50 50 3 1 O
X DDR3_A3 65 2000 650 300 L 50 50 3 1 O
X DDR3_D13 26 -2000 750 300 R 50 50 3 1 B
X DDR3_D12 36 -2000 150 300 R 50 50 3 1 B
X DDR3_CK_N 46 2000 -1050 300 L 50 50 3 1 O
X DDR3_A11 56 2000 -150 300 L 50 50 3 1 O
X DDR3_A2 66 2000 750 300 L 50 50 3 1 O
X DDR3_D15 27 -2000 650 300 R 50 50 3 1 B
X DDR3_D8 37 -2000 50 300 R 50 50 3 1 B
X DDR3_CKE 47 2000 -950 300 L 50 50 3 1 O
X DDR3_A14 57 2000 -50 300 L 50 50 3 1 O
X DDR3_A5 67 2000 850 300 L 50 50 3 1 O
X DDR3_DM1 28 2000 -1350 300 L 50 50 3 1 O
X DDR3_D14 38 -2000 -50 300 R 50 50 3 1 B
X DDR3_A10 48 2000 -850 300 L 50 50 3 1 O
X DDR3_RAS 58 2000 50 300 L 50 50 3 1 O
X DDR3_A13 68 2000 950 300 L 50 50 3 1 O
X DDR3_D4 19 -2000 1350 300 R 50 50 3 1 B
X DDR3_DM0 29 2000 -1250 300 L 50 50 3 1 O
X DDR3_D10 39 -2000 -150 300 R 50 50 3 1 B
X DDR3_BA1 49 2000 -750 300 L 50 50 3 1 O
X DDR3_CAS 59 2000 150 300 L 50 50 3 1 O
X DDR3_A9 69 2000 1050 300 L 50 50 3 1 O
ENDDRAW
ENDDEF
#
#End Library
