{
    "@odata.type": "#Processor.v1_20_1.Processor",
    "Id": "CPU",
    "Name": "CPU with CXL ports",
    "Description": "CPU with CXL ports",
    "ProcessorType": "CPU",
    "ProcessorArchitecture": "x86",
    "InstructionSet": "x86-64",
    "Manufacturer": "Intel(R) Corporation",
    "UUID": "86D53A7B-D29A-3287-BA23-EF43A27BC6B9",
    "Status": {
        "State": "Enabled",
        "Health": "OK",
        "HealthRollup": "OK"
    },
    "Ports": {
        "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports"
    },
    "Links": {
        "ConnectedProcessors": [
            {
                "@odata.id": "/redfish/v1/Chassis/CXLType1/Processors/FPGA"
            },
            {
                "@odata.id": "/redfish/v1/Chassis/CXLType2/Processors/GPU"
            }
        ],
        "Memory": [
            {
                "@odata.id": "/redfish/v1/Systems/CXL-System/Memory/CXL2"
            },
            {
                "@odata.id": "/redfish/v1/Systems/CXL-System/Memory/CXL3"
            },
            {
                "@odata.id": "/redfish/v1/Systems/CXL-System/Memory/RCXL2"
            },
            {
                "@odata.id": "/redfish/v1/Systems/CXL-System/Memory/RCXL3"
            }
        ],
        "Endpoints": [
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I1"
            },
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I2"
            },
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I3"
            }
        ]
    },
    "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU",
    "@Redfish.Copyright": "Copyright 2014-2025 DMTF. For the full DMTF copyright policy, see http://www.dmtf.org/about/policies/copyright."
}