<profile>

<section name = "Vivado HLS Report for 'tiled_matvec'" level="0">
<item name = "Date">Mon Jun  1 11:30:30 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">matvec</item>
<item name = "Solution">solution3</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.610 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 20, 0.170 us, 0.200 us, 14, 14, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_memset_y_proc_U0">Loop_memset_y_proc, 13, 13, 0.130 us, 0.130 us, 13, 13, none</column>
<column name="Block_tiled_matvec_U0">Block_tiled_matvec_s, 1, 4, 10.000 ns, 40.000 ns, 1, 4, none</column>
<column name="Loop_5_proc_U0">Loop_5_proc, 5, 5, 50.000 ns, 50.000 ns, 5, 5, none</column>
<column name="Loop_1_proc10_U0">Loop_1_proc10, 11, 11, 0.110 us, 0.110 us, 11, 11, none</column>
<column name="tiled_matvec_entry3_U0">tiled_matvec_entry3, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="tiled_matvec_entry12_U0">tiled_matvec_entry12, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">0, -, 20, 176, -</column>
<column name="Instance">-, 3, 352, 830, -</column>
<column name="Memory">0, -, 128, 2, 0</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 12, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Block_tiled_matvec_U0">Block_tiled_matvec_s, 0, 0, 102, 148, 0</column>
<column name="Loop_1_proc10_U0">Loop_1_proc10, 0, 0, 79, 180, 0</column>
<column name="Loop_5_proc_U0">Loop_5_proc, 0, 0, 42, 162, 0</column>
<column name="Loop_memset_y_proc_U0">Loop_memset_y_proc, 0, 3, 124, 282, 0</column>
<column name="tiled_matvec_entry12_U0">tiled_matvec_entry12, 0, 0, 2, 29, 0</column>
<column name="tiled_matvec_entry3_U0">tiled_matvec_entry3, 0, 0, 3, 29, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="x_U">tiled_matvec_x, 0, 64, 1, 0, 2, 32, 2, 128</column>
<column name="y_U">tiled_matvec_y, 0, 64, 1, 0, 2, 32, 2, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="A_U">0, 5, 0, -, 4, 32, 128</column>
<column name="i2_c1_U">0, 5, 0, -, 2, 32, 64</column>
<column name="i2_c_U">0, 5, 0, -, 2, 32, 64</column>
<column name="i2_load_loc_c_U">0, 5, 0, -, 3, 32, 96</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_tiled_matvec_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_1_proc10_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_5_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="tiled_matvec_entry3_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_tiled_matvec_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_1_proc10_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_5_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="tiled_matvec_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_tiled_matvec_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_1_proc10_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_5_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_tiled_matvec_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Block_tiled_matvec_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_1_proc10_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_5_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Block_tiled_matvec_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_1_proc10_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_5_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_tiled_matvec_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="tiled_matvec_entry3_U0_ap_ready_count">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Block_tiled_matvec_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_1_proc10_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_5_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Block_tiled_matvec_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_1_proc10_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_5_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_tiled_matvec_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="tiled_matvec_entry3_U0_ap_ready_count">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_matvec, return value</column>
<column name="Atile_V_vec_0_dout">in, 32, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_empty_n">in, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_0_read">out, 1, ap_fifo, Atile_V_vec_0, pointer</column>
<column name="Atile_V_vec_1_dout">in, 32, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_empty_n">in, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="Atile_V_vec_1_read">out, 1, ap_fifo, Atile_V_vec_1, pointer</column>
<column name="xtile_V_vec_0_dout">in, 32, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_0_empty_n">in, 1, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_0_read">out, 1, ap_fifo, xtile_V_vec_0, pointer</column>
<column name="xtile_V_vec_1_dout">in, 32, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="xtile_V_vec_1_empty_n">in, 1, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="xtile_V_vec_1_read">out, 1, ap_fifo, xtile_V_vec_1, pointer</column>
<column name="ypartial_address0">out, 3, ap_memory, ypartial, array</column>
<column name="ypartial_ce0">out, 1, ap_memory, ypartial, array</column>
<column name="ypartial_d0">out, 32, ap_memory, ypartial, array</column>
<column name="ypartial_q0">in, 32, ap_memory, ypartial, array</column>
<column name="ypartial_we0">out, 1, ap_memory, ypartial, array</column>
<column name="ypartial_address1">out, 3, ap_memory, ypartial, array</column>
<column name="ypartial_ce1">out, 1, ap_memory, ypartial, array</column>
<column name="ypartial_d1">out, 32, ap_memory, ypartial, array</column>
<column name="ypartial_q1">in, 32, ap_memory, ypartial, array</column>
<column name="ypartial_we1">out, 1, ap_memory, ypartial, array</column>
<column name="i1">in, 32, ap_none, i1, pointer</column>
<column name="i2">in, 32, ap_none, i2, pointer</column>
</table>
</item>
</section>
</profile>
