Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:30:54 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.232ns (31.258%)  route 0.510ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.232     4.341 r  fi0/fifo_1/ram1/q_b_reg[20]/Q
                         net (fo=1, routed)           0.510     4.851    fo/fifo_3/ram3/temp_a[20]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[20])
                                                     -0.247     4.600    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.254ns (31.176%)  route 0.561ns (68.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y146                                                     r  fi0/fifo_1/ram1/q_b_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363 r  fi0/fifo_1/ram1/q_b_reg[33]/Q
                         net (fo=1, routed)           0.561     4.923    fo/fifo_3/ram3/temp_a[33]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.168     4.679    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.244ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.232ns (31.446%)  route 0.506ns (68.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y149                                                     r  fi0/fifo_1/ram1/q_b_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y149        FDRE (Prop_fdre_C_Q)         0.232     4.341 r  fi0/fifo_1/ram1/q_b_reg[18]/Q
                         net (fo=1, routed)           0.506     4.846    fo/fifo_3/ram3/temp_a[18]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[18])
                                                     -0.244     4.603    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.603    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 -0.244    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.232ns (31.894%)  route 0.495ns (68.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/q_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y148        FDRE (Prop_fdre_C_Q)         0.232     4.341 r  fi0/fifo_1/ram1/q_b_reg[2]/Q
                         net (fo=1, routed)           0.495     4.836    fo/fifo_3/ram3/temp_a[2]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[2])
                                                     -0.247     4.600    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.254ns (31.572%)  route 0.551ns (68.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X22Y146                                                     r  fi0/fifo_1/ram1/q_b_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y146        FDRE (Prop_fdre_C_Q)         0.254     4.363 r  fi0/fifo_1/ram1/q_b_reg[31]/Q
                         net (fo=1, routed)           0.551     4.913    fo/fifo_3/ram3/temp_a[31]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[31])
                                                     -0.168     4.679    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 fi0/fifo_1/ram1/q_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram3/mem_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.232ns (31.981%)  route 0.493ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 4.656 - 1.000 ) 
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.327     4.109    fi0/fifo_1/ram1/CLK_IBUF_BUFG
    SLICE_X20Y147                                                     r  fi0/fifo_1/ram1/q_b_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y147        FDRE (Prop_fdre_C_Q)         0.232     4.341 r  fi0/fifo_1/ram1/q_b_reg[26]/Q
                         net (fo=1, routed)           0.493     4.834    fo/fifo_3/ram3/temp_a[26]
    RAMB36_X1Y30         RAMB36E1                                     r  fo/fifo_3/ram3/mem_reg_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.089     4.656    fo/fifo_3/ram3/CLK_IBUF_BUFG
    RAMB36_X1Y30                                                      r  fo/fifo_3/ram3/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.226     4.882    
                         clock uncertainty           -0.035     4.847    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[26])
                                                     -0.247     4.600    fo/fifo_3/ram3/mem_reg_0
  -------------------------------------------------------------------
                         required time                          4.600    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.216ns (17.592%)  route 1.012ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 4.774 - 1.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.172     3.954    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y154                                                     r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.216     4.170 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, routed)         1.012     5.181    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y148        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.207     4.774    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.226     5.001    
                         clock uncertainty           -0.035     4.965    
    SLICE_X22Y148        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.002     4.963    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.216ns (17.592%)  route 1.012ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 4.774 - 1.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.172     3.954    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y154                                                     r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.216     4.170 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, routed)         1.012     5.181    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y148        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.207     4.774    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.226     5.001    
                         clock uncertainty           -0.035     4.965    
    SLICE_X22Y148        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.002     4.963    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.216ns (17.592%)  route 1.012ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 4.774 - 1.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.172     3.954    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y154                                                     r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.216     4.170 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, routed)         1.012     5.181    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y148        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.207     4.774    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.226     5.001    
                         clock uncertainty           -0.035     4.965    
    SLICE_X22Y148        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.002     4.963    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.218ns  (required time - arrival time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.216ns (17.592%)  route 1.012ns (82.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.774ns = ( 4.774 - 1.000 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.172     3.954    fi0/fifo_1/CLK_IBUF_BUFG
    SLICE_X24Y154                                                     r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.216     4.170 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, routed)         1.012     5.181    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
    SLICE_X22Y148        RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                                                              r  CLK_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.207     4.774    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
    SLICE_X22Y148                                                     r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.226     5.001    
                         clock uncertainty           -0.035     4.965    
    SLICE_X22Y148        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.002     4.963    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                 -0.218    




