{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764090856447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764090856448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 12:14:16 2025 " "Processing started: Tue Nov 25 12:14:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764090856448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764090856448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764090856449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764090856996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090857401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090857401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090857919 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090857919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090857919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858022 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090858022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/machine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858155 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090858155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858257 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090858257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858374 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764090858374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764090858374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764090858640 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "nosseg4\[1..7\] nosseg " "Bus \"nosseg4\[1..7\]\" found using same base name as \"nosseg\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } { 136 1048 1224 216 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 136 1048 1224 216 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858643 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 136 1048 1224 216 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 136 1048 1224 216 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858643 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 136 1048 1224 216 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } { 248 1048 1224 328 "inst6" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 248 1048 1224 328 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858643 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 248 1048 1224 328 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 248 1048 1224 328 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858643 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 248 1048 1224 328 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } { 344 376 552 424 "inst7" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 376 552 424 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858643 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 376 552 424 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858643 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 376 552 424 "inst7" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 376 552 424 "inst7" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } { 496 368 544 576 "inst5" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 496 368 544 576 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 496 368 544 576 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 496 368 544 576 "inst5" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 496 368 544 576 "inst5" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } { 656 936 1112 736 "inst12" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 656 936 1112 736 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 656 936 1112 736 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 656 936 1112 736 "inst12" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 656 936 1112 736 "inst12" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } { 560 936 1112 640 "inst6767" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858644 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858644 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nosseg " "Converted elements in bus name \"nosseg\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nosseg\[1..7\] nosseg1..7 " "Converted element name(s) from \"nosseg\[1..7\]\" to \"nosseg1..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858645 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858645 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "nosseg4 " "Converted elements in bus name \"nosseg4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "nosseg4\[1..7\] nosseg41..7 " "Converted element name(s) from \"nosseg4\[1..7\]\" to \"nosseg41..7\"" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858645 ""}  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764090858645 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 400 584 616 432 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764090858645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst2 " "Elaborating entity \"machine\" for hierarchy \"machine:inst2\"" {  } { { "lab6.bdf" "inst2" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 184 160 360 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst20 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst20\"" {  } { { "lab6.bdf" "inst20" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 200 432 592 280 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6767 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6767\"" {  } { { "lab6.bdf" "inst6767" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 560 936 1112 640 "inst6767" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "lab6.bdf" "inst4" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 664 896 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858658 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.vhd(24) " "Inferred latch for \"Result\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.vhd(24) " "Inferred latch for \"Result\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.vhd(24) " "Inferred latch for \"Result\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.vhd(24) " "Inferred latch for \"Result\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.vhd(24) " "Inferred latch for \"Result\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.vhd(24) " "Inferred latch for \"Result\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.vhd(24) " "Inferred latch for \"Result\[6\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858659 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.vhd(24) " "Inferred latch for \"Result\[7\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "/home/student1/malwatta/coe328/labSix/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764090858660 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst1 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst1\"" {  } { { "lab6.bdf" "inst1" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { -96 440 600 16 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764090858661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[15\] GND " "Pin \"decoderTest\[15\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[14\] GND " "Pin \"decoderTest\[14\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[13\] GND " "Pin \"decoderTest\[13\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[12\] GND " "Pin \"decoderTest\[12\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[11\] GND " "Pin \"decoderTest\[11\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[10\] GND " "Pin \"decoderTest\[10\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoderTest\[9\] GND " "Pin \"decoderTest\[9\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 344 600 776 360 "decoderTest\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|decoderTest[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmseg1\[2\] GND " "Pin \"fsmseg1\[2\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 584 1128 1304 600 "fsmseg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmseg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmseg1\[3\] GND " "Pin \"fsmseg1\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 584 1128 1304 600 "fsmseg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmseg1\[7\] VCC " "Pin \"fsmseg1\[7\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 584 1128 1304 600 "fsmseg1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmseg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmSeg2\[2\] GND " "Pin \"fsmSeg2\[2\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 680 1136 1312 696 "fsmSeg2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmSeg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmSeg2\[3\] GND " "Pin \"fsmSeg2\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 680 1136 1312 696 "fsmSeg2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmSeg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmSeg2\[7\] VCC " "Pin \"fsmSeg2\[7\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 680 1136 1312 696 "fsmSeg2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmSeg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest\[3\] GND " "Pin \"fsmTest\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 544 1120 1296 560 "fsmTest\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest\[2\] GND " "Pin \"fsmTest\[2\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 544 1120 1296 560 "fsmTest\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest\[1\] GND " "Pin \"fsmTest\[1\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 544 1120 1296 560 "fsmTest\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[1\] VCC " "Pin \"fsmTest14\[1\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[2\] VCC " "Pin \"fsmTest14\[2\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[3\] VCC " "Pin \"fsmTest14\[3\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[4\] VCC " "Pin \"fsmTest14\[4\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[5\] VCC " "Pin \"fsmTest14\[5\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[6\] VCC " "Pin \"fsmTest14\[6\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest14\[7\] VCC " "Pin \"fsmTest14\[7\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 600 1128 1304 616 "fsmTest14\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest14[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[1\] VCC " "Pin \"fsmTest16\[1\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[2\] VCC " "Pin \"fsmTest16\[2\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[3\] VCC " "Pin \"fsmTest16\[3\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[4\] VCC " "Pin \"fsmTest16\[4\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[5\] VCC " "Pin \"fsmTest16\[5\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[6\] VCC " "Pin \"fsmTest16\[6\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTest16\[7\] VCC " "Pin \"fsmTest16\[7\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 696 1136 1312 712 "fsmTest16\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTest16[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTestTwo\[3\] GND " "Pin \"fsmTestTwo\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 640 1144 1324 656 "fsmTestTwo\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTestTwo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTestTwo\[2\] GND " "Pin \"fsmTestTwo\[2\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 640 1144 1324 656 "fsmTestTwo\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTestTwo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fsmTestTwo\[1\] GND " "Pin \"fsmTestTwo\[1\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 640 1144 1324 656 "fsmTestTwo\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|fsmTestTwo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg1 VCC " "Pin \"nosseg1\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg2 VCC " "Pin \"nosseg2\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg3 VCC " "Pin \"nosseg3\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg3"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg4 VCC " "Pin \"nosseg4\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg4"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg5 VCC " "Pin \"nosseg5\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg5"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg6 VCC " "Pin \"nosseg6\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg6"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg7 VCC " "Pin \"nosseg7\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 288 1248 1424 304 "nosseg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg7"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg41 VCC " "Pin \"nosseg41\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg41"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg42 VCC " "Pin \"nosseg42\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg42"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg43 VCC " "Pin \"nosseg43\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg43"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg44 VCC " "Pin \"nosseg44\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg44"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg45 VCC " "Pin \"nosseg45\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg45"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg46 VCC " "Pin \"nosseg46\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg46"} { "Warning" "WMLS_MLS_STUCK_PIN" "nosseg47 VCC " "Pin \"nosseg47\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 552 592 768 568 "nosseg4\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|nosseg47"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg3\[3\] GND " "Pin \"sseg3\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 368 552 728 384 "sseg3\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|sseg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[1\] VCC " "Pin \"ssegneg\[1\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[2\] VCC " "Pin \"ssegneg\[2\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[3\] VCC " "Pin \"ssegneg\[3\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[4\] VCC " "Pin \"ssegneg\[4\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[5\] VCC " "Pin \"ssegneg\[5\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[6\] VCC " "Pin \"ssegneg\[6\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssegneg\[7\] VCC " "Pin \"ssegneg\[7\]\" is stuck at VCC" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 176 1272 1448 192 "ssegneg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|ssegneg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentID\[3\] GND " "Pin \"studentID\[3\]\" is stuck at GND" {  } { { "lab6.bdf" "" { Schematic "/home/student1/malwatta/coe328/labSix/lab6.bdf" { { 488 -8 168 504 "studentID\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764090861892 "|lab6|studentID[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764090861892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764090863354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764090863354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764090864880 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764090864880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764090864880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764090864880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764090866016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 12:14:26 2025 " "Processing ended: Tue Nov 25 12:14:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764090866016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764090866016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764090866016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764090866016 ""}
