#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008a8f00 .scope module, "eight_bit_adder_top" "eight_bit_adder_top" 2 3;
 .timescale 0 0;
v0000000000921980_0 .var "A", 7 0;
v0000000000922560_0 .var "B", 7 0;
v0000000000922060_0 .net "Carry", 0 0, L_0000000000923310;  1 drivers
v0000000000921d40_0 .var "Cin", 0 0;
v0000000000921c00_0 .net "Sum", 7 0, L_0000000000924fe0;  1 drivers
E_00000000008c4120/0 .event edge, v0000000000921ca0_0, v0000000000921fc0_0, v000000000091ee30_0, v0000000000921700_0;
E_00000000008c4120/1 .event edge, v00000000009221a0_0;
E_00000000008c4120 .event/or E_00000000008c4120/0, E_00000000008c4120/1;
S_00000000008a9090 .scope module, "ADDER" "eight_bit_adder" 2 12, 3 3 0, S_00000000008a8f00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /INPUT 8 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0000000000921a20_0 .net "carry_in", 0 0, v0000000000921d40_0;  1 drivers
v0000000000922b00_0 .net "carry_out", 0 0, L_0000000000923310;  alias, 1 drivers
v0000000000922100_0 .net "intermediate_carry", 6 0, L_0000000000925120;  1 drivers
v0000000000921fc0_0 .net "sum", 7 0, L_0000000000924fe0;  alias, 1 drivers
v00000000009221a0_0 .net "x", 7 0, v0000000000921980_0;  1 drivers
v0000000000921700_0 .net "y", 7 0, v0000000000922560_0;  1 drivers
L_0000000000922380 .part v0000000000921980_0, 0, 1;
L_0000000000920d00 .part v0000000000922560_0, 0, 1;
L_0000000000921020 .part v0000000000921980_0, 1, 1;
L_0000000000921ac0 .part v0000000000922560_0, 1, 1;
L_00000000009210c0 .part L_0000000000925120, 0, 1;
L_0000000000921de0 .part v0000000000921980_0, 2, 1;
L_0000000000922600 .part v0000000000922560_0, 2, 1;
L_00000000009226a0 .part L_0000000000925120, 1, 1;
L_0000000000922740 .part v0000000000921980_0, 3, 1;
L_0000000000921160 .part v0000000000922560_0, 3, 1;
L_0000000000922880 .part L_0000000000925120, 2, 1;
L_0000000000922920 .part v0000000000921980_0, 4, 1;
L_00000000009229c0 .part v0000000000922560_0, 4, 1;
L_0000000000924e00 .part L_0000000000925120, 3, 1;
L_0000000000925b20 .part v0000000000921980_0, 5, 1;
L_0000000000924f40 .part v0000000000922560_0, 5, 1;
L_00000000009244a0 .part L_0000000000925120, 4, 1;
L_0000000000924ea0 .part v0000000000921980_0, 6, 1;
L_0000000000924040 .part v0000000000922560_0, 6, 1;
L_0000000000924540 .part L_0000000000925120, 5, 1;
LS_0000000000925120_0_0 .concat8 [ 1 1 1 1], L_00000000008bc250, L_00000000008bc410, L_00000000008bba00, L_0000000000923070;
LS_0000000000925120_0_4 .concat8 [ 1 1 1 0], L_0000000000923620, L_0000000000923cb0, L_0000000000923930;
L_0000000000925120 .concat8 [ 4 3 0 0], LS_0000000000925120_0_0, LS_0000000000925120_0_4;
L_0000000000923fa0 .part v0000000000921980_0, 7, 1;
L_0000000000925440 .part v0000000000922560_0, 7, 1;
L_0000000000925080 .part L_0000000000925120, 6, 1;
LS_0000000000924fe0_0_0 .concat8 [ 1 1 1 1], L_00000000008bb8b0, L_00000000008bc090, L_00000000008bbbc0, L_00000000008bbc30;
LS_0000000000924fe0_0_4 .concat8 [ 1 1 1 1], L_0000000000923540, L_00000000009237e0, L_0000000000923c40, L_0000000000923a80;
L_0000000000924fe0 .concat8 [ 4 4 0 0], LS_0000000000924fe0_0_0, LS_0000000000924fe0_0_4;
S_00000000008a9220 .scope module, "FA0" "one_bit_full_adder" 3 16, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bc560 .functor XOR 1, L_0000000000922380, L_0000000000920d00, C4<0>, C4<0>;
L_00000000008bb8b0 .functor XOR 1, L_00000000008bc560, v0000000000921d40_0, C4<0>, C4<0>;
L_00000000008bbf40 .functor AND 1, L_0000000000922380, L_0000000000920d00, C4<1>, C4<1>;
L_00000000008bc480 .functor AND 1, L_0000000000922380, v0000000000921d40_0, C4<1>, C4<1>;
L_00000000008bc5d0 .functor OR 1, L_00000000008bbf40, L_00000000008bc480, C4<0>, C4<0>;
L_00000000008bbb50 .functor AND 1, v0000000000921d40_0, L_0000000000920d00, C4<1>, C4<1>;
L_00000000008bc250 .functor OR 1, L_00000000008bc5d0, L_00000000008bbb50, C4<0>, C4<0>;
v000000000089fee0_0 .net *"_ivl_0", 0 0, L_00000000008bc560;  1 drivers
v00000000008a0160_0 .net *"_ivl_10", 0 0, L_00000000008bbb50;  1 drivers
v00000000008a02a0_0 .net *"_ivl_4", 0 0, L_00000000008bbf40;  1 drivers
v00000000008a0660_0 .net *"_ivl_6", 0 0, L_00000000008bc480;  1 drivers
v000000000091ffb0_0 .net *"_ivl_8", 0 0, L_00000000008bc5d0;  1 drivers
v000000000091f010_0 .net "a", 0 0, L_0000000000922380;  1 drivers
v000000000091fdd0_0 .net "b", 0 0, L_0000000000920d00;  1 drivers
v000000000091ee30_0 .net "cin", 0 0, v0000000000921d40_0;  alias, 1 drivers
v000000000091fab0_0 .net "cout", 0 0, L_00000000008bc250;  1 drivers
v0000000000920730_0 .net "sum", 0 0, L_00000000008bb8b0;  1 drivers
S_00000000012163a0 .scope module, "FA1" "one_bit_full_adder" 3 17, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bc330 .functor XOR 1, L_0000000000921020, L_0000000000921ac0, C4<0>, C4<0>;
L_00000000008bc090 .functor XOR 1, L_00000000008bc330, L_00000000009210c0, C4<0>, C4<0>;
L_00000000008bc170 .functor AND 1, L_0000000000921020, L_0000000000921ac0, C4<1>, C4<1>;
L_00000000008bc3a0 .functor AND 1, L_0000000000921020, L_00000000009210c0, C4<1>, C4<1>;
L_00000000008bb840 .functor OR 1, L_00000000008bc170, L_00000000008bc3a0, C4<0>, C4<0>;
L_00000000008bbdf0 .functor AND 1, L_00000000009210c0, L_0000000000921ac0, C4<1>, C4<1>;
L_00000000008bc410 .functor OR 1, L_00000000008bb840, L_00000000008bbdf0, C4<0>, C4<0>;
v000000000091f650_0 .net *"_ivl_0", 0 0, L_00000000008bc330;  1 drivers
v00000000009207d0_0 .net *"_ivl_10", 0 0, L_00000000008bbdf0;  1 drivers
v000000000091f3d0_0 .net *"_ivl_4", 0 0, L_00000000008bc170;  1 drivers
v000000000091fa10_0 .net *"_ivl_6", 0 0, L_00000000008bc3a0;  1 drivers
v000000000091f790_0 .net *"_ivl_8", 0 0, L_00000000008bb840;  1 drivers
v000000000091fbf0_0 .net "a", 0 0, L_0000000000921020;  1 drivers
v000000000091ecf0_0 .net "b", 0 0, L_0000000000921ac0;  1 drivers
v000000000091fb50_0 .net "cin", 0 0, L_00000000009210c0;  1 drivers
v000000000091fc90_0 .net "cout", 0 0, L_00000000008bc410;  1 drivers
v000000000091eed0_0 .net "sum", 0 0, L_00000000008bc090;  1 drivers
S_0000000001216530 .scope module, "FA2" "one_bit_full_adder" 3 18, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bb990 .functor XOR 1, L_0000000000921de0, L_0000000000922600, C4<0>, C4<0>;
L_00000000008bbbc0 .functor XOR 1, L_00000000008bb990, L_00000000009226a0, C4<0>, C4<0>;
L_00000000008bc4f0 .functor AND 1, L_0000000000921de0, L_0000000000922600, C4<1>, C4<1>;
L_00000000008bc640 .functor AND 1, L_0000000000921de0, L_00000000009226a0, C4<1>, C4<1>;
L_00000000008bc1e0 .functor OR 1, L_00000000008bc4f0, L_00000000008bc640, C4<0>, C4<0>;
L_00000000008bc6b0 .functor AND 1, L_00000000009226a0, L_0000000000922600, C4<1>, C4<1>;
L_00000000008bba00 .functor OR 1, L_00000000008bc1e0, L_00000000008bc6b0, C4<0>, C4<0>;
v000000000091f0b0_0 .net *"_ivl_0", 0 0, L_00000000008bb990;  1 drivers
v000000000091ed90_0 .net *"_ivl_10", 0 0, L_00000000008bc6b0;  1 drivers
v00000000009204b0_0 .net *"_ivl_4", 0 0, L_00000000008bc4f0;  1 drivers
v000000000091ef70_0 .net *"_ivl_6", 0 0, L_00000000008bc640;  1 drivers
v000000000091fe70_0 .net *"_ivl_8", 0 0, L_00000000008bc1e0;  1 drivers
v000000000091f470_0 .net "a", 0 0, L_0000000000921de0;  1 drivers
v000000000091f8d0_0 .net "b", 0 0, L_0000000000922600;  1 drivers
v000000000091fd30_0 .net "cin", 0 0, L_00000000009226a0;  1 drivers
v0000000000920550_0 .net "cout", 0 0, L_00000000008bba00;  1 drivers
v000000000091f150_0 .net "sum", 0 0, L_00000000008bbbc0;  1 drivers
S_00000000012166c0 .scope module, "FA3" "one_bit_full_adder" 3 19, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008bba70 .functor XOR 1, L_0000000000922740, L_0000000000921160, C4<0>, C4<0>;
L_00000000008bbc30 .functor XOR 1, L_00000000008bba70, L_0000000000922880, C4<0>, C4<0>;
L_00000000008bbca0 .functor AND 1, L_0000000000922740, L_0000000000921160, C4<1>, C4<1>;
L_00000000008bbd10 .functor AND 1, L_0000000000922740, L_0000000000922880, C4<1>, C4<1>;
L_0000000000923e70 .functor OR 1, L_00000000008bbca0, L_00000000008bbd10, C4<0>, C4<0>;
L_0000000000923d20 .functor AND 1, L_0000000000922880, L_0000000000921160, C4<1>, C4<1>;
L_0000000000923070 .functor OR 1, L_0000000000923e70, L_0000000000923d20, C4<0>, C4<0>;
v000000000091ff10_0 .net *"_ivl_0", 0 0, L_00000000008bba70;  1 drivers
v000000000091f830_0 .net *"_ivl_10", 0 0, L_0000000000923d20;  1 drivers
v00000000009202d0_0 .net *"_ivl_4", 0 0, L_00000000008bbca0;  1 drivers
v0000000000920690_0 .net *"_ivl_6", 0 0, L_00000000008bbd10;  1 drivers
v000000000091f970_0 .net *"_ivl_8", 0 0, L_0000000000923e70;  1 drivers
v000000000091f1f0_0 .net "a", 0 0, L_0000000000922740;  1 drivers
v0000000000920050_0 .net "b", 0 0, L_0000000000921160;  1 drivers
v000000000091f290_0 .net "cin", 0 0, L_0000000000922880;  1 drivers
v0000000000920190_0 .net "cout", 0 0, L_0000000000923070;  1 drivers
v00000000009200f0_0 .net "sum", 0 0, L_00000000008bbc30;  1 drivers
S_00000000009208f0 .scope module, "FA4" "one_bit_full_adder" 3 20, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000000923a10 .functor XOR 1, L_0000000000922920, L_00000000009229c0, C4<0>, C4<0>;
L_0000000000923540 .functor XOR 1, L_0000000000923a10, L_0000000000924e00, C4<0>, C4<0>;
L_0000000000923e00 .functor AND 1, L_0000000000922920, L_00000000009229c0, C4<1>, C4<1>;
L_0000000000923690 .functor AND 1, L_0000000000922920, L_0000000000924e00, C4<1>, C4<1>;
L_00000000009231c0 .functor OR 1, L_0000000000923e00, L_0000000000923690, C4<0>, C4<0>;
L_0000000000923700 .functor AND 1, L_0000000000924e00, L_00000000009229c0, C4<1>, C4<1>;
L_0000000000923620 .functor OR 1, L_00000000009231c0, L_0000000000923700, C4<0>, C4<0>;
v000000000091f5b0_0 .net *"_ivl_0", 0 0, L_0000000000923a10;  1 drivers
v000000000091f330_0 .net *"_ivl_10", 0 0, L_0000000000923700;  1 drivers
v0000000000920230_0 .net *"_ivl_4", 0 0, L_0000000000923e00;  1 drivers
v000000000091f510_0 .net *"_ivl_6", 0 0, L_0000000000923690;  1 drivers
v0000000000920370_0 .net *"_ivl_8", 0 0, L_00000000009231c0;  1 drivers
v000000000091eb10_0 .net "a", 0 0, L_0000000000922920;  1 drivers
v000000000091f6f0_0 .net "b", 0 0, L_00000000009229c0;  1 drivers
v0000000000920410_0 .net "cin", 0 0, L_0000000000924e00;  1 drivers
v00000000009205f0_0 .net "cout", 0 0, L_0000000000923620;  1 drivers
v000000000091e930_0 .net "sum", 0 0, L_0000000000923540;  1 drivers
S_0000000000920a80 .scope module, "FA5" "one_bit_full_adder" 3 21, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000000923770 .functor XOR 1, L_0000000000925b20, L_0000000000924f40, C4<0>, C4<0>;
L_00000000009237e0 .functor XOR 1, L_0000000000923770, L_00000000009244a0, C4<0>, C4<0>;
L_0000000000923150 .functor AND 1, L_0000000000925b20, L_0000000000924f40, C4<1>, C4<1>;
L_00000000009239a0 .functor AND 1, L_0000000000925b20, L_00000000009244a0, C4<1>, C4<1>;
L_0000000000922f90 .functor OR 1, L_0000000000923150, L_00000000009239a0, C4<0>, C4<0>;
L_0000000000923230 .functor AND 1, L_00000000009244a0, L_0000000000924f40, C4<1>, C4<1>;
L_0000000000923cb0 .functor OR 1, L_0000000000922f90, L_0000000000923230, C4<0>, C4<0>;
v000000000091e9d0_0 .net *"_ivl_0", 0 0, L_0000000000923770;  1 drivers
v000000000091ea70_0 .net *"_ivl_10", 0 0, L_0000000000923230;  1 drivers
v000000000091ebb0_0 .net *"_ivl_4", 0 0, L_0000000000923150;  1 drivers
v000000000091ec50_0 .net *"_ivl_6", 0 0, L_00000000009239a0;  1 drivers
v0000000000921340_0 .net *"_ivl_8", 0 0, L_0000000000922f90;  1 drivers
v0000000000922240_0 .net "a", 0 0, L_0000000000925b20;  1 drivers
v0000000000921f20_0 .net "b", 0 0, L_0000000000924f40;  1 drivers
v0000000000920e40_0 .net "cin", 0 0, L_00000000009244a0;  1 drivers
v0000000000920c60_0 .net "cout", 0 0, L_0000000000923cb0;  1 drivers
v00000000009213e0_0 .net "sum", 0 0, L_00000000009237e0;  1 drivers
S_0000000000922c20 .scope module, "FA6" "one_bit_full_adder" 3 22, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000000923850 .functor XOR 1, L_0000000000924ea0, L_0000000000924040, C4<0>, C4<0>;
L_0000000000923c40 .functor XOR 1, L_0000000000923850, L_0000000000924540, C4<0>, C4<0>;
L_00000000009238c0 .functor AND 1, L_0000000000924ea0, L_0000000000924040, C4<1>, C4<1>;
L_00000000009230e0 .functor AND 1, L_0000000000924ea0, L_0000000000924540, C4<1>, C4<1>;
L_0000000000923d90 .functor OR 1, L_00000000009238c0, L_00000000009230e0, C4<0>, C4<0>;
L_0000000000923000 .functor AND 1, L_0000000000924540, L_0000000000924040, C4<1>, C4<1>;
L_0000000000923930 .functor OR 1, L_0000000000923d90, L_0000000000923000, C4<0>, C4<0>;
v0000000000921b60_0 .net *"_ivl_0", 0 0, L_0000000000923850;  1 drivers
v00000000009224c0_0 .net *"_ivl_10", 0 0, L_0000000000923000;  1 drivers
v0000000000921840_0 .net *"_ivl_4", 0 0, L_00000000009238c0;  1 drivers
v00000000009217a0_0 .net *"_ivl_6", 0 0, L_00000000009230e0;  1 drivers
v0000000000920ee0_0 .net *"_ivl_8", 0 0, L_0000000000923d90;  1 drivers
v0000000000921480_0 .net "a", 0 0, L_0000000000924ea0;  1 drivers
v0000000000921200_0 .net "b", 0 0, L_0000000000924040;  1 drivers
v00000000009227e0_0 .net "cin", 0 0, L_0000000000924540;  1 drivers
v0000000000922420_0 .net "cout", 0 0, L_0000000000923930;  1 drivers
v0000000000920f80_0 .net "sum", 0 0, L_0000000000923c40;  1 drivers
S_0000000000922db0 .scope module, "FA7" "one_bit_full_adder" 3 23, 4 1 0, S_00000000008a9090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000009235b0 .functor XOR 1, L_0000000000923fa0, L_0000000000925440, C4<0>, C4<0>;
L_0000000000923a80 .functor XOR 1, L_00000000009235b0, L_0000000000925080, C4<0>, C4<0>;
L_0000000000923af0 .functor AND 1, L_0000000000923fa0, L_0000000000925440, C4<1>, C4<1>;
L_0000000000923b60 .functor AND 1, L_0000000000923fa0, L_0000000000925080, C4<1>, C4<1>;
L_0000000000923bd0 .functor OR 1, L_0000000000923af0, L_0000000000923b60, C4<0>, C4<0>;
L_00000000009232a0 .functor AND 1, L_0000000000925080, L_0000000000925440, C4<1>, C4<1>;
L_0000000000923310 .functor OR 1, L_0000000000923bd0, L_00000000009232a0, C4<0>, C4<0>;
v00000000009222e0_0 .net *"_ivl_0", 0 0, L_00000000009235b0;  1 drivers
v0000000000920da0_0 .net *"_ivl_10", 0 0, L_00000000009232a0;  1 drivers
v0000000000922a60_0 .net *"_ivl_4", 0 0, L_0000000000923af0;  1 drivers
v0000000000921520_0 .net *"_ivl_6", 0 0, L_0000000000923b60;  1 drivers
v00000000009215c0_0 .net *"_ivl_8", 0 0, L_0000000000923bd0;  1 drivers
v00000000009212a0_0 .net "a", 0 0, L_0000000000923fa0;  1 drivers
v0000000000921e80_0 .net "b", 0 0, L_0000000000925440;  1 drivers
v0000000000921660_0 .net "cin", 0 0, L_0000000000925080;  1 drivers
v0000000000921ca0_0 .net "cout", 0 0, L_0000000000923310;  alias, 1 drivers
v00000000009218e0_0 .net "sum", 0 0, L_0000000000923a80;  1 drivers
    .scope S_00000000008a8f00;
T_0 ;
    %wait E_00000000008c4120;
    %vpi_call 2 15 "$display", "time = %d,  A = %d , B = %d  ,  Cin = %d  ,  Sum = %d and Carry = %b", $time, v0000000000921980_0, v0000000000922560_0, v0000000000921d40_0, v0000000000921c00_0, v0000000000922060_0 {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008a8f00;
T_1 ;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display", "\012" {0 0 0};
    %pushi/vec4 59, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "\012" {0 0 0};
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "\012" {0 0 0};
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 30 "$display", "\012" {0 0 0};
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "\012" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 36 "$display", "\012" {0 0 0};
    %pushi/vec4 70, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 39 "$display", "\012" {0 0 0};
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 42 "$display", "\012" {0 0 0};
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "\012" {0 0 0};
    %pushi/vec4 89, 0, 8;
    %store/vec4 v0000000000921980_0, 0, 8;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v0000000000922560_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000921d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "\012" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "A1Q1_eight_bit_adder_top.v";
    "./A1Q1_eight_bit_adder.v";
    "./A1Q1_one_bit_full_adder.v";
