
ó
v++_compile_lzw_hls$4b6f1bf0-0150-4a86-b1d5-66f2ac44e5d6nv++  --target hw -k krnl_lzw --compile -Ihls --config fpga_acceleration/design.cfg -olzw_hls.xo hls/lzw_hls.c *o"k/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/reports/lzw_hls/v++_compile_lzw_hls_guidance.html2]"Y/mnt/castor/seas_home/j/joaquinr/ese5320_final_project/_x/v++_compile_lzw_hls_guidance.pbBv
fpga_acceleration/design.cfgVplatform=u96v2_sbc_base
debug=1
save-temps=1

[connectivity]
nk=krnl_lzw:1:krnl_lzw_1
