Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LA_dig
Version: J-2014.09-SP5
Date   : Mon May  2 18:00:59 2016
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDIG/ch1_samp/CHxHff5_reg
              (falling edge-triggered flip-flop clocked by clk400MHz)
  Endpoint: iDIG/Trigger/CH1/High_Level_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk400MHz (fall edge)                             2.80       2.80
  clock network delay (ideal)                             0.00       2.80
  iDIG/ch1_samp/CHxHff5_reg/CPN (DFNCND1BWP)              0.00       2.80 f
  iDIG/ch1_samp/CHxHff5_reg/Q (DFNCND1BWP)                0.16       2.96 r
  iDIG/Trigger/CH1/High_Level_reg/D (DFCNQD1BWP)          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  iDIG/Trigger/CH1/High_Level_reg/CP (DFCNQD1BWP)         0.00       3.20 r
  library setup time                                     -0.03       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: iDIG/cmd_unit/decimator_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iCLKRST/smpl_clk_div_reg
            (falling edge-triggered flip-flop clocked by clk400MHz)
  Path Group: clk400MHz
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LA_dig             TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDIG/cmd_unit/decimator_reg[2]/CP (EDFCNQD2BWP)         0.00       0.00 r
  iDIG/cmd_unit/decimator_reg[2]/Q (EDFCNQD2BWP)          0.13       0.13 f
  U708/ZN (INVD4BWP)                                      0.02       0.16 r
  U710/ZN (ND2D2BWP)                                      0.03       0.19 f
  U707/Z (OR3D0BWP)                                       0.14       0.32 f
  U706/ZN (INVD1BWP)                                      0.04       0.36 r
  U704/ZN (ND2D1BWP)                                      0.03       0.39 f
  U705/ZN (CKND2D1BWP)                                    0.03       0.41 r
  iCLKRST/smpl_clk_div_reg/D (DFND1BWP)                   0.00       0.41 r
  data arrival time                                                  0.41

  clock clk400MHz (fall edge)                             0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  iCLKRST/smpl_clk_div_reg/CPN (DFND1BWP)                 0.00       0.40 f
  library setup time                                      0.01       0.41
  data required time                                                 0.41
  --------------------------------------------------------------------------
  data required time                                                 0.41
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
