0.7
2020.2
May 22 2024
19:03:11
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_A.v,1718635843,systemVerilog,,,,AESL_autobram_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_B.v,1718635843,systemVerilog,,,,AESL_autobram_B,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_C.v,1718635843,systemVerilog,,,,AESL_autobram_C,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/csv_file_dump.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv,1718635843,systemVerilog,C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/upc_loop_interface.svh,,C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/dump_file_agent.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/csv_file_dump.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/sample_agent.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/loop_sample_agent.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/sample_manager.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/nodf_module_monitor.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/upc_loop_interface.svh;C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/dump_file_agent.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/fifo_para.vh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/loop_sample_agent.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply.autotb.v,1718635843,systemVerilog,,,C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/fifo_para.vh,apatb_matrix_multiply_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply.v,1718635807,systemVerilog,,,,matrix_multiply,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply_flow_control_loop_pipe.v,1718635813,systemVerilog,,,,matrix_multiply_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply_mul_32s_32s_32_1_1.v,1718635807,systemVerilog,,,,matrix_multiply_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/nodf_module_interface.svh,1718635843,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/nodf_module_monitor.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/sample_agent.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/sample_manager.svh,1718635843,verilog,,,,,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/upc_loop_interface.svh,1718635843,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/upc_loop_monitor.svh,1718635843,verilog,,,,,,,,,,,,
