

================================================================
== Vitis HLS Report for 'loadDDR_data_22_Pipeline_loadDDR_data'
================================================================
* Date:           Fri Jan  9 14:28:22 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.765 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       96|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      149|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_103_p2                |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_113_p2               |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          66|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |colScale_fifo_blk_n      |   8|          2|    1|          2|
    |gmem4_blk_n_R            |   8|          2|    1|          2|
    |i_fu_48                  |  32|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  34|   0|   34|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  loadDDR_data.22_Pipeline_loadDDR_data|  return value|
|m_axi_gmem4_AWVALID           |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREADY           |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWADDR            |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWID              |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLEN             |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWSIZE            |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWBURST           |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLOCK            |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWCACHE           |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWPROT            |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWQOS             |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREGION          |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWUSER            |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WVALID            |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WREADY            |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WDATA             |  out|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WSTRB             |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WLAST             |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WID               |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WUSER             |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARVALID           |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREADY           |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARADDR            |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARID              |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLEN             |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARSIZE            |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARBURST           |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLOCK            |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARCACHE           |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARPROT            |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARQOS             |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREGION          |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARUSER            |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RVALID            |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RREADY            |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RDATA             |   in|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RLAST             |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RID               |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RFIFONUM          |   in|   13|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RUSER             |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RRESP             |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BVALID            |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BREADY            |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BRESP             |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BID               |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BUSER             |   in|    1|       m_axi|                                  gmem4|       pointer|
|colScale_fifo_din             |  out|  512|     ap_fifo|                          colScale_fifo|       pointer|
|colScale_fifo_num_data_valid  |   in|    3|     ap_fifo|                          colScale_fifo|       pointer|
|colScale_fifo_fifo_cap        |   in|    3|     ap_fifo|                          colScale_fifo|       pointer|
|colScale_fifo_full_n          |   in|    1|     ap_fifo|                          colScale_fifo|       pointer|
|colScale_fifo_write           |  out|    1|     ap_fifo|                          colScale_fifo|       pointer|
|len                           |   in|   32|     ap_none|                                    len|        scalar|
|sext_ln58                     |   in|   58|     ap_none|                              sext_ln58|        scalar|
+------------------------------+-----+-----+------------+---------------------------------------+--------------+

