# Manchester-EncodingIntroduction-to-VHDL
Assignment provided by Introduction to VHDL (ECGR 4146)
Objectives:

Your objective for this lab exercise is to:

Develop a State diagram for an 8-bit Manchester encoder.
Implement an 8-bit Manchester encoder with output buffer and lookahead logic.
spring 2022-Lab 7-Manchester Encoding.pdf

Deliverables:

PDF that includes:

FSM
VHDL Codes
Testbench
Waveform
