# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-06 20:15:41 EST
# hostname  : micro16.(none)
# pid       : 713704
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45953' '-style' 'windows' '-data' 'AAAAhnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNckxODIEMDgxxDO4MQQz+ALpYoYyhkQGPYYShmSGHLA6AEPFDBE=' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/jgproject/.tmp/.initCmds.tcl' 'APB_FSM_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
[ERROR (VERI-1137)] APB_FSM_sva.sv(369): syntax error near 'cover'
[ERROR (VERI-2344)] APB_FSM_sva.sv(369): SystemVerilog 2009 keyword 'cover' used in incorrect context
[ERROR (VERI-1072)] APB_FSM_sva.sv(380): module 'APB_FSM_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] APB_FSM_sva.sv(369): syntax error near 'cover'
	[ERROR (VERI-2344)] APB_FSM_sva.sv(369): SystemVerilog 2009 keyword 'cover' used in incorrect context
	[ERROR (VERI-1072)] APB_FSM_sva.sv(380): module 'APB_FSM_sva' is ignored due to previous errors
ERROR (ENL034): 3 errors detected in the design file(s).

ERROR: problem encountered at line 3 in file APB_FSM_sva.tcl

% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
[ERROR (VERI-1137)] APB_FSM_sva.sv(369): syntax error near 'cover'
[ERROR (VERI-2344)] APB_FSM_sva.sv(369): SystemVerilog 2009 keyword 'cover' used in incorrect context
[ERROR (VERI-1072)] APB_FSM_sva.sv(380): module 'APB_FSM_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] APB_FSM_sva.sv(369): syntax error near 'cover'
	[ERROR (VERI-2344)] APB_FSM_sva.sv(369): SystemVerilog 2009 keyword 'cover' used in incorrect context
	[ERROR (VERI-1072)] APB_FSM_sva.sv(380): module 'APB_FSM_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): APB_FSM_sva.sv(367): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 98 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 104 of 106 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.cover_reset" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_outputs" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 6 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.56 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.64 s
0.0.N: Identified and disabled 26 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 714563@micro16(local) jg_713704_micro16_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.Hp: Proofgrid shell started at 714564@micro16(local) jg_713704_micro16_1
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.09 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.09 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.09 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.09 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.09 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.09 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.09 s.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.18 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.09 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.18 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.24 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.24 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.28 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.29 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.29 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.33 s.
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.33 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.41 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.46 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.48 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.48 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.51 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.55 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.55 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.60 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.64 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.64 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.68 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.72 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.65 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.76 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 714595@micro16(local) jg_713704_micro16_1
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 714596@micro16(local) jg_713704_micro16_1
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 714597@micro16(local) jg_713704_micro16_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 714598@micro16(local) jg_713704_micro16_1
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 714599@micro16(local) jg_713704_micro16_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 714600@micro16(local) jg_713704_micro16_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 714601@micro16(local) jg_713704_micro16_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.47 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.47 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.47 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.65 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Ht: Exited with Success (@ 0.65 s)
0.0.Bm: Exited with Success (@ 0.65 s)
0.0.Mpcustom4: Exited with Success (@ 0.65 s)
0.0.Oh: Exited with Success (@ 0.65 s)
0.0.L: Exited with Success (@ 0.65 s)
0.0.B: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.08 s]
0.0.B: Exited with Success (@ 0.65 s)
0.0.AM: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.65 s)
0.0.AM: Exited with Success (@ 0.66 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 20.78 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.64        0.00       82.35 %
     Hp        0.15        0.61        0.00       79.90 %
     Ht        0.65        0.00        0.00        0.00 %
     Bm        0.65        0.00        0.00        0.00 %
    Mpcustom4        0.64        0.00        0.00        0.00 %
     Oh        0.64        0.00        0.00        0.00 %
      L        0.64        0.00        0.00        0.00 %
      B        0.63        0.00        0.00        0.00 %
     AM        0.63        0.00        0.00        0.00 %
    all        0.53        0.14        0.00       20.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.78        1.25        0.00

    Data read    : 78.12 kiB
    Data written : 5.66 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.582 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 98
                 assertions                   : 49
                  - proven                    : 49 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 3 (6.12245%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 46 (93.8776%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
[ERROR (VERI-1137)] APB_FSM_sva.sv(361): syntax error near '('
[ERROR (VERI-1072)] APB_FSM_sva.sv(371): module 'APB_FSM_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] APB_FSM_sva.sv(361): syntax error near '('
	[ERROR (VERI-1072)] APB_FSM_sva.sv(371): module 'APB_FSM_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
[ERROR (VERI-1137)] APB_FSM_sva.sv(366): syntax error near '('
[ERROR (VERI-1072)] APB_FSM_sva.sv(376): module 'APB_FSM_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] APB_FSM_sva.sv(366): syntax error near '('
	[ERROR (VERI-1072)] APB_FSM_sva.sv(376): module 'APB_FSM_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
[ERROR (VERI-9011)] APB_FSM_sva.sv(366): block id 'cover_reset' is already declared
[INFO (VERI-1967)] APB_FSM_sva.sv(362): previous declaration of 'cover_reset' is from here
[ERROR (VERI-1072)] APB_FSM_sva.sv(376): module 'APB_FSM_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-9011)] APB_FSM_sva.sv(366): block id 'cover_reset' is already declared
	[ERROR (VERI-1072)] APB_FSM_sva.sv(376): module 'APB_FSM_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 98 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.cover_cover_reset" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_outputs" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 5 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.23 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.27 s
0.0.N: Identified and disabled 26 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 715634@micro16(local) jg_713704_micro16_2
0.0.N: Proofgrid shell started at 715633@micro16(local) jg_713704_micro16_2
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0: ProofGrid usable level: 62
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.02 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.02 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.07 s.
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.07 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.07 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.07 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.07 s.
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.12 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.12 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 42
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.19 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.05 s].
0.0.Hp: Trace Attempt  1	[0.07 s]
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.41 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.46 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.50 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.55 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.55 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.59 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.61 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.61 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.61 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.65 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.68 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.64 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.73 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 715665@micro16(local) jg_713704_micro16_2
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 715666@micro16(local) jg_713704_micro16_2
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 715667@micro16(local) jg_713704_micro16_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 715668@micro16(local) jg_713704_micro16_2
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 715669@micro16(local) jg_713704_micro16_2
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 715670@micro16(local) jg_713704_micro16_2
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 715671@micro16(local) jg_713704_micro16_2
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.64 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Exited with Success (@ 0.64 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.64 s)
0.0.B: Exited with Success (@ 0.64 s)
0.0.N: All properties determined. [0.10 s]
0.0.Oh: Exited with Success (@ 0.64 s)
0.0.AM: Interrupted. [0.00 s]
0.0.N: Exited with Success (@ 0.64 s)
0.0.AM: Exited with Success (@ 0.64 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.29 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.63        0.00       83.63 %
     Hp        0.11        0.63        0.00       84.81 %
     Ht        0.64        0.00        0.00        0.00 %
     Bm        0.64        0.00        0.00        0.00 %
    Mpcustom4        0.63        0.00        0.00        0.00 %
     Oh        0.63        0.00        0.00        0.00 %
      L        0.63        0.00        0.00        0.00 %
      B        0.63        0.00        0.00        0.00 %
     AM        0.62        0.00        0.00        0.00 %
    all        0.52        0.14        0.00       21.29 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.66        1.26        0.00

    Data read    : 77.79 kiB
    Data written : 5.50 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.599 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 98
                 assertions                   : 49
                  - proven                    : 49 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 3 (6.12245%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 46 (93.8776%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 98 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 108 of 110 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_outputs" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.cover_rst_toggle" was proven unreachable in 0.00 s.
0: Found proofs for 5 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 26 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 716432@micro16(local) jg_713704_micro16_3
0.0.Hp: Proofgrid shell started at 716433@micro16(local) jg_713704_micro16_3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0: ProofGrid usable level: 62
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0: ProofGrid usable level: 61
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0: ProofGrid usable level: 60
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.06 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.03 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.09 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Ht: Proofgrid shell started at 716464@micro16(local) jg_713704_micro16_3
0.0.Bm: Proofgrid shell started at 716465@micro16(local) jg_713704_micro16_3
0.0.Mpcustom4: Proofgrid shell started at 716466@micro16(local) jg_713704_micro16_3
0.0.Oh: Proofgrid shell started at 716467@micro16(local) jg_713704_micro16_3
0.0.L: Proofgrid shell started at 716468@micro16(local) jg_713704_micro16_3
0.0.B: Proofgrid shell started at 716469@micro16(local) jg_713704_micro16_3
0.0.AM: Proofgrid shell started at 716470@micro16(local) jg_713704_micro16_3
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: Trace Attempt  4	[0.17 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.33 s.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.35 s.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.42 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.35 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.45 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.12 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.12 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.12 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.12 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.12 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.12 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.12 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.02 s]
0.0.Hp: Exited with Success (@ 0.44 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.44 s)
0.0.Bm: Exited with Success (@ 0.44 s)
0.0.Mpcustom4: Exited with Success (@ 0.44 s)
0.0.Oh: Exited with Success (@ 0.44 s)
0.0.L: Exited with Success (@ 0.44 s)
0.0.B: Exited with Success (@ 0.44 s)
0.0.AM: Exited with Success (@ 0.44 s)
0.0.N: Exited with Success (@ 0.44 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 28.30 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.34        0.00       77.74 %
     Hp        0.10        0.33        0.00       76.69 %
     Ht        0.22        0.00        0.00        0.00 %
     Bm        0.22        0.00        0.00        0.00 %
    Mpcustom4        0.22        0.00        0.00        0.00 %
     Oh        0.21        0.00        0.00        0.00 %
      L        0.21        0.00        0.00        0.00 %
      B        0.21        0.00        0.00        0.00 %
     AM        0.21        0.00        0.00        0.00 %
    all        0.19        0.07        0.00       28.30 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.70        0.67        0.00

    Data read    : 75.30 kiB
    Data written : 7.41 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.394 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 98
                 assertions                   : 49
                  - proven                    : 49 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 3 (6.12245%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 46 (93.8776%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 98 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_outputs" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.cover_rst_toggle" was proven unreachable in 0.00 s.
0: Found proofs for 5 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 26 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 716743@micro16(local) jg_713704_micro16_4
0.0.N: Proofgrid shell started at 716742@micro16(local) jg_713704_micro16_4
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.00 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.00 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.00 s.
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.05 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.05 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.05 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.05 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.10 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.10 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.16 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.18 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.18 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.Ht: Proofgrid shell started at 716774@micro16(local) jg_713704_micro16_4
0.0.Bm: Proofgrid shell started at 716775@micro16(local) jg_713704_micro16_4
0.0.Mpcustom4: Proofgrid shell started at 716776@micro16(local) jg_713704_micro16_4
0.0.Oh: Proofgrid shell started at 716777@micro16(local) jg_713704_micro16_4
0.0.L: Proofgrid shell started at 716778@micro16(local) jg_713704_micro16_4
0.0.B: Proofgrid shell started at 716779@micro16(local) jg_713704_micro16_4
0.0.AM: Proofgrid shell started at 716780@micro16(local) jg_713704_micro16_4
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.25 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.30 s.
0.0.Hp: Trace Attempt  4	[0.17 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.32 s.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.34 s.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.36 s.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.42 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.42 s]
0.0.Hp: A trace with 4 cycles was found. [0.17 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.44 s.
0.0.Hp: All properties determined. [0.17 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.21 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.42 s)
0: ProofGrid usable level: 0
0.0.B: All properties determined. [0.21 s]
0.0.Ht: All properties determined. [0.21 s]
0.0.Mpcustom4: All properties determined. [0.21 s]
0.0.L: All properties determined. [0.21 s]
0.0.B: Exited with Success (@ 0.42 s)
0.0.AM: Exited with Success (@ 0.42 s)
0.0.Ht: Exited with Success (@ 0.42 s)
0.0.Bm: All properties determined. [0.21 s]
0.0.L: Exited with Success (@ 0.42 s)
0.0.Mpcustom4: Exited with Success (@ 0.42 s)
0.0.Oh: All properties determined. [0.22 s]
0.0.Bm: Exited with Success (@ 0.42 s)
0.0.N: All properties determined. [0.08 s]
0.0.Oh: Exited with Success (@ 0.42 s)
0.0.N: Exited with Success (@ 0.42 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 33.95 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.41        0.00       79.72 %
     Hp        0.10        0.41        0.00       80.81 %
     Ht        0.20        0.00        0.00        0.00 %
     Bm        0.20        0.00        0.00        0.00 %
    Mpcustom4        0.20        0.00        0.00        0.00 %
     Oh        0.20        0.00        0.00        0.00 %
      L        0.20        0.00        0.00        0.00 %
      B        0.20        0.00        0.00        0.00 %
     AM        0.20        0.00        0.00        0.00 %
    all        0.18        0.09        0.00       33.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.61        0.83        0.00

    Data read    : 77.61 kiB
    Data written : 7.42 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.39 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 98
                 assertions                   : 49
                  - proven                    : 49 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 3 (6.12245%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 46 (93.8776%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 98 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 104 of 106 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.cover_rst_toggle" was proven unreachable in 0.00 s.
0: Found proofs for 4 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.28 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.34 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 717427@micro16(local) jg_713704_micro16_5
0.0.N: Proofgrid shell started at 717426@micro16(local) jg_713704_micro16_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0: ProofGrid usable level: 55
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.04 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.04 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.04 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 18
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.15 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.07 s].
0.0.Hp: Trace Attempt  3	[0.14 s]
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.47 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.47 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.53 s.
0.0.Hp: A trace with 3 cycles was found. [0.14 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.58 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.58 s.
0.0.Hp: Trace Attempt  4	[0.20 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.62 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.66 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.66 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.70 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.72 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.72 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.72 s.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.75 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.79 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.68 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.83 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.Ht: Proofgrid shell started at 717458@micro16(local) jg_713704_micro16_5
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 717459@micro16(local) jg_713704_micro16_5
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 717460@micro16(local) jg_713704_micro16_5
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 717461@micro16(local) jg_713704_micro16_5
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 717462@micro16(local) jg_713704_micro16_5
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 717463@micro16(local) jg_713704_micro16_5
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 717464@micro16(local) jg_713704_micro16_5
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.80 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.04 s]
0.0.Ht: Exited with Success (@ 0.80 s)
0.0.Bm: Exited with Success (@ 0.80 s)
0.0.Mpcustom4: Exited with Success (@ 0.80 s)
0.0.Oh: Exited with Success (@ 0.80 s)
0.0.L: Exited with Success (@ 0.80 s)
0.0.B: Exited with Success (@ 0.80 s)
0.0.AM: Exited with Success (@ 0.80 s)
0.0.N: Exited with Success (@ 0.80 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 18.54 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.64        0.00       83.35 %
     Hp        0.11        0.67        0.00       85.95 %
     Ht        0.80        0.00        0.00        0.00 %
     Bm        0.80        0.00        0.00        0.00 %
    Mpcustom4        0.80        0.00        0.00        0.00 %
     Oh        0.79        0.00        0.00        0.00 %
      L        0.79        0.00        0.00        0.00 %
      B        0.79        0.00        0.00        0.00 %
     AM        0.77        0.00        0.00        0.00 %
    all        0.64        0.15        0.00       18.54 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               5.78        1.32        0.00

    Data read    : 73.76 kiB
    Data written : 4.98 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.751 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 98
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 2 (4.08163%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (95.9184%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 718145@micro16(local) jg_713704_micro16_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0: ProofGrid usable level: 62
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.01 s].
0.0.Hp: Proofgrid shell started at 718146@micro16(local) jg_713704_micro16_6
0: ProofGrid usable level: 61
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.01 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.05 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.06 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.11 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.30 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.32 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.34 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.40 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.43 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.43 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.43 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.45 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.47 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.43 s]
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.50 s.
0.0.Hp: All properties determined. [0.19 s]
0.0.Ht: Proofgrid shell started at 718177@micro16(local) jg_713704_micro16_6
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 718178@micro16(local) jg_713704_micro16_6
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 718179@micro16(local) jg_713704_micro16_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 718180@micro16(local) jg_713704_micro16_6
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 718181@micro16(local) jg_713704_micro16_6
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 718182@micro16(local) jg_713704_micro16_6
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 718183@micro16(local) jg_713704_micro16_6
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.43 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Ht: Exited with Success (@ 0.43 s)
0.0.Bm: Exited with Success (@ 0.43 s)
0.0.Mpcustom4: Exited with Success (@ 0.43 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.43 s)
0.0.B: Exited with Success (@ 0.43 s)
0.0.AM: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.06 s]
0.0.Oh: Exited with Success (@ 0.43 s)
0.0.AM: Exited with Success (@ 0.43 s)
0.0.N: Exited with Success (@ 0.43 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.06 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.43        0.00       82.63 %
     Hp        0.10        0.42        0.00       80.92 %
     Ht        0.43        0.00        0.00        0.00 %
     Bm        0.43        0.00        0.00        0.00 %
    Mpcustom4        0.43        0.00        0.00        0.00 %
     Oh        0.42        0.00        0.00        0.00 %
      L        0.42        0.00        0.00        0.00 %
      B        0.42        0.00        0.00        0.00 %
     AM        0.42        0.00        0.00        0.00 %
    all        0.35        0.09        0.00       21.06 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.15        0.84        0.00

    Data read    : 76.09 kiB
    Data written : 5.66 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.371 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::APB_FSM.APB_FSM_chk.assert_outputs -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::APB_FSM.APB_FSM_chk.assert_outputs".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 99 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 105 of 107 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_temp" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_temp:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 5 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.19 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.22 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 719556@micro16(local) jg_713704_micro16_7
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 719555@micro16(local) jg_713704_micro16_7
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.01 s.
0: ProofGrid usable level: 45
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.04 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.07 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.29 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.32 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.38 s.
0.0.Ht: Proofgrid shell started at 719587@micro16(local) jg_713704_micro16_7
0.0.Bm: Proofgrid shell started at 719588@micro16(local) jg_713704_micro16_7
0.0.Mpcustom4: Proofgrid shell started at 719589@micro16(local) jg_713704_micro16_7
0.0.Oh: Proofgrid shell started at 719590@micro16(local) jg_713704_micro16_7
0.0.L: Proofgrid shell started at 719591@micro16(local) jg_713704_micro16_7
0.0.B: Proofgrid shell started at 719592@micro16(local) jg_713704_micro16_7
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.16 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.42 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.51 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.54 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.54 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.54 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.58 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.61 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.52 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.64 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 719593@micro16(local) jg_713704_micro16_7
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Exited with Success (@ 0.52 s)
0: ProofGrid usable level: 0
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.24 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.Oh: All properties determined. [0.24 s]
0.0.B: All properties determined. [0.24 s]
0.0.Ht: All properties determined. [0.24 s]
0.0.Bm: All properties determined. [0.24 s]
0.0.Mpcustom4: Exited with Success (@ 0.52 s)
0.0.Oh: Exited with Success (@ 0.52 s)
0.0.L: All properties determined. [0.24 s]
0.0.AM: Exited with Success (@ 0.52 s)
0.0.N: All properties determined. [0.09 s]
0.0.L: Exited with Success (@ 0.52 s)
0.0.B: Exited with Success (@ 0.52 s)
0.0.N: Exited with Success (@ 0.52 s)
0.0.Ht: Exited with Success (@ 0.52 s)
0.0.Bm: Exited with Success (@ 0.52 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 30.07 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.48        0.00       80.68 %
     Hp        0.10        0.51        0.00       83.98 %
     Ht        0.27        0.00        0.00        0.00 %
     Bm        0.27        0.00        0.00        0.00 %
    Mpcustom4        0.27        0.00        0.00        0.00 %
     Oh        0.27        0.00        0.00        0.00 %
      L        0.26        0.00        0.00        0.00 %
      B        0.26        0.00        0.00        0.00 %
     AM        0.49        0.00        0.00        0.00 %
    all        0.26        0.11        0.00       30.07 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.31        0.99        0.00

    Data read    : 76.58 kiB
    Data written : 6.85 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.46 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 99
                 assertions                   : 50
                  - proven                    : 49 (98%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 49
                  - unreachable               : 2 (4.08163%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (95.9184%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.18 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.22 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 719934@micro16(local) jg_713704_micro16_8
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.Hp: Proofgrid shell started at 719935@micro16(local) jg_713704_micro16_8
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0: ProofGrid usable level: 62
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.01 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.07 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.07 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.08 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.15 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.03 s].
0.0.Ht: Proofgrid shell started at 719966@micro16(local) jg_713704_micro16_8
0.0.Bm: Proofgrid shell started at 719967@micro16(local) jg_713704_micro16_8
0.0.Mpcustom4: Proofgrid shell started at 719968@micro16(local) jg_713704_micro16_8
0.0.Oh: Proofgrid shell started at 719969@micro16(local) jg_713704_micro16_8
0.0.L: Proofgrid shell started at 719970@micro16(local) jg_713704_micro16_8
0.0.B: Proofgrid shell started at 719971@micro16(local) jg_713704_micro16_8
0.0.AM: Proofgrid shell started at 719972@micro16(local) jg_713704_micro16_8
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: Trace Attempt  3	[0.13 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.31 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.33 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.35 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.40 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.42 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.42 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.46 s.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.43 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.49 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.07 s]
0.0.Ht: Trace Attempt  2	[0.07 s]
0.0.Ht: Trace Attempt  3	[0.07 s]
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.Ht: All properties determined. [0.07 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.08 s]
0.0.Bm: Trace Attempt  2	[0.08 s]
0.0.Bm: Trace Attempt  3	[0.08 s]
0.0.Bm: Trace Attempt  4	[0.08 s]
0.0.Bm: All properties determined. [0.08 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.07 s]
0.0.Mpcustom4: Trace Attempt  2	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.07 s]
0.0.Mpcustom4: Trace Attempt  4	[0.07 s]
0.0.Mpcustom4: Trace Attempt  3	[0.08 s]
0.0.Mpcustom4: Trace Attempt  4	[0.08 s]
0.0.Mpcustom4: All properties determined. [0.08 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00247064s
0.0.Oh: All properties either determined or skipped. [0.07 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.07 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wait2write:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_read2renable:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.08 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_renable2read:precondition1 (8) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1 (10) }
0.0.L: Trace Attempt  3	[0.09 s]
0.0.L: Trace Attempt  4	[0.09 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1 (12) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1 (13) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1 (14) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1 (15) }
0.0.L: Trace Attempt  3	[0.10 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Trace Attempt  5	[0.11 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1 (18) }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Trace Attempt  4	[0.11 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1 (20) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: Using states from traces to { APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1 (23) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.12 s]
0.0.L: All properties determined. [0.13 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.B: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.B: All properties determined. [0.05 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.AM: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.AM: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.AM: All properties determined. [0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.16 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.05 s]
0.0.Hp: Exited with Success (@ 0.44 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.44 s)
0.0.Bm: Exited with Success (@ 0.44 s)
0.0.Mpcustom4: Exited with Success (@ 0.44 s)
0.0.Oh: Exited with Success (@ 0.44 s)
0.0.L: Exited with Success (@ 0.44 s)
0.0.B: Exited with Success (@ 0.44 s)
0.0.AM: Exited with Success (@ 0.44 s)
0.0.N: Exited with Success (@ 0.44 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 58.26 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.43        0.00       81.83 %
     Hp        0.11        0.41        0.00       79.46 %
     Ht        0.19        0.18        0.00       47.62 %
     Bm        0.19        0.18        0.00       48.42 %
    Mpcustom4        0.19        0.18        0.00       48.58 %
     Oh        0.18        0.18        0.00       48.83 %
      L        0.18        0.18        0.00       49.74 %
      B        0.18        0.18        0.00       49.90 %
     AM        0.17        0.18        0.00       50.47 %
    all        0.16        0.23        0.00       58.26 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.48        2.07        0.00

    Data read    : 196.07 kiB
    Data written : 9.65 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.363 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 720239@micro16(local) jg_713704_micro16_9
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 720238@micro16(local) jg_713704_micro16_9
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.03 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 18
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0: ProofGrid usable level: 17
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.27 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.29 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.29 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.36 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.41 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.44 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.46 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 720270@micro16(local) jg_713704_micro16_9
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 720271@micro16(local) jg_713704_micro16_9
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 720272@micro16(local) jg_713704_micro16_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 720273@micro16(local) jg_713704_micro16_9
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 720274@micro16(local) jg_713704_micro16_9
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 720278@micro16(local) jg_713704_micro16_9
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 720307@micro16(local) jg_713704_micro16_9
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.39 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.09 s]
0.0.Ht: Exited with Success (@ 0.39 s)
0.0.Bm: Exited with Success (@ 0.39 s)
0.0.Mpcustom4: Exited with Success (@ 0.39 s)
0.0.Oh: Exited with Success (@ 0.39 s)
0.0.L: Exited with Success (@ 0.39 s)
0.0.B: Exited with Success (@ 0.39 s)
0.0.AM: Exited with Success (@ 0.39 s)
0.0.N: Exited with Success (@ 0.39 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 18.89 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.32        0.00       72.89 %
     Hp        0.09        0.34        0.00       79.81 %
     Ht        0.39        0.00        0.00        0.00 %
     Bm        0.39        0.00        0.00        0.00 %
    Mpcustom4        0.38        0.00        0.00        0.00 %
     Oh        0.38        0.00        0.00        0.00 %
      L        0.38        0.00        0.00        0.00 %
      B        0.35        0.00        0.00        0.00 %
     AM        0.33        0.00        0.00        0.00 %
    all        0.31        0.07        0.00       18.89 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.81        0.65        0.00

    Data read    : 70.65 kiB
    Data written : 4.74 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.303 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 720469@micro16(local) jg_713704_micro16_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 720468@micro16(local) jg_713704_micro16_10
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.02 s.
0: ProofGrid usable level: 37
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.02 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.05 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Ht: Proofgrid shell started at 720500@micro16(local) jg_713704_micro16_10
0.0.Bm: Proofgrid shell started at 720501@micro16(local) jg_713704_micro16_10
0.0.Mpcustom4: Proofgrid shell started at 720502@micro16(local) jg_713704_micro16_10
0.0.Oh: Proofgrid shell started at 720503@micro16(local) jg_713704_micro16_10
0.0.L: Proofgrid shell started at 720504@micro16(local) jg_713704_micro16_10
0.0.B: Proofgrid shell started at 720505@micro16(local) jg_713704_micro16_10
0.0.AM: Proofgrid shell started at 720506@micro16(local) jg_713704_micro16_10
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.00 s by the incidental trace "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1".
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  3	[0.13 s]
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Hp: A trace with 3 cycles was found. [0.13 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.33 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.35 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.37 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.40 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.42 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.34 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.44 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Requesting engine job to terminate
0.0.Ht: All properties determined. [0.13 s]
0.0.Bm: Requesting engine job to terminate
0.0.Bm: All properties determined. [0.13 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: All properties determined. [0.13 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: All properties determined. [0.13 s]
0.0.L: Requesting engine job to terminate
0.0.L: All properties determined. [0.13 s]
0.0.B: Requesting engine job to terminate
0.0.B: All properties determined. [0.13 s]
0.0.AM: Requesting engine job to terminate
0.0.AM: All properties determined. [0.13 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.02 s]
0.0.Hp: Exited with Success (@ 0.42 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.42 s)
0.0.Bm: Exited with Success (@ 0.42 s)
0.0.Mpcustom4: Exited with Success (@ 0.42 s)
0.0.Oh: Exited with Success (@ 0.42 s)
0.0.L: Exited with Success (@ 0.42 s)
0.0.B: Exited with Success (@ 0.42 s)
0.0.AM: Exited with Success (@ 0.42 s)
0.0.N: Exited with Success (@ 0.42 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 29.07 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.32        0.00       74.86 %
     Hp        0.09        0.34        0.00       79.73 %
     Ht        0.21        0.00        0.00        0.00 %
     Bm        0.21        0.00        0.00        0.00 %
    Mpcustom4        0.20        0.00        0.00        0.00 %
     Oh        0.20        0.00        0.00        0.00 %
      L        0.20        0.00        0.00        0.00 %
      B        0.19        0.00        0.00        0.00 %
     AM        0.19        0.00        0.00        0.00 %
    all        0.18        0.07        0.00       29.07 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.60        0.66        0.00

    Data read    : 73.85 kiB
    Data written : 6.99 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.374 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.23 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.26 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 720742@micro16(local) jg_713704_micro16_11
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2idle" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2idle"	[0.00 s].
0.0.Hp: Proofgrid shell started at 720743@micro16(local) jg_713704_micro16_11
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.00 s].
0: ProofGrid usable level: 62
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.01 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2wait" in 0.01 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.01 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2wait"	[0.01 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_idle2read" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.07 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.07 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  6	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.06 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
INFO (IPF054): 0.0.N: A min_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep" in 0.00 s.
0.0.N: Trace Attempt  8	[0.00 s]
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.00 s.
0.0.N: Trace Attempt  9	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.06 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.06 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.05 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.11 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.11 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.15 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.25 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.28 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.31 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.38 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.42 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.45 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.45 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.45 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.50 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.54 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.47 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.59 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 720774@micro16(local) jg_713704_micro16_11
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 720775@micro16(local) jg_713704_micro16_11
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 720776@micro16(local) jg_713704_micro16_11
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 720777@micro16(local) jg_713704_micro16_11
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 720778@micro16(local) jg_713704_micro16_11
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 720779@micro16(local) jg_713704_micro16_11
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 720780@micro16(local) jg_713704_micro16_11
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.64 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Exited with Success (@ 0.64 s)
0.0.Bm: Exited with Success (@ 0.64 s)
0.0.Mpcustom4: Exited with Success (@ 0.64 s)
0.0.Oh: Exited with Success (@ 0.64 s)
0.0.L: Exited with Success (@ 0.64 s)
0.0.B: Exited with Success (@ 0.64 s)
0.0.AM: Exited with Success (@ 0.64 s)
0.0.N: Exited with Success (@ 0.64 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 16.45 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.47        0.00       81.34 %
     Hp        0.11        0.45        0.00       80.19 %
     Ht        0.64        0.00        0.00        0.00 %
     Bm        0.64        0.00        0.00        0.00 %
    Mpcustom4        0.64        0.00        0.00        0.00 %
     Oh        0.64        0.00        0.00        0.00 %
      L        0.63        0.00        0.00        0.00 %
      B        0.63        0.00        0.00        0.00 %
     AM        0.63        0.00        0.00        0.00 %
    all        0.52        0.10        0.00       16.45 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               4.66        0.92        0.00

    Data read    : 76.22 kiB
    Data written : 5.67 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.584 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.19 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.23 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 720993@micro16(local) jg_713704_micro16_12
0.0.N: Proofgrid shell started at 720992@micro16(local) jg_713704_micro16_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.02 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.02 s.
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.03 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.03 s.
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.09 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1"	[0.06 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1"	[0.06 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.09 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.09 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.07 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.16 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0: ProofGrid usable level: 38
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.04 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.20 s.
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.20 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0: ProofGrid usable level: 15
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.04 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.04 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Hp: Trace Attempt  2	[0.06 s]
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.33 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.40 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.40 s.
0.0.Bm: Proofgrid shell started at 721025@micro16(local) jg_713704_micro16_12
0.0.Mpcustom4: Proofgrid shell started at 721026@micro16(local) jg_713704_micro16_12
0.0.L: Proofgrid shell started at 721028@micro16(local) jg_713704_micro16_12
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.16 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.16 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.43 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.46 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.46 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.49 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.53 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.53 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.53 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.59 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.51 s]
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.62 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 721024@micro16(local) jg_713704_micro16_12
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 721027@micro16(local) jg_713704_micro16_12
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 721029@micro16(local) jg_713704_micro16_12
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 721030@micro16(local) jg_713704_micro16_12
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Exited with Success (@ 0.51 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: All properties determined. [0.22 s]
0.0.B: Interrupted. [0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.06 s]
0.0.B: Exited with Success (@ 0.51 s)
0.0.N: Exited with Success (@ 0.51 s)
0.0.Ht: Exited with Success (@ 0.51 s)
0.0.Bm: All properties determined. [0.23 s]
0.0.Mpcustom4: All properties determined. [0.22 s]
0.0.Oh: Exited with Success (@ 0.51 s)
0.0.L: Exited with Success (@ 0.51 s)
0.0.Mpcustom4: Exited with Success (@ 0.51 s)
0.0.AM: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.51 s)
0.0.AM: Exited with Success (@ 0.51 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 24.78 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.50        0.00       81.31 %
     Hp        0.10        0.50        0.00       83.02 %
     Ht        0.51        0.00        0.00        0.00 %
     Bm        0.28        0.00        0.00        0.00 %
    Mpcustom4        0.28        0.00        0.00        0.00 %
     Oh        0.50        0.00        0.00        0.00 %
      L        0.28        0.00        0.00        0.00 %
      B        0.49        0.00        0.00        0.00 %
     AM        0.48        0.00        0.00        0.00 %
    all        0.34        0.11        0.00       24.78 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.03        1.00        0.00

    Data read    : 76.49 kiB
    Data written : 5.96 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.447 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/APB_FSM_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 APB_FSM_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'APB_FSM_sva.sv'
%% analyze -sv09 ../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../RTL/APB_FSM.v'
%% elaborate -top APB_FSM
INFO (ISW003): Top module name is "APB_FSM".
[INFO (HIER-8002)] ../RTL/APB_FSM.v(290): Disabling old hierarchical reference handler
[INFO (VERI-1018)] APB_FSM_sva.sv(1): compiling module 'APB_FSM_sva'
[INFO (VERI-1018)] ../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
APB_FSM
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
APB_FSM
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 97 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 73 of 73 design flops, 0 of 68 design latches, 103 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_READ_Penable" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_reset" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_reset:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2idle:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_idle2wait:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "APB_FSM.APB_FSM_chk.assert_outputs" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_outputs:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "APB_FSM.APB_FSM_chk.assert_fsm_state_transfer" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 28 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 63
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 721237@micro16(local) jg_713704_micro16_13
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2idle" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2wait" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_idle2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wait2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_read2renable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_write2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_writep2wenablep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_renable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2idle" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2wait" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenable2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2write" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2writep" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_wenablep2read" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr" was proven in 0.01 s.
0: ProofGrid usable level: 44
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite" was proven in 0.01 s.
0.0.N: Proofgrid shell started at 721236@micro16(local) jg_713704_micro16_13
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_IDLE_IDLE" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Pwdata" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WAIT_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT" was proven in 0.01 s.
0.0.Hp: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.Hp: The property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_idle2read:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Paddr:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pwrite:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Pselx:precondition1" was covered in 1 cycles in 0.01 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_IDLE_Hreadyout:precondition1" was covered in 1 cycles in 0.01 s.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2write:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wait2writep:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1" was covered in 2 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_read2renable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Penable:precondition1"	[0.03 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_READ_Hreadyout:precondition1"	[0.03 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_write2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Penable_p:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITE_Hreadyout_p:precondition1"	[0.02 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_writep2wenablep:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Penable:precondition1"	[0.02 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WRITEP_Hreadyout:precondition1"	[0.02 s].
0.0.Hp: Trace Attempt  2	[0.07 s]
0.0.Hp: Trace Attempt  3	[0.12 s]
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1" was covered in 3 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_IDLE:precondition1" was covered in 3 cycles in 0.21 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2wait:precondition1" was covered in 3 cycles in 0.24 s.
0.0.Hp: A trace with 3 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_renable2read:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Paddr:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pwrite:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Pselx:precondition1" was covered in 3 cycles in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_RENABLE_Hreadyout:precondition1" was covered in 3 cycles in 0.26 s.
0.0.Hp: Trace Attempt  4	[0.18 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2idle:precondition1" was covered in 4 cycles in 0.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1" was covered in 4 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_WAIT_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.30 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1" was covered in 4 cycles in 0.33 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2write:precondition1" was covered in 4 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITEP_OUTPUT:precondition1" was covered in 4 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLEP_TO_WRITE_OR_READ_OUTPUT:precondition1" was covered in 4 cycles in 0.35 s.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1" was covered in 4 cycles in 0.37 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1" was covered in 4 cycles in 0.39 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.32 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1" was covered in 4 cycles in 0.41 s.
0.0.Hp: All properties determined. [0.18 s]
0.0.Ht: Proofgrid shell started at 721268@micro16(local) jg_713704_micro16_13
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 721269@micro16(local) jg_713704_micro16_13
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 721270@micro16(local) jg_713704_micro16_13
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 721271@micro16(local) jg_713704_micro16_13
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 721272@micro16(local) jg_713704_micro16_13
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 721273@micro16(local) jg_713704_micro16_13
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 721274@micro16(local) jg_713704_micro16_13
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_renable2idle:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.41 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.B: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2wait:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenable2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2writep:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_wenablep2read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "APB_FSM.APB_FSM_chk.assert_WENABLE_TO_IDLE_OUTPUT:precondition1"	[0.00 s].
0.0.N: All properties determined. [0.03 s]
0.0.Ht: Exited with Success (@ 0.41 s)
0.0.Bm: Exited with Success (@ 0.41 s)
0.0.Mpcustom4: Exited with Success (@ 0.41 s)
0.0.Oh: Exited with Success (@ 0.41 s)
0.0.L: Exited with Success (@ 0.41 s)
0.0.B: Exited with Success (@ 0.41 s)
0.0.AM: Exited with Success (@ 0.41 s)
0.0.N: Exited with Success (@ 0.41 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 16.72 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.29        0.00       71.64 %
     Hp        0.08        0.32        0.00       78.91 %
     Ht        0.41        0.00        0.00        0.00 %
     Bm        0.40        0.00        0.00        0.00 %
    Mpcustom4        0.40        0.00        0.00        0.00 %
     Oh        0.40        0.00        0.00        0.00 %
      L        0.40        0.00        0.00        0.00 %
      B        0.40        0.00        0.00        0.00 %
     AM        0.40        0.00        0.00        0.00 %
    all        0.33        0.07        0.00       16.72 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.01        0.60        0.00

    Data read    : 73.84 kiB
    Data written : 5.11 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 6 times for a total of 0.343 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 97
                 assertions                   : 49
                  - proven                    : 48 (97.9592%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (2.04082%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 48
                  - unreachable               : 1 (2.08333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 47 (97.9167%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.496 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
