vendor_name = ModelSim
source_file = 1, C:/Verilog/test2/test2.bdf
source_file = 1, C:/Verilog/test2/Waveform.vwf
source_file = 1, C:/Verilog/test2/db/test2.cbx.xml
design_name = test2
instance = comp, \pin_name3~output , pin_name3~output, test2, 1
instance = comp, \pin_name4~output , pin_name4~output, test2, 1
instance = comp, \pin_name1~input , pin_name1~input, test2, 1
instance = comp, \pin_name2~input , pin_name2~input, test2, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
