{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681257824366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681257824382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 16:03:44 2023 " "Processing started: Tue Apr 11 16:03:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681257824382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681257824382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681257824382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681257824772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681257824772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_BEHAVIOR " "Found design unit 1: PC-PC_BEHAVIOR" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681257832380 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681257832380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681257832380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_BE " "Found design unit 1: CONTROL-CONTROL_BE" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681257832380 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681257832380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681257832380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROL " "Elaborating entity \"CONTROL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681257832412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZERO CONTROL.vhd(185) " "VHDL Process Statement warning at CONTROL.vhd(185): signal \"ZERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681257832412 "|CONTROL"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUMUXSEL GND " "Pin \"ALUMUXSEL\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|ALUMUXSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSEL1 GND " "Pin \"PCSEL1\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|PCSEL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCSEL2 GND " "Pin \"PCSEL2\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|PCSEL2"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFMUXSEL GND " "Pin \"RFMUXSEL\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|RFMUXSEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMW GND " "Pin \"MEMW\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|MEMW"} { "Warning" "WMLS_MLS_STUCK_PIN" "REGWE GND " "Pin \"REGWE\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|REGWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMR GND " "Pin \"MEMR\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|MEMR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_SEL\[0\] GND " "Pin \"ALU_SEL\[0\]\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|ALU_SEL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_SEL\[1\] GND " "Pin \"ALU_SEL\[1\]\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|ALU_SEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_SEL\[2\] GND " "Pin \"ALU_SEL\[2\]\" is stuck at GND" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681257832786 "|CONTROL|ALU_SEL[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681257832786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681257832958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681257832958 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[0\] " "No output dependent on input pin \"INSTRUCT\[0\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[1\] " "No output dependent on input pin \"INSTRUCT\[1\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[2\] " "No output dependent on input pin \"INSTRUCT\[2\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[3\] " "No output dependent on input pin \"INSTRUCT\[3\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[4\] " "No output dependent on input pin \"INSTRUCT\[4\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[5\] " "No output dependent on input pin \"INSTRUCT\[5\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[6\] " "No output dependent on input pin \"INSTRUCT\[6\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[7\] " "No output dependent on input pin \"INSTRUCT\[7\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[8\] " "No output dependent on input pin \"INSTRUCT\[8\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[9\] " "No output dependent on input pin \"INSTRUCT\[9\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[10\] " "No output dependent on input pin \"INSTRUCT\[10\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[11\] " "No output dependent on input pin \"INSTRUCT\[11\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[12\] " "No output dependent on input pin \"INSTRUCT\[12\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[13\] " "No output dependent on input pin \"INSTRUCT\[13\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[14\] " "No output dependent on input pin \"INSTRUCT\[14\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCT\[15\] " "No output dependent on input pin \"INSTRUCT\[15\]\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|INSTRUCT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZERO " "No output dependent on input pin \"ZERO\"" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681257833068 "|CONTROL|ZERO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681257833068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681257833068 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681257833068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681257833068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681257833083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 16:03:53 2023 " "Processing ended: Tue Apr 11 16:03:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681257833083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681257833083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681257833083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681257833083 ""}
